
*** Running vivado
    with args -log Code_Translation_test.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Code_Translation_test.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Code_Translation_test.tcl -notrace
Command: synth_design -top Code_Translation_test -part xc7a100tlcsg324-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100tl'
INFO: [Device 21-403] Loading part xc7a100tlcsg324-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4368
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Code_Translation_test' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:194]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC_ADD' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:41]
INFO: [Synth 8-6155] done synthesizing module 'PC_ADD' (2#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:41]
INFO: [Synth 8-6157] synthesizing module 'ROM_B' [E:/vivadoproject/Code_Translation.runs/synth_1/.Xil/Vivado-20088-DESKTOP-J89QRPS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ROM_B' (3#1) [E:/vivadoproject/Code_Translation.runs/synth_1/.Xil/Vivado-20088-DESKTOP-J89QRPS/realtime/ROM_B_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'IR_Register' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:50]
INFO: [Synth 8-6155] done synthesizing module 'IR_Register' (4#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:50]
INFO: [Synth 8-6157] synthesizing module 'Code_Translation' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Code_Translation' (5#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:67]
INFO: [Synth 8-6157] synthesizing module 'immU' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:99]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:105]
INFO: [Synth 8-6155] done synthesizing module 'immU' (6#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:99]
INFO: [Synth 8-226] default block is never used [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:263]
INFO: [Synth 8-6157] synthesizing module 'Div' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:116]
INFO: [Synth 8-6155] done synthesizing module 'Div' (7#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:116]
INFO: [Synth 8-6157] synthesizing module 'Display' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:146]
INFO: [Synth 8-6155] done synthesizing module 'Display' (8#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:146]
INFO: [Synth 8-6155] done synthesizing module 'Code_Translation_test' (9#1) [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:194]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1014.152 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/vivadoproject/Code_Translation.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'uut3'
Finished Parsing XDC File [e:/vivadoproject/Code_Translation.srcs/sources_1/ip/ROM_B/ROM_B/ROM_B_in_context.xdc] for cell 'uut3'
Parsing XDC File [E:/vivadoproject/Code_Translation.srcs/constrs_1/new/Code_Translation.xdc]
WARNING: [Vivado 12-507] No nets matched 'rst_n_IBUF'. [E:/vivadoproject/Code_Translation.srcs/constrs_1/new/Code_Translation.xdc:5]
WARNING: [Vivado 12-507] No nets matched 'clk_im_IBUF'. [E:/vivadoproject/Code_Translation.srcs/constrs_1/new/Code_Translation.xdc:8]
Finished Parsing XDC File [E:/vivadoproject/Code_Translation.srcs/constrs_1/new/Code_Translation.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/vivadoproject/Code_Translation.srcs/constrs_1/new/Code_Translation.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Code_Translation_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/vivadoproject/Code_Translation.srcs/constrs_1/new/Code_Translation.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Code_Translation_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Code_Translation_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tlcsg324-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for uut3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'I_fmt_reg' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'imm32_reg' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:106]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [E:/vivadoproject/Code_Translation.srcs/sources_1/new/Code_Translation.v:256]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   26 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	  11 Input    3 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ROM_B         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |ROM_B  |     1|
|2     |BUFG   |     4|
|3     |CARRY4 |    18|
|4     |LUT1   |     4|
|5     |LUT2   |    33|
|6     |LUT3   |    34|
|7     |LUT4   |    17|
|8     |LUT5   |    57|
|9     |LUT6   |    25|
|10    |FDCE   |    98|
|11    |FDPE   |     9|
|12    |LD     |    70|
|13    |IBUF   |     8|
|14    |OBUF   |    36|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1014.152 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1014.152 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1014.152 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1014.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 88 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1014.152 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 70 instances were transformed.
  LD => LDCE: 70 instances

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1014.152 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/vivadoproject/Code_Translation.runs/synth_1/Code_Translation_test.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Code_Translation_test_utilization_synth.rpt -pb Code_Translation_test_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 12 00:01:36 2021...
