//-----------------------------------------------------------------------------------------------
// update history
//-----------------------------------------------------------------------------------------------

//-----------------------------------------------------------------------------------------------
// 2021/08/09
//-----------------------------------------------------------------------------------------------
// 1-A: configure PLL clocking back to frequency on spec. (408MHz)
// 1-B: reduce H timing (H = 12.511us) to get long enough timing budget for VBLK (~2.69ms) in 30FPS
//
// 2  : update analog setting
//
// 3  : MIPI clocking lane keep HS even no traffic (for 370 platform MIPI_RX)
//
//-----------------------------------------------------------------------------------------------
// 2021/07/13
//-----------------------------------------------------------------------------------------------
// 1-A: PLL output clocking from 408MHz up to 432MHz (to make VACT consume less timing budget)
// 1-B: VSCAN_BBLK from 2 up to 146 (to extend VBBLK to reach 30FPS)
//
//-----------------------------------------------------------------------------------------------

//-----------------------------------------------------------------------------------------------
// NOTE:
//-----------------------------------------------------------------------------------------------
// MTK platform timing restriction:
//
// before ISP6s:
// VB > 1ms
//
// after  ISP6s:
// VB > 1ms   (      FPS <=  30)
// VB > 650us ( 30 < FPS <  120)
// VB > 350us (120 < FPS       )
//
//-----------------------------------------------------------------------------------------------

//=============================================================================
// SensorName: TY7868; GC02M1; T8820
// OutFormat: TRUE: Manual; FALSE: AutoDetect | 0: RGGB; 1: GRBG; 2: GBRG; 3: BGGR
//=============================================================================
Version = T8820_mono_full_sz_1600x1200_30fps_0813_1.1

[Sensor]
SensorName = T8820
SlaveID    = 0x37

OutFormat = FALSE 2

//============================================================
// Dothinkey Parameter
//============================================================
Width  = 1600
Height = 1200
MCLK   = 24000 // KHz
AVDD   = 2800  // mV
DOVDD  = 2800  // mV
DVDD   = 1200  // mV

[ParaList]
//============================================================
// FORMAT: 1A1D=0x05; 1A2D=0x06; 2A1D=0x07; 2A2D=0x08; 0A2D=0x0A; 0A1D=0x0C
//============================================================

//=============================================================================
// FPGA
//=============================================================================
FORMAT 07

// program FPGA_GPIOx as output pin
W 70 C040 FF

// program FPGA_GPIOx default low for ID_SEL
W 70 C041 00

// USB_PCLK_INVERSE, timing measurement enable
W 70 C010 83

// Test pattern: rampping: 0x80, vertical color bar: 0x81, off: 0x00
W 70 C011 00

// MCLK, 24MHz: 0x83, 12MHz: 0x87, 6MHz: 0x8F, 19.2MHz: 0x84
W 70 C01C 83

// VSYNC_INTR, [12] 0: rising, 1:falling, [11:0] interrupt delay line
W 70 C01A 00
W 70 C01B 00

// Reset Chip
W 70 C02D 8E
S 5
W 70 C02D AE

// FPGA workaround for un-continuous PCLK
W 70 C013 06
W 70 C012 40
W 70 C015 04
W 70 C014 B0
W 70 C010 93

//=============================================================================
// STMIPID02
//=============================================================================
FORMAT 07

// camera setting
W 14 0002 15 // Clk Unit: 5 = (10^3 / 0.25) / 800
W 14 0004 02
W 14 0005 03 // Enable data lane1.1
W 14 0006 01

// mode control
W 14 0014 40
W 14 0015 40
W 14 0036 20
W 14 0017 2B
W 14 0018 2B
W 14 0019 00

// pixel_width and decompression on/off
W 14 001E 0A
W 14 001F 0A

//=============================================================================
//  T8820
//=============================================================================
FORMAT 05

//=============================================================================
//  soft reset
//=============================================================================
W 38 FE FF

//=============================================================================
//  analog
//=============================================================================
// page index -> 0
W 37 FD 00

W 37 A3 80

// PLL freq. setting
W 37 A5 04
W 37 A6 11

W 37 B3 44

//=============================================================================
//  clocking
//=============================================================================
// page index -> 0
W 37 FD 00

W 37 06 81  // tcon0_clk
W 37 07 83  // tcon1_clk
W 37 08 80  // isp_clk

//=============================================================================
//  MIPI_TX
//=============================================================================
// page index -> 3
W 37 FD 03

W 37 09 05  // clk request [ 7:0]
W 37 0A 00  // clk request [15:8]

W 37 0F 0D  // data zero

W 37 14 06  // data HS trail
W 37 15 10  // data HS exit

W 37 18 50  // clk HS post

W 37 24 29  // PX = RAW10, LS/LE = OFF, MIPI_TX = enable

// out frame line number: 1200
W 37 12 B0
W 37 13 04

// out frame line byte number: hsz (1600) * px_sz(10) / 8 (in byte unit) = 2000
W 37 10 D0
W 37 11 07

// MIPI packet data type
// RAW8 : 0x2A
// RAW10: 0x2B
W 37 29 2B

// MIPI line blanking
W 37 25 10
W 37 26 00

// MIPI frame blanking
W 37 27 10
W 37 28 00

// part b. packet control
W 37 03 50 // mipi tx, clock
W 37 20 00 // mipi tx, data lane0

// [0]: data lane0 enable
// [4]: clk lane HS to LP when no traffic
// [5]: clk lane always keep HS
W 37 02 11

//=============================================================================
//  ISP
//=============================================================================

// page index -> 1
W 37 FD 01

//-----------------------------------------------------------------------------
//  mode control
//-----------------------------------------------------------------------------
// ISP function control:
// [0]: TPG enable            (x)
// [1]: TPG color bar         (x)
// [2]: BLC enable            (o)
// [3]: BLC dithering enable  (o)
// [4]: BLC bypass            (x)
// [5]: DPC enable            (x)
// [6]: ALS mode enable       (x)
W 37 8C 0C

// ISP H down sizing control
// 0: disable
// 1: bin2
// 2: sub2_even
// 3: sub2_odd
W 37 8D 00

// out_win auto-shift: OFF
W 37 90 00

//-----------------------------------------------------------------------------
//  output cropping window
//-----------------------------------------------------------------------------

// ISP out_win V start (6)
W 37 91 00
W 37 92 06

// ISP out_win H start (8)
W 37 93 00
W 37 94 08

// ISP out_win V size (1200)
W 37 95 04
W 37 96 B0

// ISP out_win H size (1600)
W 37 97 06
W 37 98 40

// ISP out_win parameter update
W 37 99 01

//=============================================================================
//  TCON
//=============================================================================

// page index -> 0
W 37 FD 00

//-----------------------------------------------------------------------------
//  mode control
//-----------------------------------------------------------------------------

// [0]: dark sun elimination function           (0: OFF / 1: ON)
// [3]: tracking "FSYNC" from master function   (0: OFF / 1: ON, only for slave-type driving)
// [4]: sensor driving type select              (0: slave / 1: master)
// [5]: pixel type                              (0: MONO / 1: RGB)
// [6]: mirror                                  (0: OFF / 1: ON)
// [7]: flip                                    (0: OFF / 1: ON)
W 37 11 10

// down sizing control
// [0] = H ds enable
// [1] = H ds mode (0:bin2,1:sub2)
// [2] = V ds enable
// [3] = V ds mode (0:bin2,1:sub2)
// H ds mode: OFF + V ds mode: OFF
W 37 14 00

//-----------------------------------------------------------------------------
//  read-out window size (V)
//-----------------------------------------------------------------------------

// dwin_vsz (12)
W 37 1D 0C

// awin_vsz (1212)
W 37 25 04
W 37 24 BC

//-----------------------------------------------------------------------------
//  timing fix
//-----------------------------------------------------------------------------

//reg_vscan_bblk_len = 212
W 37 2A D4
W 37 2B 00

//-----------------------------------------------------------------------------

//reg_hscan_ph0_len = 56
W 37 32 38
W 37 33 00

//reg_hscan_ph1_len = 52
W 37 34 34
W 37 35 00

//reg_hscan_ph2_len = 211
W 37 36 D3
W 37 37 00

//-----------------------------------------------------------------------------

//signal polarity
W 37 13 DF

//-----------------------------------------------------------------------------

//reg_pd_fd_rst_ph0_t0 = 24
W 37 38 18
W 37 39 00

//reg_pd_fd_rst_ph0_t1 = 24
W 37 3A 18
W 37 3B 00

//-----------------------------------------------------------------------------

//reg_tx_en_ph0_t0 = 4
W 37 3C 04
W 37 3D 00

//reg_tx_en_ph0_t1 = 20
W 37 3E 14
W 37 3F 00

//reg_tx_en_ph2_t0 = 8
W 37 40 08
W 37 41 00

//reg_tx_en_ph2_t1 = 28
W 37 42 1C
W 37 43 00

//-----------------------------------------------------------------------------

//reg_comp_rst2_ph0_t0 = 38
W 37 44 26
W 37 45 00

//reg_comp_rst2_ph0_t1 = 38
W 37 46 26
W 37 47 00

//-----------------------------------------------------------------------------

//reg_comp_rst3_ph0_t0 = 44
W 37 48 2C
W 37 49 00

//reg_comp_rst3_ph0_t1 = 44
W 37 4A 2C
W 37 4B 00

//-----------------------------------------------------------------------------

//reg_ramp_rst_ini_ph0_t0 = 6
W 37 4C 06
W 37 4D 00

//reg_ramp_rst_ini_ph0_t1 = 6
W 37 4E 06
W 37 4F 00

//-----------------------------------------------------------------------------

//reg_ramp_rst1_ph0_t0 = 14
W 37 50 0E
W 37 51 00

//reg_ramp_rst1_ph0_t1 = 14
W 37 52 0E
W 37 53 00

//-----------------------------------------------------------------------------

//reg_ramp_rst2_ph0_t0 = 7
W 37 54 07
W 37 55 00

//reg_ramp_rst2_ph0_t1 = 16
W 37 56 10
W 37 57 00

//-----------------------------------------------------------------------------

//reg_comp_out_en_ph1_t0 = 8
W 37 58 08
W 37 59 00

//reg_comp_out_en_ph1_t1 = 46
W 37 5A 2E
W 37 5B 00

//reg_comp_out_en_ph2_t0 = 32
W 37 5C 20
W 37 5D 00

//reg_comp_out_en_ph2_t1 = 198
W 37 5E C6
W 37 5F 00

//-----------------------------------------------------------------------------

//reg_dout_en_ph1_t0 = 10
W 37 60 0A
W 37 61 00

//reg_dout_en_ph1_t1 = 47
W 37 62 2F
W 37 63 00

//reg_dout_en_ph2_t0 = 34
W 37 64 22
W 37 65 00

//reg_dout_en_ph2_t1 = 199
W 37 66 C7
W 37 67 00

//-----------------------------------------------------------------------------

//reg_dac_ofst_upd_ph1_t0 = 0
W 37 68 00
W 37 69 00

//reg_dac_ofst_upd_ph1_t1 = 51
W 37 6A 33
W 37 6B 00

//reg_dac_ramp_str_ph1_t0 = 18
W 37 70 12
W 37 71 00

//reg_dac_ramp_rst_len = 160
W 37 72 A0
W 37 73 00

//-----------------------------------------------------------------------------

//reg_dac_ofst_upd_ph2_t0 = 2
W 37 6C 02
W 37 6D 00

//reg_dac_ofst_upd_ph2_t1 = 206
W 37 6E CE
W 37 6F 00

//reg_dac_ramp_str_ph2_t0 = 42
W 37 74 2A
W 37 75 00

//reg_dac_ramp_sig_len = 199+1023+1=1223
W 37 76 C7
W 37 77 04

//-----------------------------------------------------------------------------

//reg_dsft_en_ph1_t0 = 48
W 37 78 30
W 37 79 00

//reg_dsft_en_ph1_t1 = 50
W 37 7A 32
W 37 7B 00

//reg_dsft_en_ph2_t0 = 200
W 37 7C C8
W 37 7D 00

//reg_dsft_en_ph2_t1 = 202
W 37 7E CA
W 37 7F 00

//-----------------------------------------------------------------------------

//reg_vcm_gen_ph0_t0 = 5
W 37 80 05
W 37 81 00

//reg_vcm_gen_ph0_t1 = 5
W 37 82 05
W 37 83 00

//-----------------------------------------------------------------------------

//reg_vcm_sh_ph0_t0 = 4
W 37 84 04
W 37 85 00

//reg_vcm_sh_ph0_t1 = 4
W 37 86 04
W 37 87 00

//-----------------------------------------------------------------------------
//  EV control
//-----------------------------------------------------------------------------

// exposure time (< MAX =~ (1212+12)*2 = 2448(0x990))
W 37 2C C8 // expo_intg[ 7:0]
W 37 2D 04 // expo_intg[15:8]

W 37 2E 01 // gain

//=============================================================================
//  analog
//=============================================================================

// page index -> 0
W 37 FD 00

W 37 A1 FC        // VNCP =-1.2V

// page index -> 2
W 37 FD 02

W 37 40 03        // rst ramp offset A
W 37 41 03        // rst ramp offset A
W 37 42 04        // rst ramp offset A
W 37 43 05        // rst ramp offset A
W 37 44 09        // rst ramp offset A
W 37 45 0D        // rst ramp offset A
W 37 46 0E        // rst ramp offset A
W 37 47 10        // rst ramp offset A

W 37 48 02        // rst ramp offset B
W 37 49 02        // rst ramp offset B
W 37 4A 02        // rst ramp offset B
W 37 4B 03        // rst ramp offset B
W 37 4C 05        // rst ramp offset B
W 37 4D 09        // rst ramp offset B
W 37 4E 0B        // rst ramp offset B
W 37 4F 0D        // rst ramp offset B

W 37 50 00        // sig ramp offset A
W 37 51 00        // sig ramp offset A
W 37 52 00        // sig ramp offset A
W 37 53 00        // sig ramp offset A
W 37 54 00        // sig ramp offset A
W 37 55 00        // sig ramp offset A
W 37 56 00        // sig ramp offset A
W 37 57 00        // sig ramp offset A

W 37 58 00        // sig ramp offset B
W 37 59 00        // sig ramp offset B
W 37 5A 00        // sig ramp offset B
W 37 5B 00        // sig ramp offset B
W 37 5C 00        // sig ramp offset B
W 37 5D 00        // sig ramp offset B
W 37 5E 00        // sig ramp offset B
W 37 5F 00        // sig ramp offset B

W 37 30 07        // <4:0>comp_bias
W 37 31 07        // <4:0>comp_bias
W 37 32 07        // <4:0>comp_bias
W 37 33 07        // <4:0>comp_bias
W 37 34 07        // <4:0>comp_bias
W 37 35 07        // <4:0>comp_bias
W 37 36 03        // <4:0>comp_bias
W 37 37 03        // <4:0>comp_bias
W 37 37 03        // <4:0>comp_bias

W 37 39 33        // <7:4>comp3_bias <2:0>comp2_bias

//=============================================================================
//  kick start
//=============================================================================
// page index -> 0
//W 37 FD 00
//W 37 10 01      // kick start