# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../7_Segment_Display.srcs/sources_1/new/OR_2.vhd" \
"../../../../7_Segment_Display.srcs/sources_1/new/Low_Signal_GND.vhd" \
"../../../../7_Segment_Display.srcs/sources_1/new/Not_1_in.vhd" \
"../../../../reset_delay.vhd" \
"../../../../univ_bin_counter.vhd" \
"../../../../btn_debounce_toggle.vhd" \
"../../../../count_loader.vhd" \
"../../../../out_LTU.vhd" \
"../../../../TTL_serial.vhd" \
"../../../../TTL_user_logic.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_Global_Reset_Or_0/sim/User_Logic_Diagram_Global_Reset_Or_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_Low_Signal_GND_0_0/sim/User_Logic_Diagram_Low_Signal_GND_0_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_Not_1_in_0_0/sim/User_Logic_Diagram_Not_1_in_0_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_Reset_Delay_Startup_0/sim/User_Logic_Diagram_Reset_Delay_Startup_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_Univ_Counter_0/sim/User_Logic_Diagram_Univ_Counter_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_btn_0_debounce_0/sim/User_Logic_Diagram_btn_0_debounce_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_btn_1_debounce_toggle_0/sim/User_Logic_Diagram_btn_1_debounce_toggle_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_btn_2_debounce_toggle_2_0/sim/User_Logic_Diagram_btn_2_debounce_toggle_2_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_count_loader_0/sim/User_Logic_Diagram_count_loader_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_out_LTU_to_display_0/sim/User_Logic_Diagram_out_LTU_to_display_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/ip/User_Logic_Diagram_TTL_Serial_user_logic_0_0/sim/User_Logic_Diagram_TTL_Serial_user_logic_0_0.vhd" \
"../../../../7_Segment_Display.ip_user_files/bd/User_Logic_Diagram/sim/User_Logic_Diagram.vhd" \
"../../../../7_Segment_Display.srcs/sources_1/bd/User_Logic_Diagram/hdl/User_Logic_Diagram_wrapper.vhd" \
"../../../../7_Segment_Display.srcs/sim_1/new/7_Segment_Display_tb.vhd" \

# Do not sort compile order
nosort
