<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M471M/R1/S BSP: StdDriver/src/spi.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M471M/R1/S BSP
   &#160;<span id="projectnumber">V3.00.000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M471M/R1/S</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_0d398eaf8b2db165a9197a6619ec9f0e.html">StdDriver</a></li><li class="navelem"><a class="el" href="dir_3abedc03644d33bc69016fb8a5546004.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">spi.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="spi_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;NuMicro.h&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">   41</a></span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi,</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;                  uint32_t u32MasterSlave,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                  uint32_t u32SPIMode,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                  uint32_t u32DataWidth,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                  uint32_t u32BusClock)</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;{</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    uint32_t u32ClkSrc = 0, u32Div, u32HCLKFreq;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gad483be344a28ac800be8f03654a9612f">SPI1</a>)</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;        <span class="comment">/* Disable I2S mode */</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">I2SCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#ab6b29592ba2b9a5a1b6a77c9e64fe9d0">SPI_I2SCTL_I2SEN_Msk</a>;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    <span class="keywordflow">if</span>(u32DataWidth == 32)</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;        u32DataWidth = 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <span class="comment">/* Get system clock frequency */</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    u32HCLKFreq = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    <span class="keywordflow">if</span>(u32MasterSlave == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a>)</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="comment">/* Default setting: slave selection signal is active low; disable automatic slave selection function. */</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> = <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a>;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="comment">/* Default setting: MSB first, disable unit transfer interrupt, SP_CYCLE = 0. */</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4af14c012bab1f4978af2ced01bb3ea7">CTL</a> = u32MasterSlave | (u32DataWidth &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a>) | (u32SPIMode) | <a class="code" href="_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;        {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <span class="comment">/* Select PCLK as the clock source of SPI */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;            <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;        }</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="comment">/* Check clock source of SPI */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;        <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;        {</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34e0c7415b1e19fe3d41b4f5c6367d72">CLK_CLKSEL2_SPI0SEL_HXT</a>)</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3d54309b1fe926e57756e55a28387139">CLK_CLKSEL2_SPI0SEL_PLL</a>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;            {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;                <span class="comment">/* Clock source is PCLK0 */</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20a63d2c5ebc177053e3c2d7ae7799e6">CLK_CLKSEL0_PCLK0SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                    u32ClkSrc = (u32HCLKFreq / 2);</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                <span class="keywordflow">else</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                    u32ClkSrc = u32HCLKFreq;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            }</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;        }</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;        {</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">CLK_CLKSEL2_SPI1SEL_HXT</a>)</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">CLK_CLKSEL2_SPI1SEL_PLL</a>)</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>)</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;            {</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;                <span class="comment">/* Clock source is PCLK1 */</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ef4560eba1f6aaa7ed5ac46bceca4eb">CLK_CLKSEL0_PCLK1SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                    u32ClkSrc = (u32HCLKFreq / 2);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;                <span class="keywordflow">else</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                    u32ClkSrc = u32HCLKFreq;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            }</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;        }</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        {</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = 0;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <span class="keywordflow">return</span> u32ClkSrc;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;        }</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock &gt;= u32ClkSrc)</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;        {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;            <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;            spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = 0;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;            <span class="keywordflow">return</span> u32ClkSrc;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        }</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock == 0)</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;            <span class="comment">/* Set DIVIDER to the maximum value 0xFF. f_spi = f_spi_clk_src / (DIVIDER + 1) */</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;            spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;            <span class="keywordflow">return</span> (u32ClkSrc / (0xFF + 1));</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;        }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;        {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;            u32Div = (((u32ClkSrc * 10) / u32BusClock + 5) / 10) - 1; <span class="comment">/* Round to the nearest integer */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;            <span class="keywordflow">if</span>(u32Div &gt; 0xFF)</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;            {</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                u32Div = 0xFF;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;                <span class="keywordflow">return</span> (u32ClkSrc / (0xFF + 1));</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;            }</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;            {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>)) | (u32Div &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#a5f9aec4d84e4eadd38ee0cc8885f0479">SPI_CLKDIV_DIVIDER_Pos</a>);</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;                <span class="keywordflow">return</span> (u32ClkSrc / (u32Div + 1));</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;            }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;        }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    }</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <span class="keywordflow">else</span>     <span class="comment">/* For slave mode, force the SPI peripheral clock rate to equal APB clock rate. */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    {</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <span class="comment">/* Default setting: slave selection signal is low level active. */</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> = <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <span class="comment">/* Default setting: MSB first, disable unit transfer interrupt, SP_CYCLE = 0. */</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4af14c012bab1f4978af2ced01bb3ea7">CTL</a> = u32MasterSlave | (u32DataWidth &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a>) | (u32SPIMode) | <a class="code" href="_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = 0;</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        <span class="comment">/* Select PCLK as the clock source of SPI */</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;        {</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;            <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;            <span class="comment">/* Return slave peripheral clock rate */</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20a63d2c5ebc177053e3c2d7ae7799e6">CLK_CLKSEL0_PCLK0SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;                <span class="keywordflow">return</span> (u32HCLKFreq / 2);</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;                <span class="keywordflow">return</span> u32HCLKFreq;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        {</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;            <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            <span class="comment">/* Return slave peripheral clock rate */</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ef4560eba1f6aaa7ed5ac46bceca4eb">CLK_CLKSEL0_PCLK1SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                <span class="keywordflow">return</span> (u32HCLKFreq / 2);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;                <span class="keywordflow">return</span> u32HCLKFreq;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;        }</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">  190</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;{</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    {</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;        <span class="comment">/* Reset SPI */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <a class="code" href="group___peripheral_decl.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST1 |= <a class="code" href="_m471_m___r1___s_8h.html#a6a154261cc4df0146b272b3ab435f38c">SYS_IPRST1_SPI0RST_Msk</a>;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;        <a class="code" href="group___peripheral_decl.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST1 &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a6a154261cc4df0146b272b3ab435f38c">SYS_IPRST1_SPI0RST_Msk</a>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="comment">/* Reset SPI */</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <a class="code" href="group___peripheral_decl.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST1 |= <a class="code" href="_m471_m___r1___s_8h.html#a626effe601e09385108d3646900491d2">SYS_IPRST1_SPI1RST_Msk</a>;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        <a class="code" href="group___peripheral_decl.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a>-&gt;IPRST1 &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a626effe601e09385108d3646900491d2">SYS_IPRST1_SPI1RST_Msk</a>;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    }</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">  212</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#adb1eefb65a88ce373d844abaa69bedad">SPI_FIFOCTL_RXFBCLR_Msk</a>;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">  224</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;{</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#acc1125c51e97fe06cd3f21279e692fad">SPI_FIFOCTL_TXFBCLR_Msk</a>;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">  235</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;{</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp;= ~(<a class="code" href="_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a> | <a class="code" href="_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;}</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">  249</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp; (~(<a class="code" href="_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a> | <a class="code" href="_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a> | <a class="code" href="_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a>))) | (u32SSPinMask | u32ActiveLevel | <a class="code" href="_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a>);</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;}</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">  266</a></span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32BusClock)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;{</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    uint32_t u32ClkSrc, u32HCLKFreq;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;    uint32_t u32Div;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="comment">/* Get system clock frequency */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    u32HCLKFreq = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;        <span class="comment">/* Select PCLK as the clock source of SPI */</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;        <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;            <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            <a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 = (<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>)) | <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="comment">/* Check clock source of SPI */</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34e0c7415b1e19fe3d41b4f5c6367d72">CLK_CLKSEL2_SPI0SEL_HXT</a>)</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3d54309b1fe926e57756e55a28387139">CLK_CLKSEL2_SPI0SEL_PLL</a>)</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;            u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>)</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <span class="comment">/* Clock source is PCLK0 */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20a63d2c5ebc177053e3c2d7ae7799e6">CLK_CLKSEL0_PCLK0SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;                u32ClkSrc = (u32HCLKFreq / 2);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;                u32ClkSrc = u32HCLKFreq;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    }</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    {</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">CLK_CLKSEL2_SPI1SEL_HXT</a>)</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">CLK_CLKSEL2_SPI1SEL_PLL</a>)</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;            u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>)</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;        {</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;            <span class="comment">/* Clock source is PCLK1 */</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ef4560eba1f6aaa7ed5ac46bceca4eb">CLK_CLKSEL0_PCLK1SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                u32ClkSrc = (u32HCLKFreq / 2);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                u32ClkSrc = u32HCLKFreq;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        }</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;    }</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;    <span class="keywordflow">if</span>(u32BusClock &gt;= u32HCLKFreq)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    {</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = 0;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;        <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;        <span class="keywordflow">return</span> u32ClkSrc;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    }</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock &gt;= u32ClkSrc)</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;        <span class="comment">/* Set DIVIDER = 0 */</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = 0;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;        <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="keywordflow">return</span> u32ClkSrc;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    }</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(u32BusClock == 0)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    {</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        <span class="comment">/* Set DIVIDER to the maximum value 0xFF. f_spi = f_spi_clk_src / (DIVIDER + 1) */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <span class="keywordflow">return</span> (u32ClkSrc / (0xFF + 1));</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    }</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    {</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;        u32Div = (((u32ClkSrc * 10) / u32BusClock + 5) / 10) - 1; <span class="comment">/* Round to the nearest integer */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        <span class="keywordflow">if</span>(u32Div &gt; 0xFF)</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        {</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;            u32Div = 0xFF;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;            spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="keywordflow">return</span> (u32ClkSrc / (0xFF + 1));</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;        }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;        {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;            spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> &amp; (~<a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>)) | (u32Div &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#a5f9aec4d84e4eadd38ee0cc8885f0479">SPI_CLKDIV_DIVIDER_Pos</a>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            <span class="comment">/* Return master peripheral clock rate */</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            <span class="keywordflow">return</span> (u32ClkSrc / (u32Div + 1));</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;        }</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">  367</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;{</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> &amp; ~(<a class="code" href="_m471_m___r1___s_8h.html#a1fdbf9079622f45bb78d9a203a3ec8dc">SPI_FIFOCTL_TXTH_Msk</a> | <a class="code" href="_m471_m___r1___s_8h.html#aa827b682ed66e7e43c70cc43ef421263">SPI_FIFOCTL_RXTH_Msk</a>) |</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;                    (u32TxThreshold &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#a7a4822ea008620f87a41ae91cff38249">SPI_FIFOCTL_TXTH_Pos</a>) |</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                    (u32RxThreshold &lt;&lt; <a class="code" href="_m471_m___r1___s_8h.html#a1bea6ff70bcf6c4cb5e33402998b3387">SPI_FIFOCTL_RXTH_Pos</a>));</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;}</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">  380</a></span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi)</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;{</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    uint32_t u32Div;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    uint32_t u32ClkSrc, u32HCLKFreq;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="comment">/* Get DIVIDER setting */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    u32Div = (spi-&gt;<a class="code" href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">CLKDIV</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a>) &gt;&gt; <a class="code" href="_m471_m___r1___s_8h.html#a5f9aec4d84e4eadd38ee0cc8885f0479">SPI_CLKDIV_DIVIDER_Pos</a>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">/* Get system clock frequency */</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    u32HCLKFreq = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a>();</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">/* Check clock source of SPI */</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="keywordflow">if</span>(spi == <a class="code" href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a>)</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    {</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34e0c7415b1e19fe3d41b4f5c6367d72">CLK_CLKSEL2_SPI0SEL_HXT</a>)</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3d54309b1fe926e57756e55a28387139">CLK_CLKSEL2_SPI0SEL_PLL</a>)</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;            u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a>)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        {</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            <span class="comment">/* Clock source is PCLK0 */</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20a63d2c5ebc177053e3c2d7ae7799e6">CLK_CLKSEL0_PCLK0SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                u32ClkSrc = (u32HCLKFreq / 2);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                u32ClkSrc = u32HCLKFreq;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        }</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    }</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    {</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">CLK_CLKSEL2_SPI1SEL_HXT</a>)</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a>; <span class="comment">/* Clock source is HXT */</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">CLK_CLKSEL2_SPI1SEL_PLL</a>)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;            u32ClkSrc = <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a>(); <span class="comment">/* Clock source is PLL */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL2 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a>)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;            <span class="comment">/* Clock source is PCLK1 */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;            <span class="keywordflow">if</span>((<a class="code" href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a>-&gt;CLKSEL0 &amp; <a class="code" href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a>) == <a class="code" href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ef4560eba1f6aaa7ed5ac46bceca4eb">CLK_CLKSEL0_PCLK1SEL_HCLK_DIV2</a>)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;                u32ClkSrc = (u32HCLKFreq / 2);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            <span class="keywordflow">else</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;                u32ClkSrc = u32HCLKFreq;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;        <span class="keywordflow">else</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;            u32ClkSrc = <a class="code" href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a>; <span class="comment">/* Clock source is HIRC */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="comment">/* Return SPI bus clock rate */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span> (u32ClkSrc / (u32Div + 1));</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;}</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">  452</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    <span class="comment">/* Enable unit transfer interrupt flag */</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>)</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4af14c012bab1f4978af2ced01bb3ea7">CTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a1acf57e8fb0a47d6bcba09ccf804e612">SPI_CTL_UNITIEN_Msk</a>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="comment">/* Enable slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>)</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a5d0f37ba8a27e33e20f4ba1045490aac">SPI_SSCTL_SSACTIEN_Msk</a>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    <span class="comment">/* Enable slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a865191856561074e8491c55b6b5fe7c0">SPI_SSCTL_SSINAIEN_Msk</a>;</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="comment">/* Enable slave TX under run interrupt flag */</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#ac0150ca6739bfcdc981bc85403ac16c1">SPI_SSCTL_SLVURIEN_Msk</a>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    <span class="comment">/* Enable slave bit count error interrupt flag */</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>)</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a852078f46d6cca6cb91a2c0bf9a5d828">SPI_SSCTL_SLVBEIEN_Msk</a>;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    <span class="comment">/* Enable slave time-out interrupt flag */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a313afbc51d06a233a9d8a38f118d1547">SPI_SSCTL_SLVTOIEN_Msk</a>;</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* Enable slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a6f9840ba78351f9a4299cdb58eef6203">SPI_FIFOCTL_TXUFIEN_Msk</a>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="comment">/* Enable TX threshold interrupt flag */</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>)</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#ad1dbabfef70f31cf9e1a6e0a69d91682">SPI_FIFOCTL_TXTHIEN_Msk</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="comment">/* Enable RX threshold interrupt flag */</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>)</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a9d79208d4c4f4eac9373b6b25971e002">SPI_FIFOCTL_RXTHIEN_Msk</a>;</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="comment">/* Enable RX overrun interrupt flag */</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>)</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a0a7f825938c4ea9bb75972d1d3bc5f65">SPI_FIFOCTL_RXOVIEN_Msk</a>;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    <span class="comment">/* Enable RX time-out interrupt flag */</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>)</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> |= <a class="code" href="_m471_m___r1___s_8h.html#a9d1f80b598f959babefd599be97b92f8">SPI_FIFOCTL_RXTOIEN_Msk</a>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;}</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">  520</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;{</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="comment">/* Disable unit transfer interrupt flag */</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a4af14c012bab1f4978af2ced01bb3ea7">CTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a1acf57e8fb0a47d6bcba09ccf804e612">SPI_CTL_UNITIEN_Msk</a>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;    <span class="comment">/* Disable slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>)</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a5d0f37ba8a27e33e20f4ba1045490aac">SPI_SSCTL_SSACTIEN_Msk</a>;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">/* Disable slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a865191856561074e8491c55b6b5fe7c0">SPI_SSCTL_SSINAIEN_Msk</a>;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">/* Disable slave TX under run interrupt flag */</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>)</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#ac0150ca6739bfcdc981bc85403ac16c1">SPI_SSCTL_SLVURIEN_Msk</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="comment">/* Disable slave bit count error interrupt flag */</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>)</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a852078f46d6cca6cb91a2c0bf9a5d828">SPI_SSCTL_SLVBEIEN_Msk</a>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">/* Disable slave time-out interrupt flag */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>)</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SSCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a313afbc51d06a233a9d8a38f118d1547">SPI_SSCTL_SLVTOIEN_Msk</a>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;    <span class="comment">/* Disable slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>)</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a6f9840ba78351f9a4299cdb58eef6203">SPI_FIFOCTL_TXUFIEN_Msk</a>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="comment">/* Disable TX threshold interrupt flag */</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>)</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#ad1dbabfef70f31cf9e1a6e0a69d91682">SPI_FIFOCTL_TXTHIEN_Msk</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="comment">/* Disable RX threshold interrupt flag */</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>)</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a9d79208d4c4f4eac9373b6b25971e002">SPI_FIFOCTL_RXTHIEN_Msk</a>;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <span class="comment">/* Disable RX overrun interrupt flag */</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a0a7f825938c4ea9bb75972d1d3bc5f65">SPI_FIFOCTL_RXOVIEN_Msk</a>;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="comment">/* Disable RX time-out interrupt flag */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>) == <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>)</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">FIFOCTL</a> &amp;= ~<a class="code" href="_m471_m___r1___s_8h.html#a9d1f80b598f959babefd599be97b92f8">SPI_FIFOCTL_RXTOIEN_Msk</a>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">  588</a></span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;{</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    uint32_t u32IntFlag = 0;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="comment">/* Check unit transfer interrupt flag */</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a>))</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="comment">/* Check slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a10c26927147136d20f215ca6705ac26b">SPI_STATUS_SSACTIF_Msk</a>))</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    <span class="comment">/* Check slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a67877ec8463580cfbe7a24e960c6630e">SPI_STATUS_SSINAIF_Msk</a>))</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="comment">/* Check slave TX under run interrupt flag */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#acbeb561afdce798aae790c31916372d9">SPI_STATUS_SLVURIF_Msk</a>))</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;    <span class="comment">/* Check slave bit count error interrupt flag */</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#ab9c344dd92191e24be55ea5136404da5">SPI_STATUS_SLVBEIF_Msk</a>))</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="comment">/* Check slave time-out interrupt flag */</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a74ef3e2993333f8cc8354d5cbbd9ba42">SPI_STATUS_SLVTOIF_Msk</a>))</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="comment">/* Check slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#ac2507585452aa490b1911c08a734ea5c">SPI_STATUS_TXUFIF_Msk</a>))</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <span class="comment">/* Check TX threshold interrupt flag */</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a2a68cb13b639d5b6d0ca18c029b7c014">SPI_STATUS_TXTHIF_Msk</a>))</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a>;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">/* Check RX threshold interrupt flag */</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a30d95d016df8dea06c0663d7eed4711f">SPI_STATUS_RXTHIF_Msk</a>))</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a>;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <span class="comment">/* Check RX overrun interrupt flag */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a97c4e70ed314a60922b9d49502faca66">SPI_STATUS_RXOVIF_Msk</a>))</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="comment">/* Check RX time-out interrupt flag */</span></div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#abd30adafe3c40fc9f7f07e7a70d49eaa">SPI_STATUS_RXTOIF_Msk</a>))</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;        u32IntFlag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordflow">return</span> u32IntFlag;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;}</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">  658</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;{</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a>)</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a>; <span class="comment">/* Clear unit transfer interrupt flag */</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a>)</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#a10c26927147136d20f215ca6705ac26b">SPI_STATUS_SSACTIF_Msk</a>; <span class="comment">/* Clear slave selection signal active interrupt flag */</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a>)</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#a67877ec8463580cfbe7a24e960c6630e">SPI_STATUS_SSINAIF_Msk</a>; <span class="comment">/* Clear slave selection signal inactive interrupt flag */</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a>)</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#acbeb561afdce798aae790c31916372d9">SPI_STATUS_SLVURIF_Msk</a>; <span class="comment">/* Clear slave TX under run interrupt flag */</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a>)</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#ab9c344dd92191e24be55ea5136404da5">SPI_STATUS_SLVBEIF_Msk</a>; <span class="comment">/* Clear slave bit count error interrupt flag */</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a>)</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#a74ef3e2993333f8cc8354d5cbbd9ba42">SPI_STATUS_SLVTOIF_Msk</a>; <span class="comment">/* Clear slave time-out interrupt flag */</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a>)</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#ac2507585452aa490b1911c08a734ea5c">SPI_STATUS_TXUFIF_Msk</a>; <span class="comment">/* Clear slave TX underflow interrupt flag */</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a>)</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#a97c4e70ed314a60922b9d49502faca66">SPI_STATUS_RXOVIF_Msk</a>; <span class="comment">/* Clear RX overrun interrupt flag */</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <span class="keywordflow">if</span>(u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a>)</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> = <a class="code" href="_m471_m___r1___s_8h.html#abd30adafe3c40fc9f7f07e7a70d49eaa">SPI_STATUS_RXTOIF_Msk</a>; <span class="comment">/* Clear RX time-out interrupt flag */</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;}</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">  706</a></span>&#160;uint32_t <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a>(<a class="code" href="struct_s_p_i___t.html">SPI_T</a> *spi, uint32_t u32Mask)</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;{</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    uint32_t u32Flag = 0;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;    <span class="comment">/* Check busy status */</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#ae1339bbd34e65dd9f1b2f3e1ec714cd6">SPI_STATUS_BUSY_Msk</a>))</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a>;</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="comment">/* Check RX empty flag */</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#abe86199957458a4a0a96c31b442ce2be">SPI_STATUS_RXEMPTY_Msk</a>))</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;    <span class="comment">/* Check RX full flag */</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#aa7af490c280e9edc38001c4930f3efa3">SPI_STATUS_RXFULL_Msk</a>))</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    <span class="comment">/* Check TX empty flag */</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a85fceb8842ac2fa6f6bc1eae2c8166bc">SPI_STATUS_TXEMPTY_Msk</a>))</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a>;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="comment">/* Check TX full flag */</span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a0484cd31fa5aaf1f5bc9fbd6ed0302d9">SPI_STATUS_TXFULL_Msk</a>))</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    <span class="comment">/* Check TX/RX reset flag */</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#a2a5e6c94e7458df175d928512b7c9c43">SPI_STATUS_TXRXRST_Msk</a>))</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a>;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;    <span class="comment">/* Check SPIEN flag */</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#ad2ff769d58c033cd261f9031c1d5d42a">SPI_STATUS_SPIENSTS_Msk</a>))</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a>;</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    <span class="comment">/* Check SPIn_SS line status */</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">if</span>((u32Mask &amp; <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a>) &amp;&amp; (spi-&gt;<a class="code" href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">STATUS</a> &amp; <a class="code" href="_m471_m___r1___s_8h.html#abf06da19dab703851c935a4d5439dae3">SPI_STATUS_SSLINE_Msk</a>))</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;        u32Flag |= <a class="code" href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a>;</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <span class="keywordflow">return</span> u32Flag;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;}</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160; <span class="comment">/* end of group SPI_EXPORTED_FUNCTIONS */</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160; <span class="comment">/* end of group SPI_Driver */</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160; <span class="comment">/* end of group Standard_Driver */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="ttc" id="_m471_m___r1___s_8h_html_a0484cd31fa5aaf1f5bc9fbd6ed0302d9"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a0484cd31fa5aaf1f5bc9fbd6ed0302d9">SPI_STATUS_TXFULL_Msk</a></div><div class="ttdeci">#define SPI_STATUS_TXFULL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09473">M471M_R1_S.h:9473</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a2a5e6c94e7458df175d928512b7c9c43"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a2a5e6c94e7458df175d928512b7c9c43">SPI_STATUS_TXRXRST_Msk</a></div><div class="ttdeci">#define SPI_STATUS_TXRXRST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09482">M471M_R1_S.h:9482</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gabb22160df9addadbf101b3314056f6ad"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gabb22160df9addadbf101b3314056f6ad">SPI_BUSY_MASK</a></div><div class="ttdeci">#define SPI_BUSY_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00060">spi.h:60</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_aa827b682ed66e7e43c70cc43ef421263"><div class="ttname"><a href="_m471_m___r1___s_8h.html#aa827b682ed66e7e43c70cc43ef421263">SPI_FIFOCTL_RXTH_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_RXTH_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09422">M471M_R1_S.h:9422</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga4e6cdcac6537c01e895e9c5fd475fe71"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga4e6cdcac6537c01e895e9c5fd475fe71">SPI_SSLINE_STS_MASK</a></div><div class="ttdeci">#define SPI_SSLINE_STS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00067">spi.h:67</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a5d0f37ba8a27e33e20f4ba1045490aac"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a5d0f37ba8a27e33e20f4ba1045490aac">SPI_SSCTL_SSACTIEN_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SSACTIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09374">M471M_R1_S.h:9374</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_acbeb561afdce798aae790c31916372d9"><div class="ttname"><a href="_m471_m___r1___s_8h.html#acbeb561afdce798aae790c31916372d9">SPI_STATUS_SLVURIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SLVURIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09449">M471M_R1_S.h:9449</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a626effe601e09385108d3646900491d2"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a626effe601e09385108d3646900491d2">SYS_IPRST1_SPI1RST_Msk</a></div><div class="ttdeci">#define SYS_IPRST1_SPI1RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l10359">M471M_R1_S.h:10359</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaf69d03dd35050141788ac8034d14f3b1"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaf69d03dd35050141788ac8034d14f3b1">SPI_RX_FULL_MASK</a></div><div class="ttdeci">#define SPI_RX_FULL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00062">spi.h:62</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabfada619ed5deb7ea03f1cdd04159ba4"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabfada619ed5deb7ea03f1cdd04159ba4">CLK_GetPLLClockFreq</a></div><div class="ttdeci">__STATIC_INLINE uint32_t CLK_GetPLLClockFreq(void)</div><div class="ttdoc">Get PLL clock frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00317">clk.h:317</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a5f9aec4d84e4eadd38ee0cc8885f0479"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a5f9aec4d84e4eadd38ee0cc8885f0479">SPI_CLKDIV_DIVIDER_Pos</a></div><div class="ttdeci">#define SPI_CLKDIV_DIVIDER_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09346">M471M_R1_S.h:9346</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga20656da10a6c589af67a0b2a66285831"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20656da10a6c589af67a0b2a66285831">SPI_SLVBE_INT_MASK</a></div><div class="ttdeci">#define SPI_SLVBE_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00051">spi.h:51</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a6f9840ba78351f9a4299cdb58eef6203"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a6f9840ba78351f9a4299cdb58eef6203">SPI_FIFOCTL_TXUFIEN_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_TXUFIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09413">M471M_R1_S.h:9413</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a5e45ee6231f366fb579eec3c761d1283"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a5e45ee6231f366fb579eec3c761d1283">CLK_CLKSEL0_PCLK1SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLK1SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01552">M471M_R1_S.h:1552</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a74ef3e2993333f8cc8354d5cbbd9ba42"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a74ef3e2993333f8cc8354d5cbbd9ba42">SPI_STATUS_SLVTOIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SLVTOIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09443">M471M_R1_S.h:9443</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gae09a2779c2d141aa6a8f8be6d78fe210"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae09a2779c2d141aa6a8f8be6d78fe210">SPI_MASTER</a></div><div class="ttdeci">#define SPI_MASTER</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00040">spi.h:40</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a8ced326eafea489fe145d80d96ac0cab"><div class="ttname"><a href="struct_s_p_i___t.html#a8ced326eafea489fe145d80d96ac0cab">SPI_T::SSCTL</a></div><div class="ttdeci">__IO uint32_t SSCTL</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09282">M471M_R1_S.h:9282</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8daab5297b23a8e9e230be9a3f20c5d2"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8daab5297b23a8e9e230be9a3f20c5d2">CLK_CLKSEL2_SPI1SEL_PCLK1</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI1SEL_PCLK1</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00126">clk.h:126</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga2ef4560eba1f6aaa7ed5ac46bceca4eb"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga2ef4560eba1f6aaa7ed5ac46bceca4eb">CLK_CLKSEL0_PCLK1SEL_HCLK_DIV2</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLK1SEL_HCLK_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00058">clk.h:58</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_adb1eefb65a88ce373d844abaa69bedad"><div class="ttname"><a href="_m471_m___r1___s_8h.html#adb1eefb65a88ce373d844abaa69bedad">SPI_FIFOCTL_RXFBCLR_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_RXFBCLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09416">M471M_R1_S.h:9416</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1acf57e8fb0a47d6bcba09ccf804e612"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1acf57e8fb0a47d6bcba09ccf804e612">SPI_CTL_UNITIEN_Msk</a></div><div class="ttdeci">#define SPI_CTL_UNITIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09329">M471M_R1_S.h:9329</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ad1dbabfef70f31cf9e1a6e0a69d91682"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ad1dbabfef70f31cf9e1a6e0a69d91682">SPI_FIFOCTL_TXTHIEN_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_TXTHIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09401">M471M_R1_S.h:9401</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8ea891bf8449231ee8f69e0ca13a2c44"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8ea891bf8449231ee8f69e0ca13a2c44">SPI_TX_EMPTY_MASK</a></div><div class="ttdeci">#define SPI_TX_EMPTY_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00063">spi.h:63</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ab6b29592ba2b9a5a1b6a77c9e64fe9d0"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ab6b29592ba2b9a5a1b6a77c9e64fe9d0">SPI_I2SCTL_I2SEN_Msk</a></div><div class="ttdeci">#define SPI_I2SCTL_I2SEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09497">M471M_R1_S.h:9497</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga5bb7e64f2c8c9544b36a141a9f7b2980"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga5bb7e64f2c8c9544b36a141a9f7b2980">SPI_SSINACT_INT_MASK</a></div><div class="ttdeci">#define SPI_SSINACT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00049">spi.h:49</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a77ec07282bd61429c4e5c4fe7d5f611b"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a77ec07282bd61429c4e5c4fe7d5f611b">SPI_CLKDIV_DIVIDER_Msk</a></div><div class="ttdeci">#define SPI_CLKDIV_DIVIDER_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09347">M471M_R1_S.h:9347</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga373416a9ff9d78a3a44b196e88530d56"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga373416a9ff9d78a3a44b196e88530d56">SPI_SSACT_INT_MASK</a></div><div class="ttdeci">#define SPI_SSACT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00048">spi.h:48</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a54b5cf3ce7f0cf4874b824d4d75856df"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a54b5cf3ce7f0cf4874b824d4d75856df">SPI_STATUS_UNITIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_UNITIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09431">M471M_R1_S.h:9431</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gae81c3aa508944049486c219dec8b50d1"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gae81c3aa508944049486c219dec8b50d1">SPI_TX_FULL_MASK</a></div><div class="ttdeci">#define SPI_TX_FULL_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00064">spi.h:64</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ae1339bbd34e65dd9f1b2f3e1ec714cd6"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ae1339bbd34e65dd9f1b2f3e1ec714cd6">SPI_STATUS_BUSY_Msk</a></div><div class="ttdeci">#define SPI_STATUS_BUSY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09428">M471M_R1_S.h:9428</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga82b24c06e618b2db86a89832b5f815ac"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga82b24c06e618b2db86a89832b5f815ac">SPI_FIFO_TXTH_INT_MASK</a></div><div class="ttdeci">#define SPI_FIFO_TXTH_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00054">spi.h:54</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a73d3be732895fcc5b5c60cf4379ce272"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a73d3be732895fcc5b5c60cf4379ce272">CLK_CLKSEL0_PCLK0SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLK0SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01549">M471M_R1_S.h:1549</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_aa7af490c280e9edc38001c4930f3efa3"><div class="ttname"><a href="_m471_m___r1___s_8h.html#aa7af490c280e9edc38001c4930f3efa3">SPI_STATUS_RXFULL_Msk</a></div><div class="ttdeci">#define SPI_STATUS_RXFULL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09455">M471M_R1_S.h:9455</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a15fadef5cf9eb4ea0b30d845f839e279"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a15fadef5cf9eb4ea0b30d845f839e279">SPI_SSCTL_SS_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09350">M471M_R1_S.h:9350</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga34e0c7415b1e19fe3d41b4f5c6367d72"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga34e0c7415b1e19fe3d41b4f5c6367d72">CLK_CLKSEL2_SPI0SEL_HXT</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI0SEL_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00119">clk.h:119</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a9d1f80b598f959babefd599be97b92f8"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a9d1f80b598f959babefd599be97b92f8">SPI_FIFOCTL_RXTOIEN_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_RXTOIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09404">M471M_R1_S.h:9404</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_abf06da19dab703851c935a4d5439dae3"><div class="ttname"><a href="_m471_m___r1___s_8h.html#abf06da19dab703851c935a4d5439dae3">SPI_STATUS_SSLINE_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SSLINE_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09440">M471M_R1_S.h:9440</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a85fceb8842ac2fa6f6bc1eae2c8166bc"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a85fceb8842ac2fa6f6bc1eae2c8166bc">SPI_STATUS_TXEMPTY_Msk</a></div><div class="ttdeci">#define SPI_STATUS_TXEMPTY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09470">M471M_R1_S.h:9470</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html"><div class="ttname"><a href="struct_s_p_i___t.html">SPI_T</a></div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l08816">M471M_R1_S.h:8816</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a61ad138601e7fe39ca52f7869406aec2"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a61ad138601e7fe39ca52f7869406aec2">CLK_CLKSEL2_SPI0SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI0SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01585">M471M_R1_S.h:1585</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga8074f716aa1c65ecc93d79062b5d4b1b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga8074f716aa1c65ecc93d79062b5d4b1b">SPI_Close</a></div><div class="ttdeci">void SPI_Close(SPI_T *spi)</div><div class="ttdoc">Disable SPI controller.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00190">spi.c:190</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a42bd75cdeab853186f7fecead2e77f97"><div class="ttname"><a href="struct_s_p_i___t.html#a42bd75cdeab853186f7fecead2e77f97">SPI_T::FIFOCTL</a></div><div class="ttdeci">__IO uint32_t FIFOCTL</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09284">M471M_R1_S.h:9284</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_abd30adafe3c40fc9f7f07e7a70d49eaa"><div class="ttname"><a href="_m471_m___r1___s_8h.html#abd30adafe3c40fc9f7f07e7a70d49eaa">SPI_STATUS_RXTOIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_RXTOIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09464">M471M_R1_S.h:9464</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga7cee248bcbe05dfae8ab8b3bf89e8f13"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga7cee248bcbe05dfae8ab8b3bf89e8f13">SPI_SetBusClock</a></div><div class="ttdeci">uint32_t SPI_SetBusClock(SPI_T *spi, uint32_t u32BusClock)</div><div class="ttdoc">Set the SPI bus clock.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00266">spi.c:266</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ac2507585452aa490b1911c08a734ea5c"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ac2507585452aa490b1911c08a734ea5c">SPI_STATUS_TXUFIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_TXUFIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09479">M471M_R1_S.h:9479</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_a059398441439432f24955fd7f66240dd"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#a059398441439432f24955fd7f66240dd">__HIRC</a></div><div class="ttdeci">#define __HIRC</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8h_source.html#l00033">system_M471M_R1_S.h:33</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a6a154261cc4df0146b272b3ab435f38c"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a6a154261cc4df0146b272b3ab435f38c">SYS_IPRST1_SPI0RST_Msk</a></div><div class="ttdeci">#define SYS_IPRST1_SPI0RST_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l10356">M471M_R1_S.h:10356</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a313afbc51d06a233a9d8a38f118d1547"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a313afbc51d06a233a9d8a38f118d1547">SPI_SSCTL_SLVTOIEN_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SLVTOIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09362">M471M_R1_S.h:9362</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga67a2045f4f16d45f92fd22075416a7d6"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga67a2045f4f16d45f92fd22075416a7d6">SPI_SS_ACTIVE_LOW</a></div><div class="ttdeci">#define SPI_SS_ACTIVE_LOW</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00044">spi.h:44</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ab9c344dd92191e24be55ea5136404da5"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ab9c344dd92191e24be55ea5136404da5">SPI_STATUS_SLVBEIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SLVBEIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09446">M471M_R1_S.h:9446</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a2a68cb13b639d5b6d0ca18c029b7c014"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a2a68cb13b639d5b6d0ca18c029b7c014">SPI_STATUS_TXTHIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_TXTHIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09476">M471M_R1_S.h:9476</a></div></div>
<div class="ttc" id="group___peripheral_decl_html_ga4b355291fe6b8ba8e167ab0faa862e45"><div class="ttname"><a href="group___peripheral_decl.html#ga4b355291fe6b8ba8e167ab0faa862e45">CLK</a></div><div class="ttdeci">#define CLK</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l12453">M471M_R1_S.h:12453</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a9d79208d4c4f4eac9373b6b25971e002"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a9d79208d4c4f4eac9373b6b25971e002">SPI_FIFOCTL_RXTHIEN_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_RXTHIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09398">M471M_R1_S.h:9398</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a0a7f825938c4ea9bb75972d1d3bc5f65"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a0a7f825938c4ea9bb75972d1d3bc5f65">SPI_FIFOCTL_RXOVIEN_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_RXOVIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09407">M471M_R1_S.h:9407</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae59c481764af06e5512f4416a91c5da2"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae59c481764af06e5512f4416a91c5da2">SPI_ClearRxFIFO</a></div><div class="ttdeci">void SPI_ClearRxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear RX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00212">spi.c:212</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_abe86199957458a4a0a96c31b442ce2be"><div class="ttname"><a href="_m471_m___r1___s_8h.html#abe86199957458a4a0a96c31b442ce2be">SPI_STATUS_RXEMPTY_Msk</a></div><div class="ttdeci">#define SPI_STATUS_RXEMPTY_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09452">M471M_R1_S.h:9452</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad1c25325aceb6a6ed417055225aff01b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad1c25325aceb6a6ed417055225aff01b">SPI_ClearTxFIFO</a></div><div class="ttdeci">void SPI_ClearTxFIFO(SPI_T *spi)</div><div class="ttdoc">Clear TX FIFO buffer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00224">spi.c:224</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga1cf61c358cf20523ea2c596fcfad6c2c"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga1cf61c358cf20523ea2c596fcfad6c2c">SPI_GetIntFlag</a></div><div class="ttdeci">uint32_t SPI_GetIntFlag(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Get interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00588">spi.c:588</a></div></div>
<div class="ttc" id="group___peripheral_decl_html_gae3d9f52a1a315303ad04f0576bd42a25"><div class="ttname"><a href="group___peripheral_decl.html#gae3d9f52a1a315303ad04f0576bd42a25">SYS</a></div><div class="ttdeci">#define SYS</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l12451">M471M_R1_S.h:12451</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a7a4822ea008620f87a41ae91cff38249"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a7a4822ea008620f87a41ae91cff38249">SPI_FIFOCTL_TXTH_Pos</a></div><div class="ttdeci">#define SPI_FIFOCTL_TXTH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09424">M471M_R1_S.h:9424</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga650564b1befc6ce3efcfcd255cbb143e"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga650564b1befc6ce3efcfcd255cbb143e">SPI_ClearIntFlag</a></div><div class="ttdeci">void SPI_ClearIntFlag(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Clear interrupt flag.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00658">spi.c:658</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga0781f7afc8e4d9ab2644cd0937d5ee3c"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga0781f7afc8e4d9ab2644cd0937d5ee3c">SPI_FIFO_RXTO_INT_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RXTO_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00057">spi.h:57</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gabd4350275013b1125563e4d8c39a5739"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gabd4350275013b1125563e4d8c39a5739">SPI_GetStatus</a></div><div class="ttdeci">uint32_t SPI_GetStatus(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Get SPI status.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00706">spi.c:706</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gad923655d26fb14da88c61d4ed0125c44"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gad923655d26fb14da88c61d4ed0125c44">SPI_Open</a></div><div class="ttdeci">uint32_t SPI_Open(SPI_T *spi, uint32_t u32MasterSlave, uint32_t u32SPIMode, uint32_t u32DataWidth, uint32_t u32BusClock)</div><div class="ttdoc">This function make SPI module be ready to transfer.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00041">spi.c:41</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab16e7ae67314264b9b402c80ead733eb"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab16e7ae67314264b9b402c80ead733eb">SPI_SLVUR_INT_MASK</a></div><div class="ttdeci">#define SPI_SLVUR_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00050">spi.h:50</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1cab75757e8371cf8f53bccd2d85abf4"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1cab75757e8371cf8f53bccd2d85abf4">CLK_CLKSEL2_SPI1SEL_Msk</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI1SEL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l01588">M471M_R1_S.h:1588</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gacb569fcb71d1cf1b8a8954ba8a6c70f8"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gacb569fcb71d1cf1b8a8954ba8a6c70f8">CLK_CLKSEL2_SPI0SEL_PCLK0</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI0SEL_PCLK0</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00121">clk.h:121</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1fdbf9079622f45bb78d9a203a3ec8dc"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1fdbf9079622f45bb78d9a203a3ec8dc">SPI_FIFOCTL_TXTH_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_TXTH_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09425">M471M_R1_S.h:9425</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ad2ff769d58c033cd261f9031c1d5d42a"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ad2ff769d58c033cd261f9031c1d5d42a">SPI_STATUS_SPIENSTS_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SPIENSTS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09467">M471M_R1_S.h:9467</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga90eb0748bb13be54da81e96d57f1e5dd"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga90eb0748bb13be54da81e96d57f1e5dd">CLK_CLKSEL2_SPI1SEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI1SEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00125">clk.h:125</a></div></div>
<div class="ttc" id="group___peripheral_decl_html_gad483be344a28ac800be8f03654a9612f"><div class="ttname"><a href="group___peripheral_decl.html#gad483be344a28ac800be8f03654a9612f">SPI1</a></div><div class="ttdeci">#define SPI1</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l12478">M471M_R1_S.h:12478</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a852078f46d6cca6cb91a2c0bf9a5d828"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a852078f46d6cca6cb91a2c0bf9a5d828">SPI_SSCTL_SLVBEIEN_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SLVBEIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09368">M471M_R1_S.h:9368</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gab2fa100853d116f0304a359c4bf2e43f"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gab2fa100853d116f0304a359c4bf2e43f">SPI_SPIEN_STS_MASK</a></div><div class="ttdeci">#define SPI_SPIEN_STS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00066">spi.h:66</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga20a63d2c5ebc177053e3c2d7ae7799e6"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga20a63d2c5ebc177053e3c2d7ae7799e6">CLK_CLKSEL0_PCLK0SEL_HCLK_DIV2</a></div><div class="ttdeci">#define CLK_CLKSEL0_PCLK0SEL_HCLK_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00055">clk.h:55</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a67877ec8463580cfbe7a24e960c6630e"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a67877ec8463580cfbe7a24e960c6630e">SPI_STATUS_SSINAIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SSINAIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09437">M471M_R1_S.h:9437</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ae08ab0da743444f089083f6245a498d3"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ae08ab0da743444f089083f6245a498d3">SPI_SSCTL_AUTOSS_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_AUTOSS_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09356">M471M_R1_S.h:9356</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga8b4aa2baca60b86dd14bda0ead23f43e"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga8b4aa2baca60b86dd14bda0ead23f43e">SPI_SLVTO_INT_MASK</a></div><div class="ttdeci">#define SPI_SLVTO_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00052">spi.h:52</a></div></div>
<div class="ttc" id="group___peripheral_decl_html_gaf26e39c91b262cc480085abcc450d3d5"><div class="ttname"><a href="group___peripheral_decl.html#gaf26e39c91b262cc480085abcc450d3d5">SPI0</a></div><div class="ttdeci">#define SPI0</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l12477">M471M_R1_S.h:12477</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a97c4e70ed314a60922b9d49502faca66"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a97c4e70ed314a60922b9d49502faca66">SPI_STATUS_RXOVIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_RXOVIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09461">M471M_R1_S.h:9461</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a1bea6ff70bcf6c4cb5e33402998b3387"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a1bea6ff70bcf6c4cb5e33402998b3387">SPI_FIFOCTL_RXTH_Pos</a></div><div class="ttdeci">#define SPI_FIFOCTL_RXTH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09421">M471M_R1_S.h:9421</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga58b7eef9f93f8c3d3818d1a4b74f5be6"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga58b7eef9f93f8c3d3818d1a4b74f5be6">SPI_DisableAutoSS</a></div><div class="ttdeci">void SPI_DisableAutoSS(SPI_T *spi)</div><div class="ttdoc">Disable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00235">spi.c:235</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9c4010b8b64f3a6759d4e9d23c274766"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9c4010b8b64f3a6759d4e9d23c274766">SPI_TXUF_INT_MASK</a></div><div class="ttdeci">#define SPI_TXUF_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00053">spi.h:53</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga3d54309b1fe926e57756e55a28387139"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga3d54309b1fe926e57756e55a28387139">CLK_CLKSEL2_SPI0SEL_PLL</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI0SEL_PLL</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00120">clk.h:120</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_acc1125c51e97fe06cd3f21279e692fad"><div class="ttname"><a href="_m471_m___r1___s_8h.html#acc1125c51e97fe06cd3f21279e692fad">SPI_FIFOCTL_TXFBCLR_Msk</a></div><div class="ttdeci">#define SPI_FIFOCTL_TXFBCLR_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09419">M471M_R1_S.h:9419</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a212321ecc1552cbc0e76dcf8aeeeb09e"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a212321ecc1552cbc0e76dcf8aeeeb09e">SPI_CTL_DWIDTH_Pos</a></div><div class="ttdeci">#define SPI_CTL_DWIDTH_Pos</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09319">M471M_R1_S.h:9319</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_ac0150ca6739bfcdc981bc85403ac16c1"><div class="ttname"><a href="_m471_m___r1___s_8h.html#ac0150ca6739bfcdc981bc85403ac16c1">SPI_SSCTL_SLVURIEN_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SLVURIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09371">M471M_R1_S.h:9371</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga27ded0f4435751be979927718884488f"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga27ded0f4435751be979927718884488f">CLK_GetHCLKFreq</a></div><div class="ttdeci">uint32_t CLK_GetHCLKFreq(void)</div><div class="ttdoc">Get HCLK frequency.</div><div class="ttdef"><b>Definition:</b> <a href="clk_8c_source.html#l00169">clk.c:169</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga55b31f9a751c6e784ad0022bc9155153"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga55b31f9a751c6e784ad0022bc9155153">SPI_EnableAutoSS</a></div><div class="ttdeci">void SPI_EnableAutoSS(SPI_T *spi, uint32_t u32SSPinMask, uint32_t u32ActiveLevel)</div><div class="ttdoc">Enable the automatic slave selection function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00249">spi.c:249</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_aac3de044e4b17cbd5af0001f256fe3f9"><div class="ttname"><a href="struct_s_p_i___t.html#aac3de044e4b17cbd5af0001f256fe3f9">SPI_T::CLKDIV</a></div><div class="ttdeci">__IO uint32_t CLKDIV</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09281">M471M_R1_S.h:9281</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga1b047d6888348d2ee11f82976b35dead"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga1b047d6888348d2ee11f82976b35dead">SPI_FIFO_RXTH_INT_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RXTH_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00055">spi.h:55</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a837f91889e5cbb4be958ff7f8b480ed8"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a837f91889e5cbb4be958ff7f8b480ed8">SPI_CTL_SPIEN_Msk</a></div><div class="ttdeci">#define SPI_CTL_SPIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09305">M471M_R1_S.h:9305</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a30d95d016df8dea06c0663d7eed4711f"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a30d95d016df8dea06c0663d7eed4711f">SPI_STATUS_RXTHIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_RXTHIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09458">M471M_R1_S.h:9458</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga3d27a219e6d7e2c767775a2ed26fbc4b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga3d27a219e6d7e2c767775a2ed26fbc4b">SPI_EnableInt</a></div><div class="ttdeci">void SPI_EnableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Enable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00452">spi.c:452</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga16c886804dc69080bceee5f50da1cb5c"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga16c886804dc69080bceee5f50da1cb5c">SPI_RX_EMPTY_MASK</a></div><div class="ttdeci">#define SPI_RX_EMPTY_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00061">spi.h:61</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a1828f08e26251855f0760f0f5063083a"><div class="ttname"><a href="struct_s_p_i___t.html#a1828f08e26251855f0760f0f5063083a">SPI_T::I2SCTL</a></div><div class="ttdeci">__IO uint32_t I2SCTL</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09291">M471M_R1_S.h:9291</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga7adcc451bbd353a87ae006e65ae5f26d"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga7adcc451bbd353a87ae006e65ae5f26d">SPI_UNIT_INT_MASK</a></div><div class="ttdeci">#define SPI_UNIT_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00047">spi.h:47</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gaaba5aef0fa99e7498989dba5732b75a1"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gaaba5aef0fa99e7498989dba5732b75a1">SPI_FIFO_RXOV_INT_MASK</a></div><div class="ttdeci">#define SPI_FIFO_RXOV_INT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00056">spi.h:56</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gaa50388ee5b14b42bceda88c2389fc335"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gaa50388ee5b14b42bceda88c2389fc335">SPI_SetFIFO</a></div><div class="ttdeci">void SPI_SetFIFO(SPI_T *spi, uint32_t u32TxThreshold, uint32_t u32RxThreshold)</div><div class="ttdoc">Configure FIFO threshold setting.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00367">spi.c:367</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a463a7dc0398240e38e1c356316e79a4d"><div class="ttname"><a href="struct_s_p_i___t.html#a463a7dc0398240e38e1c356316e79a4d">SPI_T::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09285">M471M_R1_S.h:9285</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a865191856561074e8491c55b6b5fe7c0"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a865191856561074e8491c55b6b5fe7c0">SPI_SSCTL_SSINAIEN_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SSINAIEN_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09377">M471M_R1_S.h:9377</a></div></div>
<div class="ttc" id="system___m471_m___r1___s_8h_html_a37c1644396b5996e92902bbf2dfc3ec5"><div class="ttname"><a href="system___m471_m___r1___s_8h.html#a37c1644396b5996e92902bbf2dfc3ec5">__HXT</a></div><div class="ttdeci">#define __HXT</div><div class="ttdef"><b>Definition:</b> <a href="system___m471_m___r1___s_8h_source.html#l00031">system_M471M_R1_S.h:31</a></div></div>
<div class="ttc" id="struct_s_p_i___t_html_a4af14c012bab1f4978af2ced01bb3ea7"><div class="ttname"><a href="struct_s_p_i___t.html#a4af14c012bab1f4978af2ced01bb3ea7">SPI_T::CTL</a></div><div class="ttdeci">__IO uint32_t CTL</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09280">M471M_R1_S.h:9280</a></div></div>
<div class="ttc" id="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_gad24730b98692770b64d05dc6449e1acb"><div class="ttname"><a href="group___c_l_k___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#gad24730b98692770b64d05dc6449e1acb">CLK_CLKSEL2_SPI1SEL_HXT</a></div><div class="ttdeci">#define CLK_CLKSEL2_SPI1SEL_HXT</div><div class="ttdef"><b>Definition:</b> <a href="clk_8h_source.html#l00124">clk.h:124</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_gae3a43e332cf4de4b416980eeab502d07"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#gae3a43e332cf4de4b416980eeab502d07">SPI_GetBusClock</a></div><div class="ttdeci">uint32_t SPI_GetBusClock(SPI_T *spi)</div><div class="ttdoc">Get the actual frequency of SPI bus clock. Only available in Master mode.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00380">spi.c:380</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s_html_ga9a940aff92ace0c8bef541a57964ef74"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___c_o_n_s_t_a_n_t_s.html#ga9a940aff92ace0c8bef541a57964ef74">SPI_TXRX_RESET_MASK</a></div><div class="ttdeci">#define SPI_TXRX_RESET_MASK</div><div class="ttdef"><b>Definition:</b> <a href="spi_8h_source.html#l00065">spi.h:65</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a10c26927147136d20f215ca6705ac26b"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a10c26927147136d20f215ca6705ac26b">SPI_STATUS_SSACTIF_Msk</a></div><div class="ttdeci">#define SPI_STATUS_SSACTIF_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09434">M471M_R1_S.h:9434</a></div></div>
<div class="ttc" id="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s_html_ga0450c2c279d9f5254f172d3a6fd7f47b"><div class="ttname"><a href="group___s_p_i___e_x_p_o_r_t_e_d___f_u_n_c_t_i_o_n_s.html#ga0450c2c279d9f5254f172d3a6fd7f47b">SPI_DisableInt</a></div><div class="ttdeci">void SPI_DisableInt(SPI_T *spi, uint32_t u32Mask)</div><div class="ttdoc">Disable interrupt function.</div><div class="ttdef"><b>Definition:</b> <a href="spi_8c_source.html#l00520">spi.c:520</a></div></div>
<div class="ttc" id="_m471_m___r1___s_8h_html_a06fc0c282f85d41ed22e243e67120abc"><div class="ttname"><a href="_m471_m___r1___s_8h.html#a06fc0c282f85d41ed22e243e67120abc">SPI_SSCTL_SSACTPOL_Msk</a></div><div class="ttdeci">#define SPI_SSCTL_SSACTPOL_Msk</div><div class="ttdef"><b>Definition:</b> <a href="_m471_m___r1___s_8h_source.html#l09353">M471M_R1_S.h:9353</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jul 6 2020 17:24:13 for M471M/R1/S BSP by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
