#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:26 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 19 16:19:51 2016
# Process ID: 7062
# Current directory: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/design_1_SPI_Master_0_0_synth_1
# Command line: vivado -log design_1_SPI_Master_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_SPI_Master_0_0.tcl
# Log file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/design_1_SPI_Master_0_0_synth_1/design_1_SPI_Master_0_0.vds
# Journal file: /home/stefan/Dropbox/ROB_ELEC/FPGA/PWM/PWM.runs/design_1_SPI_Master_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_SPI_Master_0_0.tcl -notrace
