

================================================================
== Vivado HLS Report for 'Mem2Stream_Batch'
================================================================
* Date:           Wed Jan 27 05:57:13 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_0_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Mem2Stream_fu_62            |Mem2Stream            |      649|      649| 6.490 us | 6.490 us |  649|  649|   none  |
        |grp_Mem2Stream_16u_80u_s_fu_72  |Mem2Stream_16u_80u_s  |       49|       49| 0.490 us | 0.490 us |   49|   49|   none  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?| 51 ~ 651 |          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.81>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%rep_2 = alloca i32"   --->   Operation 5 'alloca' 'rep_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%numReps_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %numReps)" [/workspace/finn-hlslib/dma.h:161]   --->   Operation 6 'read' 'numReps_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_V_offset)" [/workspace/finn-hlslib/dma.h:161]   --->   Operation 7 'read' 'in_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_V_offset1 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %in_V_offset_read, i32 1, i32 63)" [/workspace/finn-hlslib/dma.h:161]   --->   Operation 8 'partselect' 'in_V_offset1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_V_V, [5 x i8]* @p_str6, i32 1, i32 1, [5 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str4, [6 x i8]* @p_str5, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.81ns)   --->   "store i32 0, i32* %rep_2" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 11 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "br label %.backedge" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.04>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%rep_2_load = load i32* %rep_2" [/workspace/finn-hlslib/dma.h:171]   --->   Operation 13 'load' 'rep_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (2.47ns)   --->   "%icmp_ln166 = icmp eq i32 %rep_2_load, %numReps_read" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 14 'icmp' 'icmp_ln166' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln166, label %4, label %1" [/workspace/finn-hlslib/dma.h:166]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (2.55ns)   --->   "%repsLeft = sub i32 %numReps_read, %rep_2_load" [/workspace/finn-hlslib/dma.h:167]   --->   Operation 16 'sub' 'repsLeft' <Predicate = (!icmp_ln166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln167 = trunc i32 %repsLeft to i4" [/workspace/finn-hlslib/dma.h:167]   --->   Operation 17 'trunc' 'trunc_ln167' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "%icmp_ln168 = icmp eq i4 %trunc_ln167, 0" [/workspace/finn-hlslib/dma.h:168]   --->   Operation 18 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln166)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node add_ln170)   --->   "%shl_ln170 = shl i32 %rep_2_load, 5" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 19 'shl' 'shl_ln170' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node add_ln170)   --->   "%shl_ln170_1 = shl i32 %rep_2_load, 3" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 20 'shl' 'shl_ln170_1' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln170 = add i32 %shl_ln170, %shl_ln170_1" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 21 'add' 'add_ln170' <Predicate = (!icmp_ln166)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln168, label %2, label %3" [/workspace/finn-hlslib/dma.h:168]   --->   Operation 22 'br' <Predicate = (!icmp_ln166)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.49ns)   --->   "call fastcc void @"Mem2Stream<16u, 80u>"(i16* %in_V, i63 %in_V_offset1, i32 %add_ln170, i16* %out_V_V)" [/workspace/finn-hlslib/dma.h:174]   --->   Operation 23 'call' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 24 [1/1] (2.55ns)   --->   "%rep_3 = add i32 %rep_2_load, 1" [/workspace/finn-hlslib/dma.h:175]   --->   Operation 24 'add' 'rep_3' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.81ns)   --->   "store i32 %rep_3, i32* %rep_2" [/workspace/finn-hlslib/dma.h:175]   --->   Operation 25 'store' <Predicate = (!icmp_ln166 & !icmp_ln168)> <Delay = 1.81>
ST_2 : Operation 26 [2/2] (3.49ns)   --->   "call fastcc void @Mem2Stream(i16* %in_V, i63 %in_V_offset1, i32 %add_ln170, i16* %out_V_V)" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 26 'call' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 3.49> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%rep = add i32 %rep_2_load, 16" [/workspace/finn-hlslib/dma.h:171]   --->   Operation 27 'add' 'rep' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.81ns)   --->   "store i32 %rep, i32* %rep_2" [/workspace/finn-hlslib/dma.h:172]   --->   Operation 28 'store' <Predicate = (!icmp_ln166 & icmp_ln168)> <Delay = 1.81>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 29 [1/2] (8.75ns)   --->   "call fastcc void @"Mem2Stream<16u, 80u>"(i16* %in_V, i63 %in_V_offset1, i32 %add_ln170, i16* %out_V_V)" [/workspace/finn-hlslib/dma.h:174]   --->   Operation 29 'call' <Predicate = (!icmp_ln168)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.backedge.backedge"   --->   Operation 30 'br' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (8.75ns)   --->   "call fastcc void @Mem2Stream(i16* %in_V, i63 %in_V_offset1, i32 %add_ln170, i16* %out_V_V)" [/workspace/finn-hlslib/dma.h:170]   --->   Operation 31 'call' <Predicate = (icmp_ln168)> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br label %.backedge.backedge" [/workspace/finn-hlslib/dma.h:172]   --->   Operation 32 'br' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.backedge"   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/dma.h:178]   --->   Operation 34 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ numReps]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rep_2             (alloca       ) [ 01110]
numReps_read      (read         ) [ 00110]
in_V_offset_read  (read         ) [ 00000]
in_V_offset1      (partselect   ) [ 00110]
specinterface_ln0 (specinterface) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
store_ln166       (store        ) [ 00000]
br_ln166          (br           ) [ 00000]
rep_2_load        (load         ) [ 00000]
icmp_ln166        (icmp         ) [ 00110]
br_ln166          (br           ) [ 00000]
repsLeft          (sub          ) [ 00000]
trunc_ln167       (trunc        ) [ 00000]
icmp_ln168        (icmp         ) [ 00110]
shl_ln170         (shl          ) [ 00000]
shl_ln170_1       (shl          ) [ 00000]
add_ln170         (add          ) [ 00010]
br_ln168          (br           ) [ 00000]
rep_3             (add          ) [ 00000]
store_ln175       (store        ) [ 00000]
rep               (add          ) [ 00000]
store_ln172       (store        ) [ 00000]
call_ln174        (call         ) [ 00000]
br_ln0            (br           ) [ 00000]
call_ln170        (call         ) [ 00000]
br_ln172          (br           ) [ 00000]
br_ln0            (br           ) [ 00000]
ret_ln178         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_V_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="numReps">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numReps"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream<16u, 80u>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mem2Stream"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="rep_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rep_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="numReps_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numReps_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="in_V_offset_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="64" slack="0"/>
<pin id="58" dir="0" index="1" bw="64" slack="0"/>
<pin id="59" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_offset_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_Mem2Stream_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="0" index="2" bw="63" slack="1"/>
<pin id="66" dir="0" index="3" bw="32" slack="0"/>
<pin id="67" dir="0" index="4" bw="16" slack="0"/>
<pin id="68" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_Mem2Stream_16u_80u_s_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="16" slack="0"/>
<pin id="75" dir="0" index="2" bw="63" slack="1"/>
<pin id="76" dir="0" index="3" bw="32" slack="0"/>
<pin id="77" dir="0" index="4" bw="16" slack="0"/>
<pin id="78" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="in_V_offset1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="63" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="0" index="3" bw="7" slack="0"/>
<pin id="87" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="in_V_offset1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="store_ln166_store_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln166/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="rep_2_load_load_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rep_2_load/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="icmp_ln166_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="1"/>
<pin id="103" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln166/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="repsLeft_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="32" slack="0"/>
<pin id="108" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="repsLeft/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="trunc_ln167_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln167/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln168_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="shl_ln170_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="shl_ln170_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="3" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln170_1/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln170_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln170/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="rep_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep_3/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln175_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="1"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln175/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="rep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="6" slack="0"/>
<pin id="154" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="rep/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln172_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="1"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln172/2 "/>
</bind>
</comp>

<comp id="162" class="1005" name="rep_2_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="rep_2 "/>
</bind>
</comp>

<comp id="170" class="1005" name="numReps_read_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="numReps_read "/>
</bind>
</comp>

<comp id="176" class="1005" name="in_V_offset1_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="63" slack="1"/>
<pin id="178" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_V_offset1 "/>
</bind>
</comp>

<comp id="185" class="1005" name="icmp_ln168_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln168 "/>
</bind>
</comp>

<comp id="189" class="1005" name="add_ln170_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln170 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="69"><net_src comp="44" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="62" pin=4"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="72" pin=4"/></net>

<net id="88"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="56" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="97" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="97" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="113"><net_src comp="105" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="97" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="38" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="97" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="120" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="138"><net_src comp="132" pin="2"/><net_sink comp="72" pin=3"/></net>

<net id="139"><net_src comp="132" pin="2"/><net_sink comp="62" pin=3"/></net>

<net id="144"><net_src comp="97" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="140" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="155"><net_src comp="97" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="46" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="166"><net_src comp="162" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="167"><net_src comp="162" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="168"><net_src comp="162" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="169"><net_src comp="162" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="50" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="179"><net_src comp="82" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="188"><net_src comp="114" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="132" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="72" pin=3"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="62" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {2 3 }
 - Input state : 
	Port: Mem2Stream_Batch : in_V | {2 3 }
	Port: Mem2Stream_Batch : in_V_offset | {1 }
	Port: Mem2Stream_Batch : numReps | {1 }
  - Chain level:
	State 1
		store_ln166 : 1
	State 2
		icmp_ln166 : 1
		br_ln166 : 2
		repsLeft : 1
		trunc_ln167 : 2
		icmp_ln168 : 3
		shl_ln170 : 1
		shl_ln170_1 : 1
		add_ln170 : 1
		br_ln168 : 4
		call_ln174 : 2
		rep_3 : 1
		store_ln175 : 2
		call_ln170 : 2
		rep : 1
		store_ln172 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   call   |      grp_Mem2Stream_fu_62      |    37   |    97   |
|          | grp_Mem2Stream_16u_80u_s_fu_72 |    29   |    96   |
|----------|--------------------------------|---------|---------|
|          |        add_ln170_fu_132        |    0    |    39   |
|    add   |          rep_3_fu_140          |    0    |    39   |
|          |           rep_fu_151           |    0    |    39   |
|----------|--------------------------------|---------|---------|
|    sub   |         repsLeft_fu_105        |    0    |    39   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln166_fu_100       |    0    |    18   |
|          |        icmp_ln168_fu_114       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|   read   |     numReps_read_read_fu_50    |    0    |    0    |
|          |   in_V_offset_read_read_fu_56  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|       in_V_offset1_fu_82       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |       trunc_ln167_fu_110       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    shl   |        shl_ln170_fu_120        |    0    |    0    |
|          |       shl_ln170_1_fu_126       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    66   |   376   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  add_ln170_reg_189 |   32   |
| icmp_ln168_reg_185 |    1   |
|in_V_offset1_reg_176|   63   |
|numReps_read_reg_170|   32   |
|    rep_2_reg_162   |   32   |
+--------------------+--------+
|        Total       |   160  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
|      grp_Mem2Stream_fu_62      |  p3  |   2  |  32  |   64   ||    9    |
| grp_Mem2Stream_16u_80u_s_fu_72 |  p3  |   2  |  32  |   64   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |   128  ||  3.538  ||    18   |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   66   |   376  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   160  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   226  |   394  |
+-----------+--------+--------+--------+
