[
    {
        "age": null,
        "album": "",
        "author": "/u/superkoning",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-01T20:35:12.509501+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-01T20:33:30+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l0z416/5_riscv_sbc_group_test_by_explainingcomputers/\"> <img src=\"https://external-preview.redd.it/fCuFe2BDjcyTqiZma1dRMdS2lsbnnf55cYbJikcn5OM.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=e67d96a7dae266b4052b2bce77c4569390b85dc7\" alt=\"5 RISC-V SBC Group Test, by ExplainingComputers\" title=\"5 RISC-V SBC Group Test, by ExplainingComputers\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>ExplainingComputers, with &quot;RISC-V SBC group test, featuring the Orange Pi RV2, the Banana Pi BPI-F3, the Milk-V Jupiter, the Sipeed Lichee Pi 3A, and the StarFive VisionFive 2. Tests include Geekbench, SilverBench, GIMP lava filter, storage speed, power use, and YouTube playback.&quot;</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/superkoning\"> /u/superkoning </a> <br/> <span><a href=\"https://www.youtube.com/watch?v=N7EIB8bDLLU\">[link]</a></span> &#32; <span><a href=\"https://www.reddit",
        "id": 2823816,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l0z416/5_riscv_sbc_group_test_by_explainingcomputers",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/fCuFe2BDjcyTqiZma1dRMdS2lsbnnf55cYbJikcn5OM.jpg?width=320&crop=smart&auto=webp&s=e67d96a7dae266b4052b2bce77c4569390b85dc7",
        "title": "5 RISC-V SBC Group Test, by ExplainingComputers",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/brh_hackerman",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-01T14:03:42.716535+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-01T13:24:20+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l0ovyu/custom_core_compliance_riscof/\"> <img src=\"https://b.thumbs.redditmedia.com/87sHna_iSrrf-s3cMAMC6BJJdi_ukYUdQMCvBizCNOA.jpg\" alt=\"Custom Core Compliance (RISCOF)\" title=\"Custom Core Compliance (RISCOF)\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Hello all, Hope you&#39;re having a good weekend.</p> <p>I&#39;ve been working on a custom single cycle core, and before writing software for it, I wanted to make sure that it was compliant with the RV32I non privileged specs.</p> <p>To so so, I&#39;m using RISCOF.</p> <p>After some (painfully long) tinkering, the test build, test runs and signature comparison works.</p> <p><strong>Problem :</strong></p> <p>All the tests are failing (only 3 passes) ...</p> <p><a href=\"https://preview.redd.it/bi6kijpncb4f1.png?width=1081&amp;format=png&amp;auto=webp&amp;s=c21e48e3fb793265a89c9c80ad122e7cf451a76c\">https://preview.redd.it/bi6kijpncb4f1.png?width=1081&amp;format=png",
        "id": 2821663,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l0ovyu/custom_core_compliance_riscof",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://b.thumbs.redditmedia.com/87sHna_iSrrf-s3cMAMC6BJJdi_ukYUdQMCvBizCNOA.jpg",
        "title": "Custom Core Compliance (RISCOF)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/JRepin",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-01T12:58:41.675900+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-01T12:45:39+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l0o3nt/kde_frameworks_614_adds_riscv_assembly_language/\"> <img src=\"https://external-preview.redd.it/kGC2fMnWCpvF0AE0e0E3cd5yDsxWZ1n3_paN6UagQiE.jpg?width=640&amp;crop=smart&amp;auto=webp&amp;s=505ad6e4c529686b12a7646aceda3bc53037adb0\" alt=\"KDE Frameworks 6.14 adds RISC-V assembly language syntax highlighting support for Kate editor, KDevelop, Qt Creator\" title=\"KDE Frameworks 6.14 adds RISC-V assembly language syntax highlighting support for Kate editor, KDevelop, Qt Creator\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/JRepin\"> /u/JRepin </a> <br/> <span><a href=\"https://invent.kde.org/frameworks/syntax-highlighting/-/merge_requests/694\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1l0o3nt/kde_frameworks_614_adds_riscv_assembly_language/\">[comments]</a></span> </td></tr></table>",
        "id": 2821299,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l0o3nt/kde_frameworks_614_adds_riscv_assembly_language",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/kGC2fMnWCpvF0AE0e0E3cd5yDsxWZ1n3_paN6UagQiE.jpg?width=640&crop=smart&auto=webp&s=505ad6e4c529686b12a7646aceda3bc53037adb0",
        "title": "KDE Frameworks 6.14 adds RISC-V assembly language syntax highlighting support for Kate editor, KDevelop, Qt Creator",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/fullgrid",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-01T09:25:43.904173+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-01T08:26:17+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1l0jyws/esp32p4_hmi_boards_from_waveshare/\"> <img src=\"https://external-preview.redd.it/nMwu0HclfZnscOmIlFmRxMuez64IWFl1hvNBsctMtgQ.jpg?width=320&amp;crop=smart&amp;auto=webp&amp;s=d27160e86e2979118dd804136d5683c97c0fb203\" alt=\"ESP32-P4 HMI boards from Waveshare\" title=\"ESP32-P4 HMI boards from Waveshare\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>Covered by</p> <ul> <li><a href=\"https://linuxgizmos.com/touchscreen-smart-box-based-on-esp32-p4-with-wi-fi-6-or-ethernet/\">https://linuxgizmos.com/touchscreen-smart-box-based-on-esp32-p4-with-wi-fi-6-or-ethernet/</a></li> <li><a href=\"https://www.cnx-software.com/2025/06/01/esp32-p4-development-board-features-3-4-inch-or-4-inch-round-ips-touchscreen-display/\">https://www.cnx-software.com/2025/06/01/esp32-p4-development-board-features-3-4-inch-or-4-inch-round-ips-touchscreen-display/</a></li> </ul> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.red",
        "id": 2820201,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1l0jyws/esp32p4_hmi_boards_from_waveshare",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/nMwu0HclfZnscOmIlFmRxMuez64IWFl1hvNBsctMtgQ.jpg?width=320&crop=smart&auto=webp&s=d27160e86e2979118dd804136d5683c97c0fb203",
        "title": "ESP32-P4 HMI boards from Waveshare",
        "vote": 0
    }
]