{"status": "active", "external_homepage": "http://rtucrexecutionu.sourceforge.net", "developers": [{"url": "http://sourceforge.net/u/diegovalverde/", "username": "diegovalverde", "name": "Diego"}], "screenshots": [], "name": "RTMP", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2008-02-07", "url": "http://sourceforge.net/p/rtucrexecutionu/", "socialnetworks": [], "short_description": "Ray Tracing micro-processor RTMP. Features: * Programmable pixel shaders. * SIMD 32-bit ALU. * Hardware support for Octree scene traversal. * Ray intersection cache. * Support for mutiple instances of RTMP working concurrently.", "moved_to_url": "", "shortname": "rtucrexecutionu", "_id": "516302a5e88f3d0ab911e302", "tools": [{"mount_point": "files", "name": "files", "label": "Files"}, {"sourceforge_group_id": 216872, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "bugs", "name": "tickets", "label": "Bugs"}, {"mount_point": "news", "name": "blog", "label": "News"}, {"mount_point": "code", "name": "cvs", "label": "Code"}, {"mount_point": "mailman", "name": "mailman", "label": "Mailing Lists"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "", "categories": {"developmentstatus": [{"fullpath": "Development Status :: 2 - Pre-Alpha", "shortname": "prealpha", "fullname": "2 - Pre-Alpha", "id": 8}], "topic": [{"fullpath": "Topic :: System :: Hardware :: Mainframes", "shortname": "mainframe", "fullname": "Mainframes", "id": 313}, {"fullpath": "Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)", "shortname": "eda", "fullname": "Electronic Design Automation (EDA)", "id": 246}], "language": [{"fullpath": "Programming Language :: VHDL/Verilog", "shortname": "vhdl_verilog", "fullname": "VHDL/Verilog", "id": 551}], "license": [{"fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 2.0 (GPLv2)", "shortname": "gpl", "fullname": "GNU General Public License version 2.0 (GPLv2)", "id": 15}], "database": [], "environment": [], "audience": [{"fullpath": "Intended Audience :: by Industry or Sector :: Education", "shortname": "education", "fullname": "Education", "id": 360}, {"fullpath": "Intended Audience :: by End-User Class :: Developers", "shortname": "developers", "fullname": "Developers", "id": 3}], "translation": [{"fullpath": "Translations :: Spanish", "shortname": "spanish", "fullname": "Spanish", "id": 277}], "os": []}}
