module pipeEM(input logic clk,input logic [31:0] ALUResultE,WriteDataE, output logic [31:0] ALUOutM,WriteDataM);

	always_ff @(posedge clk)
		ALUResultE <= ALUOutM;
		WriteDataE <= WriteDataM;
endmodule
