// Seed: 3050557013
module module_0 ();
  logic id_1[(  1  ) : 1];
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd29,
    parameter id_7 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7
);
  inout wire _id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire [1 : id_4] id_8[-1 : {  id_7  {  id_4  }  }];
  logic id_9;
  assign id_4 = id_2;
  wire id_10;
  logic id_11, id_12;
  always begin : LABEL_0
    if (1) id_9 = id_7;
  end
  wire id_13;
  module_0 modCall_1 ();
endmodule
