Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 04:36:28 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_73/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.081        0.000                      0                 1233        0.017        0.000                      0                 1233        2.103        0.000                       0                  1214  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.379}        4.757           210.217         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.081        0.000                      0                 1233        0.017        0.000                      0                 1233        2.103        0.000                       0                  1214  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.103ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 genblk1[44].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.757ns  (vclock rise@4.757ns - vclock rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 2.350ns (52.584%)  route 2.119ns (47.416%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.320ns = ( 7.077 - 4.757 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.888ns (routing 0.958ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.664ns (routing 0.871ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.888     2.834    genblk1[44].reg_in/clk_IBUF_BUFG
    SLICE_X107Y488       FDRE                                         r  genblk1[44].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y488       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.913 r  genblk1[44].reg_in/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.220     3.133    conv/mul24/O45[0]
    SLICE_X107Y488       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     3.339 r  conv/mul24/reg_out_reg[8]_i_250/O[4]
                         net (fo=2, routed)           0.140     3.479    conv/add000072/out0_2[4]
    SLICE_X107Y490       LUT2 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.601 r  conv/add000072/reg_out[8]_i_373/O
                         net (fo=1, routed)           0.025     3.626    conv/add000072/reg_out[8]_i_373_n_0
    SLICE_X107Y490       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     3.810 r  conv/add000072/reg_out_reg[8]_i_249/O[5]
                         net (fo=2, routed)           0.163     3.973    conv/add000072/reg_out_reg[8]_i_249_n_10
    SLICE_X107Y492       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     4.123 r  conv/add000072/reg_out[8]_i_252/O
                         net (fo=1, routed)           0.016     4.139    conv/add000072/reg_out[8]_i_252_n_0
    SLICE_X107Y492       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.256 r  conv/add000072/reg_out_reg[8]_i_144/CO[7]
                         net (fo=1, routed)           0.026     4.282    conv/add000072/reg_out_reg[8]_i_144_n_0
    SLICE_X107Y493       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.338 r  conv/add000072/reg_out_reg[21]_i_213/O[0]
                         net (fo=2, routed)           0.153     4.491    conv/add000072/reg_out_reg[21]_i_213_n_15
    SLICE_X106Y493       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     4.639 r  conv/add000072/reg_out[16]_i_116/O
                         net (fo=1, routed)           0.009     4.648    conv/add000072/reg_out[16]_i_116_n_0
    SLICE_X106Y493       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     4.881 r  conv/add000072/reg_out_reg[16]_i_78/O[5]
                         net (fo=1, routed)           0.180     5.061    conv/add000072/reg_out_reg[16]_i_78_n_10
    SLICE_X105Y492       LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.158 r  conv/add000072/reg_out[16]_i_60/O
                         net (fo=1, routed)           0.011     5.169    conv/add000072/reg_out[16]_i_60_n_0
    SLICE_X105Y492       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.324 r  conv/add000072/reg_out_reg[16]_i_39/CO[7]
                         net (fo=1, routed)           0.026     5.350    conv/add000072/reg_out_reg[16]_i_39_n_0
    SLICE_X105Y493       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.406 r  conv/add000072/reg_out_reg[21]_i_35/O[0]
                         net (fo=1, routed)           0.285     5.691    conv/add000072/reg_out_reg[21]_i_35_n_15
    SLICE_X104Y486       LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     5.791 r  conv/add000072/reg_out[21]_i_21/O
                         net (fo=1, routed)           0.013     5.804    conv/add000072/reg_out[21]_i_21_n_0
    SLICE_X104Y486       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[1])
                                                      0.096     5.900 r  conv/add000072/reg_out_reg[21]_i_10/O[1]
                         net (fo=2, routed)           0.270     6.170    conv/add000072/reg_out_reg[21]_i_10_n_14
    SLICE_X105Y485       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     6.206 r  conv/add000072/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.009     6.215    conv/add000072/reg_out[21]_i_14_n_0
    SLICE_X105Y485       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.200     6.415 r  conv/add000072/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.136     6.551    conv/add000068/reg_out_reg[21]_0[0]
    SLICE_X105Y488       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     6.650 r  conv/add000068/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.659    conv/add000072/reg_out_reg[21]_0[0]
    SLICE_X105Y488       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.839 r  conv/add000072/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.204     7.043    reg_out/a[20]
    SLICE_X101Y488       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     7.079 r  reg_out/reg_out[21]_i_1/O
                         net (fo=20, routed)          0.224     7.303    reg_out/reg_out[21]_i_1_n_0
    SLICE_X100Y488       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.757     4.757 r  
    AP13                                              0.000     4.757 r  clk (IN)
                         net (fo=0)                   0.000     4.757    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.102 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.102    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.102 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.389    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.413 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.664     7.077    reg_out/clk_IBUF_BUFG
    SLICE_X100Y488       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.417     7.493    
                         clock uncertainty           -0.035     7.458    
    SLICE_X100Y488       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     7.384    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  0.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 demux/genblk1[87].z_reg[87][1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Destination:            genblk1[87].reg_in/reg_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.378ns period=4.757ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.688ns (routing 0.871ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.912ns (routing 0.958ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.688     2.344    demux/clk_IBUF_BUFG
    SLICE_X110Y482       FDRE                                         r  demux/genblk1[87].z_reg[87][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y482       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.402 r  demux/genblk1[87].z_reg[87][1]/Q
                         net (fo=1, routed)           0.117     2.519    genblk1[87].reg_in/D[1]
    SLICE_X109Y480       FDRE                                         r  genblk1[87].reg_in/reg_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=1213, routed)        1.912     2.858    genblk1[87].reg_in/clk_IBUF_BUFG
    SLICE_X109Y480       FDRE                                         r  genblk1[87].reg_in/reg_out_reg[1]/C
                         clock pessimism             -0.416     2.442    
    SLICE_X109Y480       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.502    genblk1[87].reg_in/reg_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.017    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.379 }
Period(ns):         4.757
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.757       3.467      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.378       2.103      SLICE_X110Y490  demux/genblk1[53].z_reg[53][3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.378       2.103      SLICE_X110Y492  genblk1[56].reg_in/reg_out_reg[3]/C



