<!doctype html>
<html>
<head>
<title>LOCK (XMPU_DDR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___xmpu_ddr.html")>XMPU_DDR Module</a> &gt; LOCK (XMPU_DDR) Register</p><h1>LOCK (XMPU_DDR) Register</h1>
<h2>LOCK (XMPU_DDR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>LOCK</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD000020 (DDR_XMPU0_CFG)<br/>0x00FD010020 (DDR_XMPU1_CFG)<br/>0x00FD020020 (DDR_XMPU2_CFG)<br/>0x00FD030020 (DDR_XMPU3_CFG)<br/>0x00FD040020 (DDR_XMPU4_CFG)<br/>0x00FD050020 (DDR_XMPU5_CFG)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder> 1</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">rw<span class="tooltiptext">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Register Write Lock.</td></tr>
</table>
<p>All register writes must be done by a secure bus master as defined by TrustZone. The write lock prevents the secure master from writing to all registers except the status registers: ISR, IMR, IEN and IDS. Note: all XMPU registers are readable by secure bus masters. Note: regardless of the LOCK [RegWrDis] setting, the status registers are always writeable by secure and non-secure bus masters.</p>
<h2>LOCK (XMPU_DDR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>RegWrDis</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Register Write Disable. Applies to all registers except ISR, IMR, IEN and IDS.<br/>0: read/write allowed.<br/>1: read-only.<br/>Once this bit is set, it can only be cleared by an DDR_XMPU reset.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>