/* File autogenerated with svd2groov */
#pragma once

#include <groov/groov.hpp>
#include <stm32/stm32f746/registers/can.hpp>

namespace stm32::stm32f746 {

namespace canx {
  using mcr_tt = regs::can_mcr_v1_tt;
  using msr_tt = regs::can_msr_v1_tt;
  using tsr_tt = regs::can_tsr_v1_tt;
  using rf0r_tt = regs::can_rf0r_v1_tt;
  using rf1r_tt = regs::can_rf1r_v1_tt;
  using ier_tt = regs::can_ier_v1_tt;
  using esr_tt = regs::can_esr_v1_tt;
  using btr_tt = regs::can_btr_v1_tt;
  using ti0r_tt = regs::can_ti0r_v1_tt;
  using tdt0r_tt = regs::can_tdt0r_v1_tt;
  using tdl0r_tt = regs::can_tdl0r_v1_tt;
  using tdh0r_tt = regs::can_tdh0r_v1_tt;
  using ti1r_tt = regs::can_ti1r_v1_tt;
  using tdt1r_tt = regs::can_tdt1r_v1_tt;
  using tdl1r_tt = regs::can_tdl1r_v1_tt;
  using tdh1r_tt = regs::can_tdh1r_v1_tt;
  using ti2r_tt = regs::can_ti2r_v1_tt;
  using tdt2r_tt = regs::can_tdt2r_v1_tt;
  using tdl2r_tt = regs::can_tdl2r_v1_tt;
  using tdh2r_tt = regs::can_tdh2r_v1_tt;
  using ri0r_tt = regs::can_ri0r_v1_tt;
  using rdt0r_tt = regs::can_rdt0r_v1_tt;
  using rdl0r_tt = regs::can_rdl0r_v1_tt;
  using rdh0r_tt = regs::can_rdh0r_v1_tt;
  using ri1r_tt = regs::can_ri1r_v1_tt;
  using rdt1r_tt = regs::can_rdt1r_v1_tt;
  using rdl1r_tt = regs::can_rdl1r_v1_tt;
  using rdh1r_tt = regs::can_rdh1r_v1_tt;
  using fmr_tt = regs::can_fmr_v1_tt;
  using fm1r_tt = regs::can_fm1r_v1_tt;
  using fs1r_tt = regs::can_fs1r_v1_tt;
  using ffa1r_tt = regs::can_ffa1r_v1_tt;
  using fa1r_tt = regs::can_fa1r_v1_tt;
  using f0r1_tt = regs::can_f0r1_v1_tt;
  using f0r2_tt = regs::can_f0r2_v1_tt;
  using f1r1_tt = regs::can_f1r1_v1_tt;
  using f1r2_tt = regs::can_f1r2_v1_tt;
  using f2r1_tt = regs::can_f2r1_v1_tt;
  using f2r2_tt = regs::can_f2r2_v1_tt;
  using f3r1_tt = regs::can_f3r1_v1_tt;
  using f3r2_tt = regs::can_f3r2_v1_tt;
  using f4r1_tt = regs::can_f4r1_v1_tt;
  using f4r2_tt = regs::can_f4r2_v1_tt;
  using f5r1_tt = regs::can_f5r1_v1_tt;
  using f5r2_tt = regs::can_f5r2_v1_tt;
  using f6r1_tt = regs::can_f6r1_v1_tt;
  using f6r2_tt = regs::can_f6r2_v1_tt;
  using f7r1_tt = regs::can_f7r1_v1_tt;
  using f7r2_tt = regs::can_f7r2_v1_tt;
  using f8r1_tt = regs::can_f8r1_v1_tt;
  using f8r2_tt = regs::can_f8r2_v1_tt;
  using f9r1_tt = regs::can_f9r1_v1_tt;
  using f9r2_tt = regs::can_f9r2_v1_tt;
  using f10r1_tt = regs::can_f10r1_v1_tt;
  using f10r2_tt = regs::can_f10r2_v1_tt;
  using f11r1_tt = regs::can_f11r1_v1_tt;
  using f11r2_tt = regs::can_f11r2_v1_tt;
  using f12r1_tt = regs::can_f12r1_v1_tt;
  using f12r2_tt = regs::can_f12r2_v1_tt;
  using f13r1_tt = regs::can_f13r1_v1_tt;
  using f13r2_tt = regs::can_f13r2_v1_tt;
  using f14r1_tt = regs::can_f14r1_v1_tt;
  using f14r2_tt = regs::can_f14r2_v1_tt;
  using f15r1_tt = regs::can_f15r1_v1_tt;
  using f15r2_tt = regs::can_f15r2_v1_tt;
  using f16r1_tt = regs::can_f16r1_v1_tt;
  using f16r2_tt = regs::can_f16r2_v1_tt;
  using f17r1_tt = regs::can_f17r1_v1_tt;
  using f17r2_tt = regs::can_f17r2_v1_tt;
  using f18r1_tt = regs::can_f18r1_v1_tt;
  using f18r2_tt = regs::can_f18r2_v1_tt;
  using f19r1_tt = regs::can_f19r1_v1_tt;
  using f19r2_tt = regs::can_f19r2_v1_tt;
  using f20r1_tt = regs::can_f20r1_v1_tt;
  using f20r2_tt = regs::can_f20r2_v1_tt;
  using f21r1_tt = regs::can_f21r1_v1_tt;
  using f21r2_tt = regs::can_f21r2_v1_tt;
  using f22r1_tt = regs::can_f22r1_v1_tt;
  using f22r2_tt = regs::can_f22r2_v1_tt;
  using f23r1_tt = regs::can_f23r1_v1_tt;
  using f23r2_tt = regs::can_f23r2_v1_tt;
  using f24r1_tt = regs::can_f24r1_v1_tt;
  using f24r2_tt = regs::can_f24r2_v1_tt;
  using f25r1_tt = regs::can_f25r1_v1_tt;
  using f25r2_tt = regs::can_f25r2_v1_tt;
  using f26r1_tt = regs::can_f26r1_v1_tt;
  using f26r2_tt = regs::can_f26r2_v1_tt;
  using f27r1_tt = regs::can_f27r1_v1_tt;
  using f27r2_tt = regs::can_f27r2_v1_tt;

  template <stdx::ct_string name, std::uint32_t baseaddress>
  using canx_t =
    groov::group<name,
                 groov::mmio_bus<>,
                 mcr_tt<"mcr", baseaddress, 0x0>,
                 msr_tt<"msr", baseaddress, 0x4>,
                 tsr_tt<"tsr", baseaddress, 0x8>,
                 rf0r_tt<"rf0r", baseaddress, 0xc>,
                 rf1r_tt<"rf1r", baseaddress, 0x10>,
                 ier_tt<"ier", baseaddress, 0x14>,
                 esr_tt<"esr", baseaddress, 0x18>,
                 btr_tt<"btr", baseaddress, 0x1c>,
                 ti0r_tt<"ti0r", baseaddress, 0x180>,
                 tdt0r_tt<"tdt0r", baseaddress, 0x184>,
                 tdl0r_tt<"tdl0r", baseaddress, 0x188>,
                 tdh0r_tt<"tdh0r", baseaddress, 0x18c>,
                 ti1r_tt<"ti1r", baseaddress, 0x190>,
                 tdt1r_tt<"tdt1r", baseaddress, 0x194>,
                 tdl1r_tt<"tdl1r", baseaddress, 0x198>,
                 tdh1r_tt<"tdh1r", baseaddress, 0x19c>,
                 ti2r_tt<"ti2r", baseaddress, 0x1a0>,
                 tdt2r_tt<"tdt2r", baseaddress, 0x1a4>,
                 tdl2r_tt<"tdl2r", baseaddress, 0x1a8>,
                 tdh2r_tt<"tdh2r", baseaddress, 0x1ac>,
                 ri0r_tt<"ri0r", baseaddress, 0x1b0>,
                 rdt0r_tt<"rdt0r", baseaddress, 0x1b4>,
                 rdl0r_tt<"rdl0r", baseaddress, 0x1b8>,
                 rdh0r_tt<"rdh0r", baseaddress, 0x1bc>,
                 ri1r_tt<"ri1r", baseaddress, 0x1c0>,
                 rdt1r_tt<"rdt1r", baseaddress, 0x1c4>,
                 rdl1r_tt<"rdl1r", baseaddress, 0x1c8>,
                 rdh1r_tt<"rdh1r", baseaddress, 0x1cc>,
                 fmr_tt<"fmr", baseaddress, 0x200>,
                 fm1r_tt<"fm1r", baseaddress, 0x204>,
                 fs1r_tt<"fs1r", baseaddress, 0x20c>,
                 ffa1r_tt<"ffa1r", baseaddress, 0x214>,
                 fa1r_tt<"fa1r", baseaddress, 0x21c>,
                 f0r1_tt<"f0r1", baseaddress, 0x240>,
                 f0r2_tt<"f0r2", baseaddress, 0x244>,
                 f1r1_tt<"f1r1", baseaddress, 0x248>,
                 f1r2_tt<"f1r2", baseaddress, 0x24c>,
                 f2r1_tt<"f2r1", baseaddress, 0x250>,
                 f2r2_tt<"f2r2", baseaddress, 0x254>,
                 f3r1_tt<"f3r1", baseaddress, 0x258>,
                 f3r2_tt<"f3r2", baseaddress, 0x25c>,
                 f4r1_tt<"f4r1", baseaddress, 0x260>,
                 f4r2_tt<"f4r2", baseaddress, 0x264>,
                 f5r1_tt<"f5r1", baseaddress, 0x268>,
                 f5r2_tt<"f5r2", baseaddress, 0x26c>,
                 f6r1_tt<"f6r1", baseaddress, 0x270>,
                 f6r2_tt<"f6r2", baseaddress, 0x274>,
                 f7r1_tt<"f7r1", baseaddress, 0x278>,
                 f7r2_tt<"f7r2", baseaddress, 0x27c>,
                 f8r1_tt<"f8r1", baseaddress, 0x280>,
                 f8r2_tt<"f8r2", baseaddress, 0x284>,
                 f9r1_tt<"f9r1", baseaddress, 0x288>,
                 f9r2_tt<"f9r2", baseaddress, 0x28c>,
                 f10r1_tt<"f10r1", baseaddress, 0x290>,
                 f10r2_tt<"f10r2", baseaddress, 0x294>,
                 f11r1_tt<"f11r1", baseaddress, 0x298>,
                 f11r2_tt<"f11r2", baseaddress, 0x29c>,
                 f12r1_tt<"f12r1", baseaddress, 0x2a0>,
                 f12r2_tt<"f12r2", baseaddress, 0x2a4>,
                 f13r1_tt<"f13r1", baseaddress, 0x2a8>,
                 f13r2_tt<"f13r2", baseaddress, 0x2ac>,
                 f14r1_tt<"f14r1", baseaddress, 0x2b0>,
                 f14r2_tt<"f14r2", baseaddress, 0x2b4>,
                 f15r1_tt<"f15r1", baseaddress, 0x2b8>,
                 f15r2_tt<"f15r2", baseaddress, 0x2bc>,
                 f16r1_tt<"f16r1", baseaddress, 0x2c0>,
                 f16r2_tt<"f16r2", baseaddress, 0x2c4>,
                 f17r1_tt<"f17r1", baseaddress, 0x2c8>,
                 f17r2_tt<"f17r2", baseaddress, 0x2cc>,
                 f18r1_tt<"f18r1", baseaddress, 0x2d0>,
                 f18r2_tt<"f18r2", baseaddress, 0x2d4>,
                 f19r1_tt<"f19r1", baseaddress, 0x2d8>,
                 f19r2_tt<"f19r2", baseaddress, 0x2dc>,
                 f20r1_tt<"f20r1", baseaddress, 0x2e0>,
                 f20r2_tt<"f20r2", baseaddress, 0x2e4>,
                 f21r1_tt<"f21r1", baseaddress, 0x2e8>,
                 f21r2_tt<"f21r2", baseaddress, 0x2ec>,
                 f22r1_tt<"f22r1", baseaddress, 0x2f0>,
                 f22r2_tt<"f22r2", baseaddress, 0x2f4>,
                 f23r1_tt<"f23r1", baseaddress, 0x2f8>,
                 f23r2_tt<"f23r2", baseaddress, 0x2fc>,
                 f24r1_tt<"f24r1", baseaddress, 0x300>,
                 f24r2_tt<"f24r2", baseaddress, 0x304>,
                 f25r1_tt<"f25r1", baseaddress, 0x308>,
                 f25r2_tt<"f25r2", baseaddress, 0x30c>,
                 f26r1_tt<"f26r1", baseaddress, 0x310>,
                 f26r2_tt<"f26r2", baseaddress, 0x314>,
                 f27r1_tt<"f27r1", baseaddress, 0x318>,
                 f27r2_tt<"f27r2", baseaddress, 0x31c>>;

} // namespace canx

} // namespace stm32::stm32f746
