
<html><head><title>Stackup Information in Substrate</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648437" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Stackup Information in Substrate" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648437" />
<meta name="NextFile" content="chap1_ct_vrf_pkg_wafer.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_vrf_pkg_padstack.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Stackup Information in Substrate" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Package Phase/Components" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_vrf_pkg_padstack.html" title="Padstacks">Padstacks</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_vrf_pkg_wafer.html" title="Wafer-Level Packaging">Wafer-Level Packaging</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_pkg_stack_subs" title="Stackup Information in Substrate"></a><h3>
<a id="pgfId-924260"></a><a id="18902"></a>Stackup Information in Substrate</h3>

<p>
<a id="pgfId-924256"></a>The stackup information defines all the layers in the substrate that will be manufactured. This includes conductive layers, dielectric layers, paste layers, bond wires, pads, and shield planes.</p>
<p>
<a id="pgfId-924194"></a></p>

<div class="webflare-div-image">
<img width="668" height="227" src="images/chap1-7.gif" /></div>

<p>
<a id="pgfId-924289"></a>The information necessary to complete an accurate stackup includes material, layer type, name, thickness, dielectric constant, and electrical conductivity.</p>
<p>
<a id="pgfId-924290"></a>The stackup of a component is important, not only for the physical characteristics, but also for electrical and thermal characteristics. With proper stackup construction, electrical and thermal simulations can provide a more accurate analysis of behavior. Without it, results become skeptical at best. </p>
<p>
<a id="pgfId-924291"></a>The stackup also provides the z-axis aspect of the electrical design, allowing for accurate positioning of conductive trace layers, power/ground layers, bond wire information, I/O pin position, and z-axis connections between trace layers or to a power or ground plane. </p>
<p>
<a id="pgfId-924292"></a>Information required for stackup modeling includes:</p>
<ul><li>
<a id="pgfId-924293"></a>Layer <ul><li>
<a id="pgfId-924294"></a>Location </li><li>
<a id="pgfId-924295"></a>Material</li><li>
<a id="pgfId-924296"></a>Type (conductive, dielectric, shield)</li><li>
<a id="pgfId-924297"></a>Identifier or name</li><li>
<a id="pgfId-924298"></a>Thickness</li></ul></li><li>
<a id="pgfId-924299"></a>Electrical conductivity</li><li>
<a id="pgfId-924300"></a>Dielectric constant</li></ul>








<h4>
<a id="pgfId-924324"></a>Layer Thickness</h4>

<p>
<a id="pgfId-924325"></a>The overall thickness of the component is usually known and should be specified within the mechanical detailed information. Thickness is based on the number of layers required for the design. For example, a component may require 8 layers: 2 routing and 6 power/ground. The total thickness is the thickness of the 9 dielectric layers plus 8 layers of conductive material. </p>
<p>
<a id="pgfId-924326"></a>Individual layer thicknesses can be derived from the manufacturing data supplied by the foundry. You enter thickness data when you define the layer stackup.</p>

<h4>
<a id="pgfId-924327"></a>Layer Materials</h4>

<p>
<a id="pgfId-924328"></a>You should, at this point, know which materials to use for each of the conductive and dielectric layers. Material type is important to define the electrical characteristics of the component. You define these characteristics by specifying the electrical conductivity, and dielectric constant. However, you should obtain the exact specifications for the material through the manufacturing foundry, check them against the ECAD tool-generated values, and tune them to the manufacturing specification. </p>

<h4>
<a id="pgfId-924329"></a>Layer Type</h4>

<p>
<a id="pgfId-924330"></a>You specify a layer type to define the purpose the layer serves in the component design. Dielectric, conductive, plane, and bond wire are the most commonly used layer types, however, your design may require others. The significance of the layer type to the ECAD system is to specify effects (shield planes, design rule checking, and manufacturing output) for signal analysis.</p>

<h4><em>
<a id="pgfId-934406"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934410"></a><a href="chap1_ct_vrf_bumps.html#85907">Bumps (IO pads)</a></p>
<p>
<a id="pgfId-934414"></a><a href="chap1_ct_vrf_TSV.html#97152">Through Silicon Vias (TSVs)</a></p>
<p>
<a id="pgfId-934418"></a><a href="chap1_ct_vrf_pkg_sil_inter.html#57460">Silicon Interposers</a></p>
<p>
<a id="pgfId-934422"></a><a href="chap1_ct_vrf_pkg_padstack.html#58298">Padstacks</a></p>
<p>
<a id="pgfId-934430"></a><a href="chap1_ct_vrf_pkg_wafer.html#29089">Wafer-Level Packaging</a></p>
<p>
<a id="pgfId-934054"></a><h-hot><a actuate="user" class="URL" href="../ascitechfile/chap10.html#firstpage" show="replace" xml:link="simple">Technology File Packaging Definitions</a></h-hot></p>
<p>
<a id="pgfId-934073"></a><h-hot><a actuate="user" class="URL" href="../ascitechfile/chap4.html#analysisAttributes" show="replace" xml:link="simple">analysisAttributes</a></h-hot></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_vrf_pkg_padstack.html" id="prev" title="Padstacks">Padstacks</a></em></b><b><em><a href="chap1_ct_vrf_pkg_wafer.html" id="nex" title="Wafer-Level Packaging">Wafer-Level Packaging</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>