
*** Running vivado
    with args -log timetobitnostate.vdi -applog -m64 -messageDb vivado.pb -mode batch -source timetobitnostate.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source timetobitnostate.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.srcs/constrs_1/imports/Labs/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -119 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1102.609 ; gain = 5.012 ; free physical = 4185 ; free virtual = 13968
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: ea048bb3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1531.055 ; gain = 0.000 ; free physical = 3829 ; free virtual = 13629

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: ea048bb3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1531.055 ; gain = 0.000 ; free physical = 3829 ; free virtual = 13629

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 24 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 1f968cfcd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1531.055 ; gain = 0.000 ; free physical = 3829 ; free virtual = 13629

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.055 ; gain = 0.000 ; free physical = 3829 ; free virtual = 13629
Ending Logic Optimization Task | Checksum: 1f968cfcd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1531.055 ; gain = 0.000 ; free physical = 3829 ; free virtual = 13629
Implement Debug Cores | Checksum: 10ccf00f5
Logic Optimization | Checksum: 10ccf00f5

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: 1f968cfcd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1531.055 ; gain = 0.000 ; free physical = 3829 ; free virtual = 13628
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1531.055 ; gain = 433.457 ; free physical = 3829 ; free virtual = 13628
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1563.070 ; gain = 0.000 ; free physical = 3827 ; free virtual = 13628
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.runs/impl_1/timetobitnostate_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -119 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 1175c5bcf

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1563.070 ; gain = 0.000 ; free physical = 3812 ; free virtual = 13615

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.070 ; gain = 0.000 ; free physical = 3812 ; free virtual = 13615
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.070 ; gain = 0.000 ; free physical = 3812 ; free virtual = 13615

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 6926b4d9

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.26 . Memory (MB): peak = 1563.070 ; gain = 0.000 ; free physical = 3811 ; free virtual = 13614
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 6926b4d9

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1590.074 ; gain = 27.004 ; free physical = 3807 ; free virtual = 13613

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 6926b4d9

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1590.074 ; gain = 27.004 ; free physical = 3807 ; free virtual = 13613

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 940a9636

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1590.074 ; gain = 27.004 ; free physical = 3807 ; free virtual = 13613
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11764b10a

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1590.074 ; gain = 27.004 ; free physical = 3807 ; free virtual = 13613

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 1df73204f

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.63 . Memory (MB): peak = 1590.074 ; gain = 27.004 ; free physical = 3805 ; free virtual = 13613
Phase 2.2.1 Place Init Design | Checksum: 194dd17e3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1606.082 ; gain = 43.012 ; free physical = 3803 ; free virtual = 13613
Phase 2.2 Build Placer Netlist Model | Checksum: 194dd17e3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1606.082 ; gain = 43.012 ; free physical = 3803 ; free virtual = 13613

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 194dd17e3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1606.082 ; gain = 43.012 ; free physical = 3803 ; free virtual = 13613
Phase 2.3 Constrain Clocks/Macros | Checksum: 194dd17e3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1606.082 ; gain = 43.012 ; free physical = 3803 ; free virtual = 13613
Phase 2 Placer Initialization | Checksum: 194dd17e3

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.67 . Memory (MB): peak = 1606.082 ; gain = 43.012 ; free physical = 3803 ; free virtual = 13613

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 18e582529

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.90 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 18e582529

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1dd92b6ab

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 234b398a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 234b398a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 234b398a0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 258b6cc97

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3798 ; free virtual = 13609

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 4.6 Small Shape Detail Placement | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 4 Detail Placement | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 6 Post Commit Optimization

Phase 6.1 updateClock Trees: PCOPT
Phase 6.1 updateClock Trees: PCOPT | Checksum: 1a642965a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 6.2 Post Placement Optimization

Phase 6.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.350. For the most accurate timing information please run report_timing.
Phase 6.2.1 Post Placement Timing Optimization | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 6.2 Post Placement Optimization | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 6 Post Commit Optimization | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 5.2 Sweep Clock Roots: Post-Placement
Phase 5.2 Sweep Clock Roots: Post-Placement | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 5.4 Placer Reporting | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 2272f4f30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3792 ; free virtual = 13605
Ending Placer Task | Checksum: 1441e036a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1638.098 ; gain = 75.027 ; free physical = 3793 ; free virtual = 13605
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1638.098 ; gain = 0.000 ; free physical = 3791 ; free virtual = 13605
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1638.098 ; gain = 0.000 ; free physical = 3790 ; free virtual = 13603
report_utilization: Time (s): cpu = 00:00:00.65 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1638.098 ; gain = 0.000 ; free physical = 3790 ; free virtual = 13602
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1638.098 ; gain = 0.000 ; free physical = 3789 ; free virtual = 13602
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -119 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f74157fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1668.750 ; gain = 30.652 ; free physical = 3691 ; free virtual = 13505

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f74157fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1673.750 ; gain = 35.652 ; free physical = 3690 ; free virtual = 13505

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: f74157fc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1687.750 ; gain = 49.652 ; free physical = 3675 ; free virtual = 13491
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 15b0b4c47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.269  | TNS=0.000  | WHS=0.005  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 12963e556

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1478cbcb6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: da57c426

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.777  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: a62dcf41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484
Phase 4 Rip-up And Reroute | Checksum: a62dcf41

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 107000f38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.856  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 107000f38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 107000f38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484
Phase 5 Delay and Skew Optimization | Checksum: 107000f38

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 13249ccb8

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.856  | TNS=0.000  | WHS=0.308  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: dafe612e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0342023 %
  Global Horizontal Routing Utilization  = 0.0540083 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 148cddd73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1694.750 ; gain = 56.652 ; free physical = 3667 ; free virtual = 13484

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 148cddd73

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.750 ; gain = 58.652 ; free physical = 3665 ; free virtual = 13482

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 166a8a5e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.750 ; gain = 58.652 ; free physical = 3665 ; free virtual = 13482

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.856  | TNS=0.000  | WHS=0.308  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 166a8a5e3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.750 ; gain = 58.652 ; free physical = 3665 ; free virtual = 13482
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1696.750 ; gain = 58.652 ; free physical = 3665 ; free virtual = 13482

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1730.641 ; gain = 92.543 ; free physical = 3665 ; free virtual = 13482
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1738.559 ; gain = 0.000 ; free physical = 3664 ; free virtual = 13482
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.runs/impl_1/timetobitnostate_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 14:50:01 2018...

*** Running vivado
    with args -log timetobitnostate.vdi -applog -m64 -messageDb vivado.pb -mode batch -source timetobitnostate.tcl -notrace

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:07:21 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source timetobitnostate.tcl -notrace
Command: open_checkpoint timetobitnostate_routed.dcp
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at /opt/Xilinx/Vivado/2015.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.runs/impl_1/.Xil/Vivado-5387-physics-ThinkPad-13-2nd-Gen/dcp/timetobitnostate.xdc]
Finished Parsing XDC File [/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.runs/impl_1/.Xil/Vivado-5387-physics-ThinkPad-13-2nd-Gen/dcp/timetobitnostate.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1088.062 ; gain = 0.000 ; free physical = 4146 ; free virtual = 13965
Restored from archive | CPU: 0.010000 secs | Memory: 0.071693 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1088.062 ; gain = 0.000 ; free physical = 4146 ; free virtual = 13965
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1215546
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-1223] The version limit for your license is '2018.07' and will expire in -119 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./timetobitnostate.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/physics/Labs/week9Assessed/week9_20181127_project1_timetodigital1NoState/week9_20181127_project1_timetodigital1NoState.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Nov 27 14:50:28 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2015.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1470.809 ; gain = 382.746 ; free physical = 3790 ; free virtual = 13617
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 14:50:28 2018...
