Arnold, R., Mueller, F., Whalley, D., and Harmon, M. 1994. Bounding worst-case instruction cache performance. In Proceedings of the Real-Time Systems Symposium. 172--181.
Todd Austin , Eric Larson , Dan Ernst, SimpleScalar: An Infrastructure for Computer System Modeling, Computer, v.35 n.2, p.59-67, February 2002[doi>10.1109/2.982917]
Thomas Ball, Efficiently counting program events with support for on-line queries, ACM Transactions on Programming Languages and Systems (TOPLAS), v.16 n.5, p.1399-1410, Sept. 1994[doi>10.1145/186025.186027]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Arijit Ghosh , Tony Givargis, Cache optimization for embedded processor cores: An analytical approach, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.9 n.4, p.419-440, October 2004[doi>10.1145/1027084.1027086]
Ann Gordon-Ross , Pablo Viana , Frank Vahid , Walid Najjar , Edna Barros, A one-shot configurable-cache tuner for improved energy and performance, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
Christophe Guillon , Fabrice Rastello , Thierry Bidault , Florent Bouchez, Procedure placement using temporal-ordering information: dealing with code size expansion, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA[doi>10.1145/1023833.1023870]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Mohammad Shihabul Haque , Andhi Janapsatya , Sri Parameswaran, SuSeSim: a fast simulation strategy to find optimal L1 cache configuration for embedded systems, Proceedings of the 7th IEEE/ACM international conference on Hardware/software codesign and system synthesis, October 11-16, 2009, Grenoble, France[doi>10.1145/1629435.1629476]
M. D. Hill , A. J. Smith, Evaluating Associativity in CPU Caches, IEEE Transactions on Computers, v.38 n.12, p.1612-1630, December 1989[doi>10.1109/12.40842]
Xianfeng Li , Hemendra Singh Negi , Tulika Mitra , Abhik Roychoudhury, Design space exploration of caches using compressed traces, Proceedings of the 18th annual international conference on Supercomputing, June 26-July 01, 2004, Malo, France[doi>10.1145/1006209.1006227]
Yanbing Li , Tim Callahan , Ervan Darnell , Randolph Harr , Uday Kurkure , Jon Stockwood, Hardware-software co-design of embedded reconfigurable architectures, Proceedings of the 37th Annual Design Automation Conference, p.507-512, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337559]
Yun Liang , Tulika Mitra, Cache modeling in probabilistic execution time analysis, Proceedings of the 45th annual Design Automation Conference, June 08-13, 2008, Anaheim, California[doi>10.1145/1391469.1391551]
Yun Liang , Tulika Mitra, Static analysis for fast and accurate design space exploration of caches, Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450135.1450159]
Yun Liang , Tulika Mitra, Instruction cache locking using temporal reuse profile, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837362]
Yun Liang , Tulika Mitra, Improved procedure placement for set associative caches, Proceedings of the 2010 international conference on Compilers, architectures and synthesis for embedded systems, October 24-29, 2010, Scottsdale, Arizona, USA[doi>10.1145/1878921.1878944]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
James Montanaro , Richard T. Witek , Krishna Anne , Andrew J. Black , Elizabeth M. Cooper , Daniel W. Dobberpuhl , Paul M. Donahue , Jim Eno , Gregory W. Hoeppner , David Kruckemyer , Thomas H. Lee , Peter C. M. Lin , Liam Madden , Daniel Murray , Mark H. Pearce , Sribalan Santhanam , Kathryn J. Snyder , Ray Stephany , Stephen C. Thierauf, A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor, Digital Technical Journal, v.9 n.1, p.49-62, 1997
Steven, J. E. W. and Norman, P. J. 1996. Cacti: An enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31, 677--688.
Rabin A. Sugumar , Santosh G. Abraham, Set-associative cache simulation using generalized binomial trees, ACM Transactions on Computer Systems (TOCS), v.13 n.1, p.32-56, Feb. 1995[doi>10.1145/200912.200918]
Richard A. Uhlig , Trevor N. Mudge, Trace-driven memory simulation: a survey, ACM Computing Surveys (CSUR), v.29 n.2, p.128-170, June 1997[doi>10.1145/254180.254184]
Wen-Hann Wang , Jean-Loup Baer, Efficient trace-driven simulation methods for cache performance analysis, ACM Transactions on Computer Systems (TOCS), v.9 n.3, p.222-241, Aug. 1991[doi>10.1145/128738.128740]
Zhao Wu , Wayne Wolf, Iterative cache simulation of embedded CPUs with trace stripping, Proceedings of the seventh international workshop on Hardware/software codesign, p.95-99, March 1999, Rome, Italy[doi>10.1145/301177.301496]
Chuanjun Zhang , Frank Vahid, Cache Configuration Exploration on Prototyping Platforms, Proceedings of the 14th IEEE International Workshop on Rapid System Prototyping (RSP'03), p.164, June 09-11, 2003
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache architecture for embedded systems, ACM SIGARCH Computer Architecture News, v.31 n.2, May 2003[doi>10.1145/871656.859635]
Eckart Zitzler , Kalyanmoy Deb , Lothar Thiele, Comparison of Multiobjective Evolutionary Algorithms: Empirical Results, Evolutionary Computation, v.8 n.2, p.173-195, June 2000[doi>10.1162/106365600568202]
