$date
	Sat Jun 03 00:59:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 4 ! Q [3:0] $end
$var reg 1 " clk $end
$var reg 1 # clr $end
$scope module c $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var reg 4 & Q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
0%
1$
0#
1"
bx !
$end
#5
0"
0$
#10
b0 &
b0 !
1"
1$
1#
1%
#15
0"
0$
#20
1"
1$
#25
0"
0$
#30
1"
1$
#35
0"
0$
#40
1"
1$
#45
0"
0$
#50
1"
1$
#55
0"
0$
#60
1"
1$
#65
0"
0$
#70
1"
1$
#75
0"
0$
#80
1"
1$
#85
0"
0$
#90
1"
1$
#95
0"
0$
#100
1"
1$
#105
0"
0$
#110
1"
1$
#115
0"
0$
#120
1"
1$
#125
0"
0$
#130
1"
1$
#135
0"
0$
#140
1"
1$
#145
0"
0$
#150
1"
1$
#155
0"
0$
#160
1"
1$
#165
0"
0$
#170
1"
1$
#175
0"
0$
#180
1"
1$
#185
0"
0$
#190
1"
1$
#195
0"
0$
#200
1"
1$
#205
0"
0$
#210
b1 &
b1 !
1"
1$
0#
0%
#215
0"
0$
#220
b10 &
b10 !
1"
1$
#225
0"
0$
#230
b11 &
b11 !
1"
1$
#235
0"
0$
#240
b100 &
b100 !
1"
1$
#245
0"
0$
#250
b101 &
b101 !
1"
1$
#255
0"
0$
#260
b110 &
b110 !
1"
1$
#265
0"
0$
#270
b111 &
b111 !
1"
1$
#275
0"
0$
#280
b1000 &
b1000 !
1"
1$
#285
0"
0$
#290
b1001 &
b1001 !
1"
1$
#295
0"
0$
#300
b1010 &
b1010 !
1"
1$
#305
0"
0$
#310
b1011 &
b1011 !
1"
1$
#315
0"
0$
#320
b1100 &
b1100 !
1"
1$
#325
0"
0$
#330
b1101 &
b1101 !
1"
1$
#335
0"
0$
#340
b1110 &
b1110 !
1"
1$
#345
0"
0$
#350
b1111 &
b1111 !
1"
1$
#355
0"
0$
#360
b0 &
b0 !
1"
1$
#365
0"
0$
#370
b1 &
b1 !
1"
1$
#375
0"
0$
#380
b10 &
b10 !
1"
1$
#385
0"
0$
#390
b11 &
b11 !
1"
1$
#395
0"
0$
#400
b100 &
b100 !
1"
1$
