#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001cd309d6940 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001cd30a1c990_0 .net "PC", 31 0, v000001cd30a157f0_0;  1 drivers
v000001cd30a1ce90_0 .var "clk", 0 0;
v000001cd30a1ca30_0 .net "clkout", 0 0, L_000001cd30a16ab0;  1 drivers
v000001cd30a1be50_0 .net "cycles_consumed", 31 0, v000001cd30a1c350_0;  1 drivers
v000001cd30a1cf30_0 .var "rst", 0 0;
S_000001cd309d6c60 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001cd309d6940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001cd309e9e70 .param/l "RType" 0 4 2, C4<000000>;
P_000001cd309e9ea8 .param/l "add" 0 4 5, C4<100000>;
P_000001cd309e9ee0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cd309e9f18 .param/l "addu" 0 4 5, C4<100001>;
P_000001cd309e9f50 .param/l "and_" 0 4 5, C4<100100>;
P_000001cd309e9f88 .param/l "andi" 0 4 8, C4<001100>;
P_000001cd309e9fc0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cd309e9ff8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cd309ea030 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cd309ea068 .param/l "j" 0 4 12, C4<000010>;
P_000001cd309ea0a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cd309ea0d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cd309ea110 .param/l "lw" 0 4 8, C4<100011>;
P_000001cd309ea148 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cd309ea180 .param/l "or_" 0 4 5, C4<100101>;
P_000001cd309ea1b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cd309ea1f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cd309ea228 .param/l "sll" 0 4 6, C4<000000>;
P_000001cd309ea260 .param/l "slt" 0 4 5, C4<101010>;
P_000001cd309ea298 .param/l "slti" 0 4 8, C4<101010>;
P_000001cd309ea2d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cd309ea308 .param/l "sub" 0 4 5, C4<100010>;
P_000001cd309ea340 .param/l "subu" 0 4 5, C4<100011>;
P_000001cd309ea378 .param/l "sw" 0 4 8, C4<101011>;
P_000001cd309ea3b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cd309ea3e8 .param/l "xori" 0 4 8, C4<001110>;
L_000001cd30a17060 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a169d0 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a17290 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a17530 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a16b90 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a16ce0 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a16a40 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a175a0 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a16ab0 .functor OR 1, v000001cd30a1ce90_0, v000001cd309df130_0, C4<0>, C4<0>;
L_000001cd30a16880 .functor OR 1, L_000001cd30a9e110, L_000001cd30a9f3d0, C4<0>, C4<0>;
L_000001cd30a16960 .functor AND 1, L_000001cd30a9fc90, L_000001cd30a9f330, C4<1>, C4<1>;
L_000001cd30a16c00 .functor NOT 1, v000001cd30a1cf30_0, C4<0>, C4<0>, C4<0>;
L_000001cd30a17370 .functor OR 1, L_000001cd30a9fd30, L_000001cd30a9e750, C4<0>, C4<0>;
L_000001cd30a16e30 .functor OR 1, L_000001cd30a17370, L_000001cd30a9e430, C4<0>, C4<0>;
L_000001cd30a17220 .functor OR 1, L_000001cd30a9f150, L_000001cd30ab1f30, C4<0>, C4<0>;
L_000001cd30a16ff0 .functor AND 1, L_000001cd30a9ee30, L_000001cd30a17220, C4<1>, C4<1>;
L_000001cd30a16dc0 .functor OR 1, L_000001cd30ab0b30, L_000001cd30ab1ad0, C4<0>, C4<0>;
L_000001cd30a17450 .functor AND 1, L_000001cd30ab0950, L_000001cd30a16dc0, C4<1>, C4<1>;
L_000001cd30a16f10 .functor NOT 1, L_000001cd30a16ab0, C4<0>, C4<0>, C4<0>;
v000001cd30a152f0_0 .net "ALUOp", 3 0, v000001cd309de910_0;  1 drivers
v000001cd30a151b0_0 .net "ALUResult", 31 0, v000001cd30a14530_0;  1 drivers
v000001cd30a15bb0_0 .net "ALUSrc", 0 0, v000001cd309de690_0;  1 drivers
v000001cd30a19550_0 .net "ALUin2", 31 0, L_000001cd30ab1e90;  1 drivers
v000001cd30a18330_0 .net "MemReadEn", 0 0, v000001cd309df450_0;  1 drivers
v000001cd30a183d0_0 .net "MemWriteEn", 0 0, v000001cd309df950_0;  1 drivers
v000001cd30a19370_0 .net "MemtoReg", 0 0, v000001cd309de730_0;  1 drivers
v000001cd30a18fb0_0 .net "PC", 31 0, v000001cd30a157f0_0;  alias, 1 drivers
v000001cd30a18ab0_0 .net "PCPlus1", 31 0, L_000001cd30a9eed0;  1 drivers
v000001cd30a18970_0 .net "PCsrc", 0 0, v000001cd30a15390_0;  1 drivers
v000001cd30a18290_0 .net "RegDst", 0 0, v000001cd309df090_0;  1 drivers
v000001cd30a18b50_0 .net "RegWriteEn", 0 0, v000001cd309ddf10_0;  1 drivers
v000001cd30a194b0_0 .net "WriteRegister", 4 0, L_000001cd30a9ed90;  1 drivers
v000001cd30a19190_0 .net *"_ivl_0", 0 0, L_000001cd30a17060;  1 drivers
L_000001cd30a520f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cd30a18c90_0 .net/2u *"_ivl_10", 4 0, L_000001cd30a520f0;  1 drivers
L_000001cd30a524e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a195f0_0 .net *"_ivl_101", 15 0, L_000001cd30a524e0;  1 drivers
v000001cd30a18470_0 .net *"_ivl_102", 31 0, L_000001cd30a9f970;  1 drivers
L_000001cd30a52528 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a17a70_0 .net *"_ivl_105", 25 0, L_000001cd30a52528;  1 drivers
L_000001cd30a52570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a180b0_0 .net/2u *"_ivl_106", 31 0, L_000001cd30a52570;  1 drivers
v000001cd30a18f10_0 .net *"_ivl_108", 0 0, L_000001cd30a9fc90;  1 drivers
L_000001cd30a525b8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001cd30a17f70_0 .net/2u *"_ivl_110", 5 0, L_000001cd30a525b8;  1 drivers
v000001cd30a18830_0 .net *"_ivl_112", 0 0, L_000001cd30a9f330;  1 drivers
v000001cd30a188d0_0 .net *"_ivl_115", 0 0, L_000001cd30a16960;  1 drivers
v000001cd30a192d0_0 .net *"_ivl_116", 47 0, L_000001cd30a9e9d0;  1 drivers
L_000001cd30a52600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a18510_0 .net *"_ivl_119", 15 0, L_000001cd30a52600;  1 drivers
L_000001cd30a52138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd30a18d30_0 .net/2u *"_ivl_12", 5 0, L_000001cd30a52138;  1 drivers
v000001cd30a17cf0_0 .net *"_ivl_120", 47 0, L_000001cd30a9e890;  1 drivers
L_000001cd30a52648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a185b0_0 .net *"_ivl_123", 15 0, L_000001cd30a52648;  1 drivers
v000001cd30a18a10_0 .net *"_ivl_125", 0 0, L_000001cd30a9f290;  1 drivers
v000001cd30a18010_0 .net *"_ivl_126", 31 0, L_000001cd30a9e570;  1 drivers
v000001cd30a19410_0 .net *"_ivl_128", 47 0, L_000001cd30a9fe70;  1 drivers
v000001cd30a17b10_0 .net *"_ivl_130", 47 0, L_000001cd30a9ecf0;  1 drivers
v000001cd30a17930_0 .net *"_ivl_132", 47 0, L_000001cd30a9ffb0;  1 drivers
v000001cd30a18650_0 .net *"_ivl_134", 47 0, L_000001cd30a9f650;  1 drivers
v000001cd30a18dd0_0 .net *"_ivl_14", 0 0, L_000001cd30a1b950;  1 drivers
v000001cd30a190f0_0 .net *"_ivl_140", 0 0, L_000001cd30a16c00;  1 drivers
L_000001cd30a526d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a18bf0_0 .net/2u *"_ivl_142", 31 0, L_000001cd30a526d8;  1 drivers
L_000001cd30a527b0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001cd30a17d90_0 .net/2u *"_ivl_146", 5 0, L_000001cd30a527b0;  1 drivers
v000001cd30a18e70_0 .net *"_ivl_148", 0 0, L_000001cd30a9fd30;  1 drivers
L_000001cd30a527f8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001cd30a19230_0 .net/2u *"_ivl_150", 5 0, L_000001cd30a527f8;  1 drivers
v000001cd30a179d0_0 .net *"_ivl_152", 0 0, L_000001cd30a9e750;  1 drivers
v000001cd30a17bb0_0 .net *"_ivl_155", 0 0, L_000001cd30a17370;  1 drivers
L_000001cd30a52840 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001cd30a19690_0 .net/2u *"_ivl_156", 5 0, L_000001cd30a52840;  1 drivers
v000001cd30a19730_0 .net *"_ivl_158", 0 0, L_000001cd30a9e430;  1 drivers
L_000001cd30a52180 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001cd30a19050_0 .net/2u *"_ivl_16", 4 0, L_000001cd30a52180;  1 drivers
v000001cd30a18150_0 .net *"_ivl_161", 0 0, L_000001cd30a16e30;  1 drivers
L_000001cd30a52888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a17890_0 .net/2u *"_ivl_162", 15 0, L_000001cd30a52888;  1 drivers
v000001cd30a186f0_0 .net *"_ivl_164", 31 0, L_000001cd30a9e610;  1 drivers
v000001cd30a18790_0 .net *"_ivl_167", 0 0, L_000001cd30a9f0b0;  1 drivers
v000001cd30a17c50_0 .net *"_ivl_168", 15 0, L_000001cd30a9e7f0;  1 drivers
v000001cd30a17e30_0 .net *"_ivl_170", 31 0, L_000001cd30a9e930;  1 drivers
v000001cd30a17ed0_0 .net *"_ivl_174", 31 0, L_000001cd30a9ebb0;  1 drivers
L_000001cd30a528d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a181f0_0 .net *"_ivl_177", 25 0, L_000001cd30a528d0;  1 drivers
L_000001cd30a52918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a19da0_0 .net/2u *"_ivl_178", 31 0, L_000001cd30a52918;  1 drivers
v000001cd30a19c60_0 .net *"_ivl_180", 0 0, L_000001cd30a9ee30;  1 drivers
L_000001cd30a52960 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a0c0_0 .net/2u *"_ivl_182", 5 0, L_000001cd30a52960;  1 drivers
v000001cd30a19ee0_0 .net *"_ivl_184", 0 0, L_000001cd30a9f150;  1 drivers
L_000001cd30a529a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cd30a1af20_0 .net/2u *"_ivl_186", 5 0, L_000001cd30a529a8;  1 drivers
v000001cd30a1b2e0_0 .net *"_ivl_188", 0 0, L_000001cd30ab1f30;  1 drivers
v000001cd30a1a840_0 .net *"_ivl_19", 4 0, L_000001cd30a1b9f0;  1 drivers
v000001cd30a1a480_0 .net *"_ivl_191", 0 0, L_000001cd30a17220;  1 drivers
v000001cd30a1afc0_0 .net *"_ivl_193", 0 0, L_000001cd30a16ff0;  1 drivers
L_000001cd30a529f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a3e0_0 .net/2u *"_ivl_194", 5 0, L_000001cd30a529f0;  1 drivers
v000001cd30a1aca0_0 .net *"_ivl_196", 0 0, L_000001cd30ab15d0;  1 drivers
L_000001cd30a52a38 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd30a19bc0_0 .net/2u *"_ivl_198", 31 0, L_000001cd30a52a38;  1 drivers
L_000001cd30a520a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a520_0 .net/2u *"_ivl_2", 5 0, L_000001cd30a520a8;  1 drivers
v000001cd30a1a160_0 .net *"_ivl_20", 4 0, L_000001cd30a1bbd0;  1 drivers
v000001cd30a19a80_0 .net *"_ivl_200", 31 0, L_000001cd30ab12b0;  1 drivers
v000001cd30a1a2a0_0 .net *"_ivl_204", 31 0, L_000001cd30ab1850;  1 drivers
L_000001cd30a52a80 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a19d00_0 .net *"_ivl_207", 25 0, L_000001cd30a52a80;  1 drivers
L_000001cd30a52ac8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a200_0 .net/2u *"_ivl_208", 31 0, L_000001cd30a52ac8;  1 drivers
v000001cd30a19e40_0 .net *"_ivl_210", 0 0, L_000001cd30ab0950;  1 drivers
L_000001cd30a52b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1b6a0_0 .net/2u *"_ivl_212", 5 0, L_000001cd30a52b10;  1 drivers
v000001cd30a19f80_0 .net *"_ivl_214", 0 0, L_000001cd30ab0b30;  1 drivers
L_000001cd30a52b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cd30a1b420_0 .net/2u *"_ivl_216", 5 0, L_000001cd30a52b58;  1 drivers
v000001cd30a1ad40_0 .net *"_ivl_218", 0 0, L_000001cd30ab1ad0;  1 drivers
v000001cd30a1b4c0_0 .net *"_ivl_221", 0 0, L_000001cd30a16dc0;  1 drivers
v000001cd30a1a340_0 .net *"_ivl_223", 0 0, L_000001cd30a17450;  1 drivers
L_000001cd30a52ba0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd30a1b560_0 .net/2u *"_ivl_224", 5 0, L_000001cd30a52ba0;  1 drivers
v000001cd30a19b20_0 .net *"_ivl_226", 0 0, L_000001cd30ab0270;  1 drivers
v000001cd30a1a020_0 .net *"_ivl_228", 31 0, L_000001cd30ab09f0;  1 drivers
v000001cd30a1aa20_0 .net *"_ivl_24", 0 0, L_000001cd30a17290;  1 drivers
L_000001cd30a521c8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a5c0_0 .net/2u *"_ivl_26", 4 0, L_000001cd30a521c8;  1 drivers
v000001cd30a1ade0_0 .net *"_ivl_29", 4 0, L_000001cd30a1bd10;  1 drivers
v000001cd30a1ac00_0 .net *"_ivl_32", 0 0, L_000001cd30a17530;  1 drivers
L_000001cd30a52210 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a660_0 .net/2u *"_ivl_34", 4 0, L_000001cd30a52210;  1 drivers
v000001cd30a1b380_0 .net *"_ivl_37", 4 0, L_000001cd30a1bef0;  1 drivers
v000001cd30a1a700_0 .net *"_ivl_40", 0 0, L_000001cd30a16b90;  1 drivers
L_000001cd30a52258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1a8e0_0 .net/2u *"_ivl_42", 15 0, L_000001cd30a52258;  1 drivers
v000001cd30a1a7a0_0 .net *"_ivl_45", 15 0, L_000001cd30a9ff10;  1 drivers
v000001cd30a1a980_0 .net *"_ivl_48", 0 0, L_000001cd30a16ce0;  1 drivers
v000001cd30a1aac0_0 .net *"_ivl_5", 5 0, L_000001cd30a1d070;  1 drivers
L_000001cd30a522a0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1ab60_0 .net/2u *"_ivl_50", 36 0, L_000001cd30a522a0;  1 drivers
L_000001cd30a522e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1ae80_0 .net/2u *"_ivl_52", 31 0, L_000001cd30a522e8;  1 drivers
v000001cd30a1b1a0_0 .net *"_ivl_55", 4 0, L_000001cd30a9e4d0;  1 drivers
v000001cd30a1b060_0 .net *"_ivl_56", 36 0, L_000001cd30a9f1f0;  1 drivers
v000001cd30a19940_0 .net *"_ivl_58", 36 0, L_000001cd30a9ea70;  1 drivers
v000001cd30a1b100_0 .net *"_ivl_62", 0 0, L_000001cd30a16a40;  1 drivers
L_000001cd30a52330 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a1b240_0 .net/2u *"_ivl_64", 5 0, L_000001cd30a52330;  1 drivers
v000001cd30a1b600_0 .net *"_ivl_67", 5 0, L_000001cd30a9f510;  1 drivers
v000001cd30a1b740_0 .net *"_ivl_70", 0 0, L_000001cd30a175a0;  1 drivers
L_000001cd30a52378 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a198a0_0 .net/2u *"_ivl_72", 57 0, L_000001cd30a52378;  1 drivers
L_000001cd30a523c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a199e0_0 .net/2u *"_ivl_74", 31 0, L_000001cd30a523c0;  1 drivers
v000001cd30a1c7b0_0 .net *"_ivl_77", 25 0, L_000001cd30a9f5b0;  1 drivers
v000001cd30a1ba90_0 .net *"_ivl_78", 57 0, L_000001cd30a9f8d0;  1 drivers
v000001cd30a1c030_0 .net *"_ivl_8", 0 0, L_000001cd30a169d0;  1 drivers
v000001cd30a1c210_0 .net *"_ivl_80", 57 0, L_000001cd30a9f6f0;  1 drivers
L_000001cd30a52408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001cd30a1c2b0_0 .net/2u *"_ivl_84", 31 0, L_000001cd30a52408;  1 drivers
L_000001cd30a52450 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001cd30a1c0d0_0 .net/2u *"_ivl_88", 5 0, L_000001cd30a52450;  1 drivers
v000001cd30a1cd50_0 .net *"_ivl_90", 0 0, L_000001cd30a9e110;  1 drivers
L_000001cd30a52498 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001cd30a1cb70_0 .net/2u *"_ivl_92", 5 0, L_000001cd30a52498;  1 drivers
v000001cd30a1d610_0 .net *"_ivl_94", 0 0, L_000001cd30a9f3d0;  1 drivers
v000001cd30a1cad0_0 .net *"_ivl_97", 0 0, L_000001cd30a16880;  1 drivers
v000001cd30a1d1b0_0 .net *"_ivl_98", 47 0, L_000001cd30a9fbf0;  1 drivers
v000001cd30a1c3f0_0 .net "adderResult", 31 0, L_000001cd30a9ef70;  1 drivers
v000001cd30a1c850_0 .net "address", 31 0, L_000001cd30a9fa10;  1 drivers
v000001cd30a1d2f0_0 .net "clk", 0 0, L_000001cd30a16ab0;  alias, 1 drivers
v000001cd30a1c350_0 .var "cycles_consumed", 31 0;
v000001cd30a1d390_0 .net "extImm", 31 0, L_000001cd30a9eb10;  1 drivers
v000001cd30a1c490_0 .net "funct", 5 0, L_000001cd30a9f470;  1 drivers
v000001cd30a1c530_0 .net "hlt", 0 0, v000001cd309df130_0;  1 drivers
v000001cd30a1c170_0 .net "imm", 15 0, L_000001cd30a9ec50;  1 drivers
v000001cd30a1c8f0_0 .net "immediate", 31 0, L_000001cd30ab0ef0;  1 drivers
v000001cd30a1d110_0 .net "input_clk", 0 0, v000001cd30a1ce90_0;  1 drivers
v000001cd30a1c5d0_0 .net "instruction", 31 0, L_000001cd30a9e2f0;  1 drivers
v000001cd30a1d4d0_0 .net "memoryReadData", 31 0, v000001cd30a15a70_0;  1 drivers
v000001cd30a1d6b0_0 .net "nextPC", 31 0, L_000001cd30a9e1b0;  1 drivers
v000001cd30a1c670_0 .net "opcode", 5 0, L_000001cd30a1d250;  1 drivers
v000001cd30a1d570_0 .net "rd", 4 0, L_000001cd30a1bc70;  1 drivers
v000001cd30a1d750_0 .net "readData1", 31 0, L_000001cd30a16b20;  1 drivers
v000001cd30a1cc10_0 .net "readData1_w", 31 0, L_000001cd30ab1b70;  1 drivers
v000001cd30a1b8b0_0 .net "readData2", 31 0, L_000001cd30a168f0;  1 drivers
v000001cd30a1ccb0_0 .net "rs", 4 0, L_000001cd30a1bdb0;  1 drivers
v000001cd30a1cfd0_0 .net "rst", 0 0, v000001cd30a1cf30_0;  1 drivers
v000001cd30a1bb30_0 .net "rt", 4 0, L_000001cd30a9e390;  1 drivers
v000001cd30a1c710_0 .net "shamt", 31 0, L_000001cd30a9e6b0;  1 drivers
v000001cd30a1d430_0 .net "wire_instruction", 31 0, L_000001cd30a17680;  1 drivers
v000001cd30a1bf90_0 .net "writeData", 31 0, L_000001cd30ab0450;  1 drivers
v000001cd30a1cdf0_0 .net "zero", 0 0, L_000001cd30ab1990;  1 drivers
L_000001cd30a1d070 .part L_000001cd30a9e2f0, 26, 6;
L_000001cd30a1d250 .functor MUXZ 6, L_000001cd30a1d070, L_000001cd30a520a8, L_000001cd30a17060, C4<>;
L_000001cd30a1b950 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a52138;
L_000001cd30a1b9f0 .part L_000001cd30a9e2f0, 11, 5;
L_000001cd30a1bbd0 .functor MUXZ 5, L_000001cd30a1b9f0, L_000001cd30a52180, L_000001cd30a1b950, C4<>;
L_000001cd30a1bc70 .functor MUXZ 5, L_000001cd30a1bbd0, L_000001cd30a520f0, L_000001cd30a169d0, C4<>;
L_000001cd30a1bd10 .part L_000001cd30a9e2f0, 21, 5;
L_000001cd30a1bdb0 .functor MUXZ 5, L_000001cd30a1bd10, L_000001cd30a521c8, L_000001cd30a17290, C4<>;
L_000001cd30a1bef0 .part L_000001cd30a9e2f0, 16, 5;
L_000001cd30a9e390 .functor MUXZ 5, L_000001cd30a1bef0, L_000001cd30a52210, L_000001cd30a17530, C4<>;
L_000001cd30a9ff10 .part L_000001cd30a9e2f0, 0, 16;
L_000001cd30a9ec50 .functor MUXZ 16, L_000001cd30a9ff10, L_000001cd30a52258, L_000001cd30a16b90, C4<>;
L_000001cd30a9e4d0 .part L_000001cd30a9e2f0, 6, 5;
L_000001cd30a9f1f0 .concat [ 5 32 0 0], L_000001cd30a9e4d0, L_000001cd30a522e8;
L_000001cd30a9ea70 .functor MUXZ 37, L_000001cd30a9f1f0, L_000001cd30a522a0, L_000001cd30a16ce0, C4<>;
L_000001cd30a9e6b0 .part L_000001cd30a9ea70, 0, 32;
L_000001cd30a9f510 .part L_000001cd30a9e2f0, 0, 6;
L_000001cd30a9f470 .functor MUXZ 6, L_000001cd30a9f510, L_000001cd30a52330, L_000001cd30a16a40, C4<>;
L_000001cd30a9f5b0 .part L_000001cd30a9e2f0, 0, 26;
L_000001cd30a9f8d0 .concat [ 26 32 0 0], L_000001cd30a9f5b0, L_000001cd30a523c0;
L_000001cd30a9f6f0 .functor MUXZ 58, L_000001cd30a9f8d0, L_000001cd30a52378, L_000001cd30a175a0, C4<>;
L_000001cd30a9fa10 .part L_000001cd30a9f6f0, 0, 32;
L_000001cd30a9eed0 .arith/sum 32, v000001cd30a157f0_0, L_000001cd30a52408;
L_000001cd30a9e110 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a52450;
L_000001cd30a9f3d0 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a52498;
L_000001cd30a9fbf0 .concat [ 32 16 0 0], L_000001cd30a9fa10, L_000001cd30a524e0;
L_000001cd30a9f970 .concat [ 6 26 0 0], L_000001cd30a1d250, L_000001cd30a52528;
L_000001cd30a9fc90 .cmp/eq 32, L_000001cd30a9f970, L_000001cd30a52570;
L_000001cd30a9f330 .cmp/eq 6, L_000001cd30a9f470, L_000001cd30a525b8;
L_000001cd30a9e9d0 .concat [ 32 16 0 0], L_000001cd30a16b20, L_000001cd30a52600;
L_000001cd30a9e890 .concat [ 32 16 0 0], v000001cd30a157f0_0, L_000001cd30a52648;
L_000001cd30a9f290 .part L_000001cd30a9ec50, 15, 1;
LS_000001cd30a9e570_0_0 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_4 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_8 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_12 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_16 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_20 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_24 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_0_28 .concat [ 1 1 1 1], L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290, L_000001cd30a9f290;
LS_000001cd30a9e570_1_0 .concat [ 4 4 4 4], LS_000001cd30a9e570_0_0, LS_000001cd30a9e570_0_4, LS_000001cd30a9e570_0_8, LS_000001cd30a9e570_0_12;
LS_000001cd30a9e570_1_4 .concat [ 4 4 4 4], LS_000001cd30a9e570_0_16, LS_000001cd30a9e570_0_20, LS_000001cd30a9e570_0_24, LS_000001cd30a9e570_0_28;
L_000001cd30a9e570 .concat [ 16 16 0 0], LS_000001cd30a9e570_1_0, LS_000001cd30a9e570_1_4;
L_000001cd30a9fe70 .concat [ 16 32 0 0], L_000001cd30a9ec50, L_000001cd30a9e570;
L_000001cd30a9ecf0 .arith/sum 48, L_000001cd30a9e890, L_000001cd30a9fe70;
L_000001cd30a9ffb0 .functor MUXZ 48, L_000001cd30a9ecf0, L_000001cd30a9e9d0, L_000001cd30a16960, C4<>;
L_000001cd30a9f650 .functor MUXZ 48, L_000001cd30a9ffb0, L_000001cd30a9fbf0, L_000001cd30a16880, C4<>;
L_000001cd30a9ef70 .part L_000001cd30a9f650, 0, 32;
L_000001cd30a9e1b0 .functor MUXZ 32, L_000001cd30a9eed0, L_000001cd30a9ef70, v000001cd30a15390_0, C4<>;
L_000001cd30a9e2f0 .functor MUXZ 32, L_000001cd30a17680, L_000001cd30a526d8, L_000001cd30a16c00, C4<>;
L_000001cd30a9fd30 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a527b0;
L_000001cd30a9e750 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a527f8;
L_000001cd30a9e430 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a52840;
L_000001cd30a9e610 .concat [ 16 16 0 0], L_000001cd30a9ec50, L_000001cd30a52888;
L_000001cd30a9f0b0 .part L_000001cd30a9ec50, 15, 1;
LS_000001cd30a9e7f0_0_0 .concat [ 1 1 1 1], L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0;
LS_000001cd30a9e7f0_0_4 .concat [ 1 1 1 1], L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0;
LS_000001cd30a9e7f0_0_8 .concat [ 1 1 1 1], L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0;
LS_000001cd30a9e7f0_0_12 .concat [ 1 1 1 1], L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0, L_000001cd30a9f0b0;
L_000001cd30a9e7f0 .concat [ 4 4 4 4], LS_000001cd30a9e7f0_0_0, LS_000001cd30a9e7f0_0_4, LS_000001cd30a9e7f0_0_8, LS_000001cd30a9e7f0_0_12;
L_000001cd30a9e930 .concat [ 16 16 0 0], L_000001cd30a9ec50, L_000001cd30a9e7f0;
L_000001cd30a9eb10 .functor MUXZ 32, L_000001cd30a9e930, L_000001cd30a9e610, L_000001cd30a16e30, C4<>;
L_000001cd30a9ebb0 .concat [ 6 26 0 0], L_000001cd30a1d250, L_000001cd30a528d0;
L_000001cd30a9ee30 .cmp/eq 32, L_000001cd30a9ebb0, L_000001cd30a52918;
L_000001cd30a9f150 .cmp/eq 6, L_000001cd30a9f470, L_000001cd30a52960;
L_000001cd30ab1f30 .cmp/eq 6, L_000001cd30a9f470, L_000001cd30a529a8;
L_000001cd30ab15d0 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a529f0;
L_000001cd30ab12b0 .functor MUXZ 32, L_000001cd30a9eb10, L_000001cd30a52a38, L_000001cd30ab15d0, C4<>;
L_000001cd30ab0ef0 .functor MUXZ 32, L_000001cd30ab12b0, L_000001cd30a9e6b0, L_000001cd30a16ff0, C4<>;
L_000001cd30ab1850 .concat [ 6 26 0 0], L_000001cd30a1d250, L_000001cd30a52a80;
L_000001cd30ab0950 .cmp/eq 32, L_000001cd30ab1850, L_000001cd30a52ac8;
L_000001cd30ab0b30 .cmp/eq 6, L_000001cd30a9f470, L_000001cd30a52b10;
L_000001cd30ab1ad0 .cmp/eq 6, L_000001cd30a9f470, L_000001cd30a52b58;
L_000001cd30ab0270 .cmp/eq 6, L_000001cd30a1d250, L_000001cd30a52ba0;
L_000001cd30ab09f0 .functor MUXZ 32, L_000001cd30a16b20, v000001cd30a157f0_0, L_000001cd30ab0270, C4<>;
L_000001cd30ab1b70 .functor MUXZ 32, L_000001cd30ab09f0, L_000001cd30a168f0, L_000001cd30a17450, C4<>;
S_000001cd309d6df0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cd309e29b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cd30a16d50 .functor NOT 1, v000001cd309de690_0, C4<0>, C4<0>, C4<0>;
v000001cd309deb90_0 .net *"_ivl_0", 0 0, L_000001cd30a16d50;  1 drivers
v000001cd309df3b0_0 .net "in1", 31 0, L_000001cd30a168f0;  alias, 1 drivers
v000001cd309deeb0_0 .net "in2", 31 0, L_000001cd30ab0ef0;  alias, 1 drivers
v000001cd309df8b0_0 .net "out", 31 0, L_000001cd30ab1e90;  alias, 1 drivers
v000001cd309dec30_0 .net "s", 0 0, v000001cd309de690_0;  alias, 1 drivers
L_000001cd30ab1e90 .functor MUXZ 32, L_000001cd30ab0ef0, L_000001cd30a168f0, L_000001cd30a16d50, C4<>;
S_000001cd309ed290 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001cd309ea430 .param/l "RType" 0 4 2, C4<000000>;
P_000001cd309ea468 .param/l "add" 0 4 5, C4<100000>;
P_000001cd309ea4a0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cd309ea4d8 .param/l "addu" 0 4 5, C4<100001>;
P_000001cd309ea510 .param/l "and_" 0 4 5, C4<100100>;
P_000001cd309ea548 .param/l "andi" 0 4 8, C4<001100>;
P_000001cd309ea580 .param/l "beq" 0 4 10, C4<000100>;
P_000001cd309ea5b8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cd309ea5f0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cd309ea628 .param/l "j" 0 4 12, C4<000010>;
P_000001cd309ea660 .param/l "jal" 0 4 12, C4<000011>;
P_000001cd309ea698 .param/l "jr" 0 4 6, C4<001000>;
P_000001cd309ea6d0 .param/l "lw" 0 4 8, C4<100011>;
P_000001cd309ea708 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cd309ea740 .param/l "or_" 0 4 5, C4<100101>;
P_000001cd309ea778 .param/l "ori" 0 4 8, C4<001101>;
P_000001cd309ea7b0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cd309ea7e8 .param/l "sll" 0 4 6, C4<000000>;
P_000001cd309ea820 .param/l "slt" 0 4 5, C4<101010>;
P_000001cd309ea858 .param/l "slti" 0 4 8, C4<101010>;
P_000001cd309ea890 .param/l "srl" 0 4 6, C4<000010>;
P_000001cd309ea8c8 .param/l "sub" 0 4 5, C4<100010>;
P_000001cd309ea900 .param/l "subu" 0 4 5, C4<100011>;
P_000001cd309ea938 .param/l "sw" 0 4 8, C4<101011>;
P_000001cd309ea970 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cd309ea9a8 .param/l "xori" 0 4 8, C4<001110>;
v000001cd309de910_0 .var "ALUOp", 3 0;
v000001cd309de690_0 .var "ALUSrc", 0 0;
v000001cd309df450_0 .var "MemReadEn", 0 0;
v000001cd309df950_0 .var "MemWriteEn", 0 0;
v000001cd309de730_0 .var "MemtoReg", 0 0;
v000001cd309df090_0 .var "RegDst", 0 0;
v000001cd309ddf10_0 .var "RegWriteEn", 0 0;
v000001cd309dde70_0 .net "funct", 5 0, L_000001cd30a9f470;  alias, 1 drivers
v000001cd309df130_0 .var "hlt", 0 0;
v000001cd309df6d0_0 .net "opcode", 5 0, L_000001cd30a1d250;  alias, 1 drivers
v000001cd309def50_0 .net "rst", 0 0, v000001cd30a1cf30_0;  alias, 1 drivers
E_000001cd309e1fb0 .event anyedge, v000001cd309def50_0, v000001cd309df6d0_0, v000001cd309dde70_0;
S_000001cd309eba00 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001cd309e2830 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001cd30a17680 .functor BUFZ 32, L_000001cd30a9f790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cd309decd0_0 .net "Data_Out", 31 0, L_000001cd30a17680;  alias, 1 drivers
v000001cd309df810 .array "InstMem", 0 1023, 31 0;
v000001cd309de0f0_0 .net *"_ivl_0", 31 0, L_000001cd30a9f790;  1 drivers
v000001cd309df9f0_0 .net *"_ivl_3", 9 0, L_000001cd30a9fdd0;  1 drivers
v000001cd309de190_0 .net *"_ivl_4", 11 0, L_000001cd30a9f010;  1 drivers
L_000001cd30a52690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd309dfbd0_0 .net *"_ivl_7", 1 0, L_000001cd30a52690;  1 drivers
v000001cd309ded70_0 .net "addr", 31 0, v000001cd30a157f0_0;  alias, 1 drivers
v000001cd309df1d0_0 .var/i "i", 31 0;
L_000001cd30a9f790 .array/port v000001cd309df810, L_000001cd30a9f010;
L_000001cd30a9fdd0 .part v000001cd30a157f0_0, 0, 10;
L_000001cd30a9f010 .concat [ 10 2 0 0], L_000001cd30a9fdd0, L_000001cd30a52690;
S_000001cd309ebb90 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001cd30a16b20 .functor BUFZ 32, L_000001cd30a9f830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001cd30a168f0 .functor BUFZ 32, L_000001cd30a9fab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001cd309dfd10_0 .net *"_ivl_0", 31 0, L_000001cd30a9f830;  1 drivers
v000001cd309de2d0_0 .net *"_ivl_10", 6 0, L_000001cd30a9fb50;  1 drivers
L_000001cd30a52768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd309bf380_0 .net *"_ivl_13", 1 0, L_000001cd30a52768;  1 drivers
v000001cd309be7a0_0 .net *"_ivl_2", 6 0, L_000001cd30a9e250;  1 drivers
L_000001cd30a52720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001cd30a15570_0 .net *"_ivl_5", 1 0, L_000001cd30a52720;  1 drivers
v000001cd30a14c10_0 .net *"_ivl_8", 31 0, L_000001cd30a9fab0;  1 drivers
v000001cd30a14710_0 .net "clk", 0 0, L_000001cd30a16ab0;  alias, 1 drivers
v000001cd30a160b0_0 .var/i "i", 31 0;
v000001cd30a14670_0 .net "readData1", 31 0, L_000001cd30a16b20;  alias, 1 drivers
v000001cd30a15cf0_0 .net "readData2", 31 0, L_000001cd30a168f0;  alias, 1 drivers
v000001cd30a15e30_0 .net "readRegister1", 4 0, L_000001cd30a1bdb0;  alias, 1 drivers
v000001cd30a14fd0_0 .net "readRegister2", 4 0, L_000001cd30a9e390;  alias, 1 drivers
v000001cd30a15930 .array "registers", 31 0, 31 0;
v000001cd30a156b0_0 .net "rst", 0 0, v000001cd30a1cf30_0;  alias, 1 drivers
v000001cd30a15ed0_0 .net "we", 0 0, v000001cd309ddf10_0;  alias, 1 drivers
v000001cd30a15430_0 .net "writeData", 31 0, L_000001cd30ab0450;  alias, 1 drivers
v000001cd30a14850_0 .net "writeRegister", 4 0, L_000001cd30a9ed90;  alias, 1 drivers
E_000001cd309e27b0/0 .event negedge, v000001cd309def50_0;
E_000001cd309e27b0/1 .event posedge, v000001cd30a14710_0;
E_000001cd309e27b0 .event/or E_000001cd309e27b0/0, E_000001cd309e27b0/1;
L_000001cd30a9f830 .array/port v000001cd30a15930, L_000001cd30a9e250;
L_000001cd30a9e250 .concat [ 5 2 0 0], L_000001cd30a1bdb0, L_000001cd30a52720;
L_000001cd30a9fab0 .array/port v000001cd30a15930, L_000001cd30a9fb50;
L_000001cd30a9fb50 .concat [ 5 2 0 0], L_000001cd30a9e390, L_000001cd30a52768;
S_000001cd30982430 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001cd309ebb90;
 .timescale 0 0;
v000001cd309de230_0 .var/i "i", 31 0;
S_000001cd309825c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001cd309e2df0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001cd30a16c70 .functor NOT 1, v000001cd309df090_0, C4<0>, C4<0>, C4<0>;
v000001cd30a16010_0 .net *"_ivl_0", 0 0, L_000001cd30a16c70;  1 drivers
v000001cd30a148f0_0 .net "in1", 4 0, L_000001cd30a9e390;  alias, 1 drivers
v000001cd30a145d0_0 .net "in2", 4 0, L_000001cd30a1bc70;  alias, 1 drivers
v000001cd30a143f0_0 .net "out", 4 0, L_000001cd30a9ed90;  alias, 1 drivers
v000001cd30a15610_0 .net "s", 0 0, v000001cd309df090_0;  alias, 1 drivers
L_000001cd30a9ed90 .functor MUXZ 5, L_000001cd30a1bc70, L_000001cd30a9e390, L_000001cd30a16c70, C4<>;
S_000001cd309169c0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001cd309e26b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001cd30a16f80 .functor NOT 1, v000001cd309de730_0, C4<0>, C4<0>, C4<0>;
v000001cd30a142b0_0 .net *"_ivl_0", 0 0, L_000001cd30a16f80;  1 drivers
v000001cd30a15750_0 .net "in1", 31 0, v000001cd30a14530_0;  alias, 1 drivers
v000001cd30a14350_0 .net "in2", 31 0, v000001cd30a15a70_0;  alias, 1 drivers
v000001cd30a15f70_0 .net "out", 31 0, L_000001cd30ab0450;  alias, 1 drivers
v000001cd30a15d90_0 .net "s", 0 0, v000001cd309de730_0;  alias, 1 drivers
L_000001cd30ab0450 .functor MUXZ 32, v000001cd30a15a70_0, v000001cd30a14530_0, L_000001cd30a16f80, C4<>;
S_000001cd30916b50 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001cd30980ae0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001cd30980b18 .param/l "AND" 0 9 12, C4<0010>;
P_000001cd30980b50 .param/l "NOR" 0 9 12, C4<0101>;
P_000001cd30980b88 .param/l "OR" 0 9 12, C4<0011>;
P_000001cd30980bc0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001cd30980bf8 .param/l "SLL" 0 9 12, C4<1000>;
P_000001cd30980c30 .param/l "SLT" 0 9 12, C4<0110>;
P_000001cd30980c68 .param/l "SRL" 0 9 12, C4<1001>;
P_000001cd30980ca0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001cd30980cd8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001cd30980d10 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001cd30980d48 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001cd30a52be8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001cd30a16150_0 .net/2u *"_ivl_0", 31 0, L_000001cd30a52be8;  1 drivers
v000001cd30a14cb0_0 .net "opSel", 3 0, v000001cd309de910_0;  alias, 1 drivers
v000001cd30a14490_0 .net "operand1", 31 0, L_000001cd30ab1b70;  alias, 1 drivers
v000001cd30a159d0_0 .net "operand2", 31 0, L_000001cd30ab1e90;  alias, 1 drivers
v000001cd30a14530_0 .var "result", 31 0;
v000001cd30a15c50_0 .net "zero", 0 0, L_000001cd30ab1990;  alias, 1 drivers
E_000001cd309e2730 .event anyedge, v000001cd309de910_0, v000001cd30a14490_0, v000001cd309df8b0_0;
L_000001cd30ab1990 .cmp/eq 32, v000001cd30a14530_0, L_000001cd30a52be8;
S_000001cd30980d90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001cd30a16270 .param/l "RType" 0 4 2, C4<000000>;
P_000001cd30a162a8 .param/l "add" 0 4 5, C4<100000>;
P_000001cd30a162e0 .param/l "addi" 0 4 8, C4<001000>;
P_000001cd30a16318 .param/l "addu" 0 4 5, C4<100001>;
P_000001cd30a16350 .param/l "and_" 0 4 5, C4<100100>;
P_000001cd30a16388 .param/l "andi" 0 4 8, C4<001100>;
P_000001cd30a163c0 .param/l "beq" 0 4 10, C4<000100>;
P_000001cd30a163f8 .param/l "bne" 0 4 10, C4<000101>;
P_000001cd30a16430 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001cd30a16468 .param/l "j" 0 4 12, C4<000010>;
P_000001cd30a164a0 .param/l "jal" 0 4 12, C4<000011>;
P_000001cd30a164d8 .param/l "jr" 0 4 6, C4<001000>;
P_000001cd30a16510 .param/l "lw" 0 4 8, C4<100011>;
P_000001cd30a16548 .param/l "nor_" 0 4 5, C4<100111>;
P_000001cd30a16580 .param/l "or_" 0 4 5, C4<100101>;
P_000001cd30a165b8 .param/l "ori" 0 4 8, C4<001101>;
P_000001cd30a165f0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001cd30a16628 .param/l "sll" 0 4 6, C4<000000>;
P_000001cd30a16660 .param/l "slt" 0 4 5, C4<101010>;
P_000001cd30a16698 .param/l "slti" 0 4 8, C4<101010>;
P_000001cd30a166d0 .param/l "srl" 0 4 6, C4<000010>;
P_000001cd30a16708 .param/l "sub" 0 4 5, C4<100010>;
P_000001cd30a16740 .param/l "subu" 0 4 5, C4<100011>;
P_000001cd30a16778 .param/l "sw" 0 4 8, C4<101011>;
P_000001cd30a167b0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001cd30a167e8 .param/l "xori" 0 4 8, C4<001110>;
v000001cd30a15390_0 .var "PCsrc", 0 0;
v000001cd30a147b0_0 .net "funct", 5 0, L_000001cd30a9f470;  alias, 1 drivers
v000001cd30a14990_0 .net "opcode", 5 0, L_000001cd30a1d250;  alias, 1 drivers
v000001cd30a14a30_0 .net "operand1", 31 0, L_000001cd30a16b20;  alias, 1 drivers
v000001cd30a14b70_0 .net "operand2", 31 0, L_000001cd30ab1e90;  alias, 1 drivers
v000001cd30a154d0_0 .net "rst", 0 0, v000001cd30a1cf30_0;  alias, 1 drivers
E_000001cd309e2430/0 .event anyedge, v000001cd309def50_0, v000001cd309df6d0_0, v000001cd30a14670_0, v000001cd309df8b0_0;
E_000001cd309e2430/1 .event anyedge, v000001cd309dde70_0;
E_000001cd309e2430 .event/or E_000001cd309e2430/0, E_000001cd309e2430/1;
S_000001cd30969f10 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001cd30a15250 .array "DataMem", 0 1023, 31 0;
v000001cd30a14ad0_0 .net "address", 31 0, v000001cd30a14530_0;  alias, 1 drivers
v000001cd30a15890_0 .net "clock", 0 0, L_000001cd30a16f10;  1 drivers
v000001cd30a14d50_0 .net "data", 31 0, L_000001cd30a168f0;  alias, 1 drivers
v000001cd30a14df0_0 .var/i "i", 31 0;
v000001cd30a15a70_0 .var "q", 31 0;
v000001cd30a14e90_0 .net "rden", 0 0, v000001cd309df450_0;  alias, 1 drivers
v000001cd30a14f30_0 .net "wren", 0 0, v000001cd309df950_0;  alias, 1 drivers
E_000001cd309e24f0 .event posedge, v000001cd30a15890_0;
S_000001cd3096a0a0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001cd309d6c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001cd309e2530 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001cd30a15070_0 .net "PCin", 31 0, L_000001cd30a9e1b0;  alias, 1 drivers
v000001cd30a157f0_0 .var "PCout", 31 0;
v000001cd30a15b10_0 .net "clk", 0 0, L_000001cd30a16ab0;  alias, 1 drivers
v000001cd30a15110_0 .net "rst", 0 0, v000001cd30a1cf30_0;  alias, 1 drivers
    .scope S_000001cd30980d90;
T_0 ;
    %wait E_000001cd309e2430;
    %load/vec4 v000001cd30a154d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd30a15390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001cd30a14990_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001cd30a14a30_0;
    %load/vec4 v000001cd30a14b70_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001cd30a14990_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001cd30a14a30_0;
    %load/vec4 v000001cd30a14b70_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001cd30a14990_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001cd30a14990_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001cd30a14990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001cd30a147b0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001cd30a15390_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001cd3096a0a0;
T_1 ;
    %wait E_000001cd309e27b0;
    %load/vec4 v000001cd30a15110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cd30a157f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001cd30a15070_0;
    %assign/vec4 v000001cd30a157f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001cd309eba00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd309df1d0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001cd309df1d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cd309df1d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %load/vec4 v000001cd309df1d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd309df1d0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936451, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 539033602, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 2097160, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 537002107, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 537067643, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 537133179, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd309df810, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001cd309ed290;
T_3 ;
    %wait E_000001cd309e1fb0;
    %load/vec4 v000001cd309def50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001cd309df130_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd309df950_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd309de730_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001cd309df450_0, 0;
    %assign/vec4 v000001cd309df090_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001cd309df130_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001cd309de910_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001cd309de690_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd309ddf10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd309df950_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd309de730_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001cd309df450_0, 0, 1;
    %store/vec4 v000001cd309df090_0, 0, 1;
    %load/vec4 v000001cd309df6d0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309df130_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309df090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %load/vec4 v000001cd309dde70_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309df090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001cd309df090_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309df450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309ddf10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de730_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309df950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001cd309de690_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001cd309de910_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001cd309ebb90;
T_4 ;
    %wait E_000001cd309e27b0;
    %fork t_1, S_000001cd30982430;
    %jmp t_0;
    .scope S_000001cd30982430;
t_1 ;
    %load/vec4 v000001cd30a156b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd309de230_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001cd309de230_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cd309de230_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd30a15930, 0, 4;
    %load/vec4 v000001cd309de230_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd309de230_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001cd30a15ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001cd30a15430_0;
    %load/vec4 v000001cd30a14850_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd30a15930, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd30a15930, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001cd309ebb90;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001cd309ebb90;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd30a160b0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001cd30a160b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001cd30a160b0_0;
    %ix/getv/s 4, v000001cd30a160b0_0;
    %load/vec4a v000001cd30a15930, 4;
    %ix/getv/s 4, v000001cd30a160b0_0;
    %load/vec4a v000001cd30a15930, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001cd30a160b0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd30a160b0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001cd30916b50;
T_6 ;
    %wait E_000001cd309e2730;
    %load/vec4 v000001cd30a14cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %add;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %sub;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %and;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %or;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %xor;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %or;
    %inv;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001cd30a14490_0;
    %load/vec4 v000001cd30a159d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001cd30a159d0_0;
    %load/vec4 v000001cd30a14490_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001cd30a14490_0;
    %ix/getv 4, v000001cd30a159d0_0;
    %shiftl 4;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001cd30a14490_0;
    %ix/getv 4, v000001cd30a159d0_0;
    %shiftr 4;
    %assign/vec4 v000001cd30a14530_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001cd30969f10;
T_7 ;
    %wait E_000001cd309e24f0;
    %load/vec4 v000001cd30a14e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001cd30a14ad0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001cd30a15250, 4;
    %assign/vec4 v000001cd30a15a70_0, 0;
T_7.0 ;
    %load/vec4 v000001cd30a14f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001cd30a14d50_0;
    %ix/getv 3, v000001cd30a14ad0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd30a15250, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001cd30969f10;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd30a14df0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001cd30a14df0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001cd30a14df0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001cd30a15250, 0, 4;
    %load/vec4 v000001cd30a14df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd30a14df0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001cd30969f10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001cd30a14df0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001cd30a14df0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001cd30a14df0_0;
    %load/vec4a v000001cd30a15250, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001cd30a14df0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001cd30a14df0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001cd30a14df0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001cd309d6c60;
T_10 ;
    %wait E_000001cd309e27b0;
    %load/vec4 v000001cd30a1cfd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001cd30a1c350_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001cd30a1c350_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001cd30a1c350_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001cd309d6940;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd30a1ce90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd30a1cf30_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001cd309d6940;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001cd30a1ce90_0;
    %inv;
    %assign/vec4 v000001cd30a1ce90_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001cd309d6940;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./JR_Dependency(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001cd30a1cf30_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001cd30a1cf30_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001cd30a1be50_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
