Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Jul 16 12:43:39 2020
| Host         : ROCLULT-1L1Y2Y0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (14)
7. checking multiple_clock (91)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (91)
-------------------------------
 There are 91 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.524        0.000                      0                  188        0.135        0.000                      0                  188        2.867        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.524        0.000                      0                  188        0.249        0.000                      0                  188        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.526        0.000                      0                  188        0.249        0.000                      0                  188        2.867        0.000                       0                    93  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.524        0.000                      0                  188        0.135        0.000                      0                  188  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.524        0.000                      0                  188        0.135        0.000                      0                  188  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.530ns (45.678%)  route 3.009ns (54.322%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.533     4.706    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.429     5.333    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.316    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.316    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.090    -0.342    box_y_reg_reg[6]
    SLICE_X8Y107         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.213 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.462    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.156    -0.272    box_y_dir_reg_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.227    box_y_dir_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.866    -0.806    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.476    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[8]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.213 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.213    box_x_reg_reg[8]_i_1_n_6
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.265ns (73.919%)  route 0.094ns (26.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.094    -0.334    box_x_reg_reg[4]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[4]_i_1_n_6
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[2]
    SLICE_X3Y110         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[0]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105    -0.463    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[10]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.210 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[8]_i_1_n_4
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[6]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[4]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 box_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[9]/Q
                         net (fo=7, routed)           0.079    -0.349    box_x_reg_reg[9]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.203 r  box_x_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    box_x_reg_reg[8]_i_1_n_5
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    box_x_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.597    -0.567    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.308    box_cntr_reg_reg[23]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.805    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105    -0.462    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.329    box_y_reg_reg[8]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.200 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.200    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.134    -0.462    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y101     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y103     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y103     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y105     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y105     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y105     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y101     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y106     box_cntr_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y101     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y103     box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y103     box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y105     box_cntr_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y105     box_cntr_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y105     box_cntr_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y101     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y106     box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y106     box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y106     box_cntr_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y107     box_cntr_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y109     box_x_dir_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y108     box_y_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y108     box_y_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y106     box_y_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y106     box_y_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.239    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.239    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.239    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.239    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.221    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.221    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.221    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.618ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.113     5.745    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.221    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.221    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.618    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.530ns (45.678%)  route 3.009ns (54.322%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.533     4.706    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.429     5.334    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.334    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.113     5.746    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.317    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.708    

Slack (MET) :             0.708ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.113     5.746    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.317    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.317    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.090    -0.342    box_y_reg_reg[6]
    SLICE_X8Y107         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.213 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.462    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.156    -0.272    box_y_dir_reg_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.227    box_y_dir_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.866    -0.806    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.238    -0.568    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.476    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[8]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.213 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.213    box_x_reg_reg[8]_i_1_n_6
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.265ns (73.919%)  route 0.094ns (26.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.094    -0.334    box_x_reg_reg[4]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[4]_i_1_n_6
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[2]
    SLICE_X3Y110         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[0]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105    -0.463    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[10]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.210 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[8]_i_1_n_4
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[6]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[4]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.236    -0.568    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.463    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 box_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[9]/Q
                         net (fo=7, routed)           0.079    -0.349    box_x_reg_reg[9]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.203 r  box_x_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    box_x_reg_reg[8]_i_1_n_5
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
                         clock pessimism              0.237    -0.569    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.464    box_x_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.597    -0.567    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.308    box_cntr_reg_reg[23]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.805    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105    -0.462    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.329    box_y_reg_reg[8]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.200 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.200    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.596    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.134    -0.462    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y101     box_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y103     box_cntr_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y103     box_cntr_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y105     box_cntr_reg_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y105     box_cntr_reg_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y105     box_cntr_reg_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y101     box_cntr_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X5Y106     box_cntr_reg_reg[20]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y101     box_cntr_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y103     box_cntr_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y103     box_cntr_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y105     box_cntr_reg_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y105     box_cntr_reg_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y105     box_cntr_reg_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y101     box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y106     box_cntr_reg_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y106     box_cntr_reg_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y106     box_cntr_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y107     box_cntr_reg_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X5Y109     box_x_dir_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X3Y111     box_x_reg_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y108     box_y_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y108     box_y_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y106     box_y_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X8Y106     box_y_reg_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.530ns (45.678%)  route 3.009ns (54.322%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.533     4.706    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.429     5.333    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.316    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.316    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.090    -0.342    box_y_reg_reg[6]
    SLICE_X8Y107         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.213 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.114    -0.482    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.348    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.156    -0.272    box_y_dir_reg_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.227    box_y_dir_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.866    -0.806    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.362    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[8]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.213 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.213    box_x_reg_reg[8]_i_1_n_6
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.114    -0.455    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.350    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.265ns (73.919%)  route 0.094ns (26.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.094    -0.334    box_x_reg_reg[4]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[4]_i_1_n_6
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.349    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[2]
    SLICE_X3Y110         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[0]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105    -0.349    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[10]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.210 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[8]_i_1_n_4
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.114    -0.455    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.350    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[6]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[4]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.349    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 box_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[9]/Q
                         net (fo=7, routed)           0.079    -0.349    box_x_reg_reg[9]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.203 r  box_x_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    box_x_reg_reg[8]_i_1_n_5
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.114    -0.455    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.350    box_x_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.597    -0.567    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.308    box_cntr_reg_reg[23]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.805    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.114    -0.453    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105    -0.348    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.329    box_y_reg_reg[8]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.200 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.200    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.114    -0.482    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.134    -0.348    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[1]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[2]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.547ns  (logic 2.530ns (45.612%)  route 3.017ns (54.388%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.541     4.714    vga_green_reg[3]_i_1_n_0
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X2Y109         FDSE                                         r  vga_green_reg_reg[3]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X2Y109         FDSE (Setup_fdse_C_S)       -0.524     5.238    vga_green_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.238    
                         arrival time                          -4.714    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[0]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[1]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[2]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.436ns  (logic 2.530ns (46.542%)  route 2.906ns (53.458%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.436ns = ( 5.298 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.427     3.991    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.115 r  vga_red_reg[3]_i_1/O
                         net (fo=4, routed)           0.488     4.603    vga_red_reg[3]_i_1_n_0
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.585     5.298    pxl_clk
    SLICE_X6Y109         FDSE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.560     5.858    
                         clock uncertainty           -0.114     5.744    
    SLICE_X6Y109         FDSE (Setup_fdse_C_S)       -0.524     5.220    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.220    
                         arrival time                          -4.603    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_green_reg_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.530ns (45.678%)  route 3.009ns (54.322%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 5.300 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.484     4.048    vga_red_reg[3]_i_7_n_0
    SLICE_X2Y109         LUT6 (Prop_lut6_I4_O)        0.124     4.172 r  vga_green_reg[3]_i_1/O
                         net (fo=4, routed)           0.533     4.706    vga_green_reg[3]_i_1_n_0
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.587     5.300    pxl_clk
    SLICE_X1Y109         FDSE                                         r  vga_green_reg_reg[0]/C
                         clock pessimism              0.576     5.876    
                         clock uncertainty           -0.114     5.762    
    SLICE_X1Y109         FDSE (Setup_fdse_C_S)       -0.429     5.333    vga_green_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -4.706    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[1]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.316    vga_blue_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 box_x_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_blue_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.442ns  (logic 2.530ns (46.489%)  route 2.912ns (53.511%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 5.299 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.833ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.707    -0.833    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.456    -0.377 f  box_x_reg_reg[3]/Q
                         net (fo=8, routed)           0.491     0.114    box_x_reg_reg[3]
    SLICE_X4Y109         LUT1 (Prop_lut1_I0_O)        0.124     0.238 r  vga_red_reg[3]_i_95/O
                         net (fo=1, routed)           0.000     0.238    vga_red_reg[3]_i_95_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.788 r  vga_red_reg_reg[3]_i_89/CO[3]
                         net (fo=1, routed)           0.000     0.788    vga_red_reg_reg[3]_i_89_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.902 r  vga_red_reg_reg[3]_i_61/CO[3]
                         net (fo=1, routed)           0.000     0.902    vga_red_reg_reg[3]_i_61_n_0
    SLICE_X4Y111         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.236 r  vga_red_reg_reg[3]_i_60/O[1]
                         net (fo=1, routed)           0.598     1.834    plusOp2[11]
    SLICE_X4Y108         LUT2 (Prop_lut2_I1_O)        0.303     2.137 r  vga_red_reg[3]_i_36/O
                         net (fo=1, routed)           0.000     2.137    vga_red_reg[3]_i_36_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.538 r  vga_red_reg_reg[3]_i_22/CO[3]
                         net (fo=1, routed)           0.902     3.440    vga_red_reg_reg[3]_i_22_n_0
    SLICE_X5Y108         LUT5 (Prop_lut5_I0_O)        0.124     3.564 f  vga_red_reg[3]_i_7/O
                         net (fo=3, routed)           0.287     3.851    vga_red_reg[3]_i_7_n_0
    SLICE_X5Y108         LUT6 (Prop_lut6_I4_O)        0.124     3.975 r  vga_blue_reg[3]_i_1/O
                         net (fo=4, routed)           0.634     4.609    vga_blue_reg[3]_i_1_n_0
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    E3                                                0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     8.145 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.307    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     1.983 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     3.622    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.713 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          1.586     5.299    pxl_clk
    SLICE_X5Y108         FDSE                                         r  vga_blue_reg_reg[2]/C
                         clock pessimism              0.560     5.859    
                         clock uncertainty           -0.114     5.745    
    SLICE_X5Y108         FDSE (Setup_fdse_C_S)       -0.429     5.316    vga_blue_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.316    
                         arrival time                          -4.609    
  -------------------------------------------------------------------
                         slack                                  0.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.293ns (76.441%)  route 0.090ns (23.559%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y107         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[6]/Q
                         net (fo=7, routed)           0.090    -0.342    box_y_reg_reg[6]
    SLICE_X8Y107         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129    -0.213 r  box_y_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.213    box_y_reg_reg[4]_i_1_n_4
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y107         FDRE                                         r  box_y_reg_reg[7]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.114    -0.482    
    SLICE_X8Y107         FDRE (Hold_fdre_C_D)         0.134    -0.348    box_y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 box_y_dir_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_dir_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_y_dir_reg/Q
                         net (fo=14, routed)          0.156    -0.272    box_y_dir_reg_n_0
    SLICE_X5Y109         LUT4 (Prop_lut4_I3_O)        0.045    -0.227 r  box_y_dir_i_1/O
                         net (fo=1, routed)           0.000    -0.227    box_y_dir_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.866    -0.806    pxl_clk
    SLICE_X5Y109         FDRE                                         r  box_y_dir_reg/C
                         clock pessimism              0.238    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X5Y109         FDRE (Hold_fdre_C_D)         0.092    -0.362    box_y_dir_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 box_x_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[8]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[8]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.213 r  box_x_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.213    box_x_reg_reg[8]_i_1_n_6
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.114    -0.455    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.350    box_x_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.265ns (73.919%)  route 0.094ns (26.081%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.094    -0.334    box_x_reg_reg[4]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.210 r  box_x_reg_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[4]_i_1_n_6
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[5]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.349    box_x_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_x_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[2]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[2]
    SLICE_X3Y110         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[0]_i_1_n_4
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y110         FDRE                                         r  box_x_reg_reg[3]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X3Y110         FDRE (Hold_fdre_C_D)         0.105    -0.349    box_x_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_x_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[10]/Q
                         net (fo=7, routed)           0.091    -0.337    box_x_reg_reg[10]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.210 r  box_x_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.210    box_x_reg_reg[8]_i_1_n_4
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[11]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.114    -0.455    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.350    box_x_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 box_x_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.569%)  route 0.091ns (25.431%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.596    -0.568    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  box_x_reg_reg[6]/Q
                         net (fo=7, routed)           0.091    -0.336    box_x_reg_reg[6]
    SLICE_X3Y111         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.209 r  box_x_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.209    box_x_reg_reg[4]_i_1_n_4
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.869    -0.804    pxl_clk
    SLICE_X3Y111         FDRE                                         r  box_x_reg_reg[7]/C
                         clock pessimism              0.236    -0.568    
                         clock uncertainty            0.114    -0.454    
    SLICE_X3Y111         FDRE (Hold_fdre_C_D)         0.105    -0.349    box_x_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 box_x_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_x_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.287ns (78.372%)  route 0.079ns (21.628%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.595    -0.569    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  box_x_reg_reg[9]/Q
                         net (fo=7, routed)           0.079    -0.349    box_x_reg_reg[9]
    SLICE_X3Y112         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146    -0.203 r  box_x_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.203    box_x_reg_reg[8]_i_1_n_5
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.806    pxl_clk
    SLICE_X3Y112         FDRE                                         r  box_x_reg_reg[10]/C
                         clock pessimism              0.237    -0.569    
                         clock uncertainty            0.114    -0.455    
    SLICE_X3Y112         FDRE (Hold_fdre_C_D)         0.105    -0.350    box_x_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box_cntr_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_cntr_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.597    -0.567    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  box_cntr_reg_reg[23]/Q
                         net (fo=2, routed)           0.118    -0.308    box_cntr_reg_reg[23]
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.200 r  box_cntr_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.200    box_cntr_reg_reg[20]_i_1_n_4
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.867    -0.805    pxl_clk
    SLICE_X5Y106         FDRE                                         r  box_cntr_reg_reg[23]/C
                         clock pessimism              0.238    -0.567    
                         clock uncertainty            0.114    -0.453    
    SLICE_X5Y106         FDRE (Hold_fdre_C_D)         0.105    -0.348    box_cntr_reg_reg[23]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box_y_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            box_y_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.293ns (73.914%)  route 0.103ns (26.086%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.568    -0.596    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y108         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  box_y_reg_reg[8]/Q
                         net (fo=7, routed)           0.103    -0.329    box_y_reg_reg[8]
    SLICE_X8Y108         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.200 r  box_y_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.200    box_y_reg_reg[8]_i_1_n_6
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=91, routed)          0.839    -0.834    pxl_clk
    SLICE_X8Y108         FDRE                                         r  box_y_reg_reg[9]/C
                         clock pessimism              0.238    -0.596    
                         clock uncertainty            0.114    -0.482    
    SLICE_X8Y108         FDRE (Hold_fdre_C_D)         0.134    -0.348    box_y_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.148    





