Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Sampler_tb_behav xil_defaultlib.Sampler_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandA.v:47]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'sel' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Sampler/Sampler.srcs/sources_1/imports/MLDSA/ExpandMASK.v:70]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_a' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:187]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 23 for port 'y_q_b' [C:/Users/fossu/Desktop/ML_DSA_Syn/IMP/Sampler/Sampler.srcs/sim_1/new/Sampler_tb.v:188]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
