#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26eb670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26eb800 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x26e2e00 .functor NOT 1, L_0x271f430, C4<0>, C4<0>, C4<0>;
L_0x26f88d0 .functor XOR 1, L_0x271f050, L_0x271f1a0, C4<0>, C4<0>;
L_0x26e9850 .functor XOR 1, L_0x26f88d0, L_0x271f2c0, C4<0>, C4<0>;
v0x271e0e0_0 .net *"_ivl_10", 0 0, L_0x271f2c0;  1 drivers
v0x271e1e0_0 .net *"_ivl_12", 0 0, L_0x26e9850;  1 drivers
v0x271e2c0_0 .net *"_ivl_2", 0 0, L_0x271efb0;  1 drivers
v0x271e380_0 .net *"_ivl_4", 0 0, L_0x271f050;  1 drivers
v0x271e460_0 .net *"_ivl_6", 0 0, L_0x271f1a0;  1 drivers
v0x271e590_0 .net *"_ivl_8", 0 0, L_0x26f88d0;  1 drivers
v0x271e670_0 .var "clk", 0 0;
v0x271e710_0 .var/2u "stats1", 159 0;
v0x271e7d0_0 .var/2u "strobe", 0 0;
v0x271e890_0 .net "tb_match", 0 0, L_0x271f430;  1 drivers
v0x271e950_0 .net "tb_mismatch", 0 0, L_0x26e2e00;  1 drivers
v0x271ea10_0 .net "wavedrom_enable", 0 0, v0x271d310_0;  1 drivers
v0x271eae0_0 .net "wavedrom_title", 511 0, v0x271d3d0_0;  1 drivers
v0x271ebb0_0 .net "x", 0 0, v0x271d490_0;  1 drivers
v0x271ec50_0 .net "y", 0 0, v0x271d530_0;  1 drivers
v0x271ecf0_0 .net "z_dut", 0 0, v0x271dde0_0;  1 drivers
v0x271edc0_0 .net "z_ref", 0 0, L_0x26e3440;  1 drivers
L_0x271efb0 .concat [ 1 0 0 0], L_0x26e3440;
L_0x271f050 .concat [ 1 0 0 0], L_0x26e3440;
L_0x271f1a0 .concat [ 1 0 0 0], v0x271dde0_0;
L_0x271f2c0 .concat [ 1 0 0 0], L_0x26e3440;
L_0x271f430 .cmp/eeq 1, L_0x271efb0, L_0x26e9850;
S_0x26f3570 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x26eb800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x26e30e0 .functor XOR 1, v0x271d490_0, v0x271d530_0, C4<0>, C4<0>;
L_0x26e3440 .functor NOT 1, L_0x26e30e0, C4<0>, C4<0>, C4<0>;
v0x26e9a50_0 .net *"_ivl_0", 0 0, L_0x26e30e0;  1 drivers
v0x26e9af0_0 .net "x", 0 0, v0x271d490_0;  alias, 1 drivers
v0x26e2ba0_0 .net "y", 0 0, v0x271d530_0;  alias, 1 drivers
v0x26e2ed0_0 .net "z", 0 0, L_0x26e3440;  alias, 1 drivers
S_0x271cba0 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0x26eb800;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x26e3550_0 .net "clk", 0 0, v0x271e670_0;  1 drivers
v0x271d310_0 .var "wavedrom_enable", 0 0;
v0x271d3d0_0 .var "wavedrom_title", 511 0;
v0x271d490_0 .var "x", 0 0;
v0x271d530_0 .var "y", 0 0;
E_0x26f2d60/0 .event negedge, v0x26e3550_0;
E_0x26f2d60/1 .event posedge, v0x26e3550_0;
E_0x26f2d60 .event/or E_0x26f2d60/0, E_0x26f2d60/1;
E_0x26f2f90 .event negedge, v0x26e3550_0;
E_0x26f31e0 .event posedge, v0x26e3550_0;
S_0x271ce90 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x271cba0;
 .timescale -12 -12;
v0x26e31f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x271d0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x271cba0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x271d680 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x26eb800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
P_0x271d860 .param/l "ONE" 0 4 8, C4<01>;
P_0x271d8a0 .param/l "TWO" 0 4 8, C4<10>;
P_0x271d8e0 .param/l "ZERO" 0 4 8, C4<00>;
v0x271dae0_0 .var "state", 1 0;
v0x271dbe0_0 .net "x", 0 0, v0x271d490_0;  alias, 1 drivers
v0x271dcf0_0 .net "y", 0 0, v0x271d530_0;  alias, 1 drivers
v0x271dde0_0 .var "z", 0 0;
E_0x26dc9f0 .event anyedge, v0x271dae0_0;
E_0x26ee0e0 .event anyedge, v0x26e2ba0_0, v0x26e9af0_0;
S_0x271dee0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x26eb800;
 .timescale -12 -12;
E_0x26ee400 .event anyedge, v0x271e7d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x271e7d0_0;
    %nor/r;
    %assign/vec4 v0x271e7d0_0, 0;
    %wait E_0x26ee400;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x271cba0;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x271d530_0, 0;
    %assign/vec4 v0x271d490_0, 0;
    %wait E_0x26f2f90;
    %wait E_0x26f31e0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x271d490_0, 0;
    %assign/vec4 v0x271d530_0, 0;
    %wait E_0x26f31e0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x271d490_0, 0;
    %assign/vec4 v0x271d530_0, 0;
    %wait E_0x26f31e0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x271d490_0, 0;
    %assign/vec4 v0x271d530_0, 0;
    %wait E_0x26f31e0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x271d490_0, 0;
    %assign/vec4 v0x271d530_0, 0;
    %wait E_0x26f2f90;
    %fork TD_tb.stim1.wavedrom_stop, S_0x271d0f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f2d60;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x271d530_0, 0;
    %assign/vec4 v0x271d490_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x271d680;
T_4 ;
    %wait E_0x26ee0e0;
    %load/vec4 v0x271dbe0_0;
    %load/vec4 v0x271dcf0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x271dae0_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x271dae0_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x271dae0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x271dae0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x271d680;
T_5 ;
    %wait E_0x26dc9f0;
    %load/vec4 v0x271dae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x271dde0_0, 0;
    %jmp T_5.3;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x271dde0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x271dde0_0, 0;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26eb800;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x271e7d0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26eb800;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x271e670_0;
    %inv;
    %store/vec4 v0x271e670_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26eb800;
T_8 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26e3550_0, v0x271e950_0, v0x271ebb0_0, v0x271ec50_0, v0x271edc0_0, v0x271ecf0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26eb800;
T_9 ;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_9.1 ;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x271e710_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26eb800;
T_10 ;
    %wait E_0x26f2d60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x271e710_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271e710_0, 4, 32;
    %load/vec4 v0x271e890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271e710_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x271e710_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271e710_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x271edc0_0;
    %load/vec4 v0x271edc0_0;
    %load/vec4 v0x271ecf0_0;
    %xor;
    %load/vec4 v0x271edc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271e710_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x271e710_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x271e710_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/mt2015_q4b/iter0/response18/top_module.sv";
