# Polimi_Reti_Logiche_2024-2025
Progetto realizzato per il corso "PROVA FINALE (PROGETTO DI RETI LOGICHE)" nell'anno accademico 2023/2024. 

## Project Description
This project implements a hardware module described in VHDL that interfaces with a memory unit and processes input sequences according to specific logic. The system reads a sequence of K words (W) from memory, where W values range between 0 and 255. It processes the sequence by replacing zeros with the last non-zero value and assigns a credibility score (C) to each word, which updates dynamically based on the sequence structure. The module follows a synchronous design with clocked operations and handles reset conditions to ensure proper initialization and execution.

[Requirements](https://github.com/YanaSiao/Polimi_Reti_Logiche_2024-2025/blob/main/Specifica.pdf)
[Final documentation](https://github.com/YanaSiao/Polimi_Reti_Logiche_2024-2025/blob/main/Siao-Viceconti%20RL.pdf)

## Authors
- [Yana Siao](https://github.com/YanaSiao)
- [Veronica Viceconti](https://github.com/VeronicaViceconti)
