// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _product_HH_
#define _product_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_mul_mul_14s_14s_28_3_1.h"

namespace ap_rtl {

struct product : public sc_module {
    // Port declarations 9
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<14> > a_V;
    sc_in< sc_lv<14> > w_V;
    sc_out< sc_lv<14> > ap_return;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    product(sc_module_name name);
    SC_HAS_PROCESS(product);

    ~product();

    sc_trace_file* mVcdFile;

    myproject_mul_mul_14s_14s_28_3_1<1,3,14,14,28>* myproject_mul_mul_14s_14s_28_3_1_U7;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<28> > grp_fu_270_p2;
    sc_signal< sc_lv<28> > r_V_2_reg_288;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<1> > p_Result_s_reg_297;
    sc_signal< sc_lv<1> > tmp_25_reg_303;
    sc_signal< sc_lv<14> > p_Val2_4_fu_89_p2;
    sc_signal< sc_lv<14> > p_Val2_4_reg_308;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > carry_2_fu_109_p2;
    sc_signal< sc_lv<1> > carry_2_reg_314;
    sc_signal< sc_lv<1> > p_Result_8_fu_115_p3;
    sc_signal< sc_lv<1> > p_Result_8_reg_319;
    sc_signal< sc_lv<1> > Range1_all_ones_fu_139_p2;
    sc_signal< sc_lv<1> > Range1_all_ones_reg_324;
    sc_signal< sc_lv<1> > Range1_all_zeros_fu_145_p2;
    sc_signal< sc_lv<1> > Range1_all_zeros_reg_329;
    sc_signal< sc_lv<1> > phitmp_demorgan_fu_178_p2;
    sc_signal< sc_lv<1> > phitmp_demorgan_reg_334;
    sc_signal< sc_lv<1> > brmerge114_demorgan_fu_184_p2;
    sc_signal< sc_lv<1> > brmerge114_demorgan_reg_340;
    sc_signal< sc_lv<14> > tmp_23_cast_fu_86_p1;
    sc_signal< sc_lv<14> > p_Val2_3_fu_70_p4;
    sc_signal< sc_lv<1> > tmp_26_fu_95_p3;
    sc_signal< sc_lv<1> > p_Result_7_fu_79_p3;
    sc_signal< sc_lv<1> > rev_fu_103_p2;
    sc_signal< sc_lv<2> > p_Result_s_31_fu_130_p4;
    sc_signal< sc_lv<1> > tmp_29_fu_151_p3;
    sc_signal< sc_lv<1> > Range2_all_ones_fu_123_p3;
    sc_signal< sc_lv<1> > rev2_fu_158_p2;
    sc_signal< sc_lv<1> > p_s_fu_164_p2;
    sc_signal< sc_lv<1> > deleted_ones_fu_170_p3;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<1> > deleted_zeros_fu_190_p3;
    sc_signal< sc_lv<1> > p_not_fu_195_p2;
    sc_signal< sc_lv<1> > brmerge_fu_201_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_206_p2;
    sc_signal< sc_lv<1> > tmp1_demorgan_fu_217_p2;
    sc_signal< sc_lv<1> > tmp1_fu_221_p2;
    sc_signal< sc_lv<1> > underflow_fu_227_p2;
    sc_signal< sc_lv<1> > overflow_fu_211_p2;
    sc_signal< sc_lv<1> > tmp2_fu_238_p2;
    sc_signal< sc_lv<1> > brmerge5_fu_232_p2;
    sc_signal< sc_lv<1> > underflow_not_fu_243_p2;
    sc_signal< sc_lv<14> > p_Val2_6_mux_fu_248_p3;
    sc_signal< sc_lv<14> > p_Val2_6_fu_255_p3;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_state3;
    static const sc_lv<5> ap_ST_fsm_state4;
    static const sc_lv<5> ap_ST_fsm_state5;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<14> ap_const_lv14_1FFF;
    static const sc_lv<14> ap_const_lv14_2000;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_Range1_all_ones_fu_139_p2();
    void thread_Range1_all_zeros_fu_145_p2();
    void thread_Range2_all_ones_fu_123_p3();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_brmerge114_demorgan_fu_184_p2();
    void thread_brmerge5_fu_232_p2();
    void thread_brmerge_fu_201_p2();
    void thread_carry_2_fu_109_p2();
    void thread_deleted_ones_fu_170_p3();
    void thread_deleted_zeros_fu_190_p3();
    void thread_overflow_fu_211_p2();
    void thread_p_Result_7_fu_79_p3();
    void thread_p_Result_8_fu_115_p3();
    void thread_p_Result_s_31_fu_130_p4();
    void thread_p_Val2_3_fu_70_p4();
    void thread_p_Val2_4_fu_89_p2();
    void thread_p_Val2_6_fu_255_p3();
    void thread_p_Val2_6_mux_fu_248_p3();
    void thread_p_not_fu_195_p2();
    void thread_p_s_fu_164_p2();
    void thread_phitmp_demorgan_fu_178_p2();
    void thread_rev2_fu_158_p2();
    void thread_rev_fu_103_p2();
    void thread_tmp1_demorgan_fu_217_p2();
    void thread_tmp1_fu_221_p2();
    void thread_tmp2_fu_238_p2();
    void thread_tmp_23_cast_fu_86_p1();
    void thread_tmp_26_fu_95_p3();
    void thread_tmp_29_fu_151_p3();
    void thread_tmp_8_fu_206_p2();
    void thread_underflow_fu_227_p2();
    void thread_underflow_not_fu_243_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
