INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:01:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 buffer41/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer40/outs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 1.573ns (21.142%)  route 5.867ns (78.858%))
  Logic Levels:           21  (CARRY4=3 LUT3=5 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    buffer41/clk
                         FDRE                                         r  buffer41/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer41/outs_reg[5]/Q
                         net (fo=31, unplaced)        0.486     1.220    buffer41/control/Q[3]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.339 f  buffer41/control/transmitValue_i_4__49/O
                         net (fo=49, unplaced)        0.326     1.665    init0/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     1.708 f  init0/control/transmitValue_i_3__86/O
                         net (fo=83, unplaced)        0.339     2.047    fork55/control/generateBlocks[1].regblock/init0_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     2.090 r  fork55/control/generateBlocks[1].regblock/transmitValue_i_3__0/O
                         net (fo=37, unplaced)        0.452     2.542    init18/control/p_1_in_121
                         LUT6 (Prop_lut6_I1_O)        0.043     2.585 r  init18/control/transmitValue_i_4__3/O
                         net (fo=39, unplaced)        0.320     2.905    init18/control/fullReg_reg_4
                         LUT6 (Prop_lut6_I4_O)        0.043     2.948 r  init18/control/Memory[2][0]_i_51/O
                         net (fo=1, unplaced)         0.377     3.325    cmpi2/Memory_reg[2][0]_i_8_3
                         LUT3 (Prop_lut3_I0_O)        0.043     3.368 r  cmpi2/Memory[2][0]_i_24/O
                         net (fo=1, unplaced)         0.000     3.368    cmpi2/Memory[2][0]_i_24_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     3.614 r  cmpi2/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, unplaced)         0.007     3.621    cmpi2/Memory_reg[2][0]_i_8_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     3.671 r  cmpi2/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.671    cmpi2/Memory_reg[2][0]_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     3.793 f  cmpi2/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=9, unplaced)         0.285     4.078    buffer95/fifo/result[0]
                         LUT3 (Prop_lut3_I0_O)        0.122     4.200 f  buffer95/fifo/Head[1]_i_3/O
                         net (fo=5, unplaced)         0.272     4.472    buffer95/fifo/buffer95_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     4.515 r  buffer95/fifo/transmitValue_i_5__10/O
                         net (fo=1, unplaced)         0.244     4.759    init18/control/transmitValue_i_3__51_0
                         LUT6 (Prop_lut6_I4_O)        0.043     4.802 f  init18/control/transmitValue_i_4__16/O
                         net (fo=2, unplaced)         0.255     5.057    init18/control/transmitValue_i_4__16_n_0
                         LUT6 (Prop_lut6_I2_O)        0.043     5.100 r  init18/control/transmitValue_i_5__28/O
                         net (fo=4, unplaced)         0.268     5.368    init18/control/transmitValue_i_5__28_n_0
                         LUT5 (Prop_lut5_I4_O)        0.043     5.411 f  init18/control/transmitValue_i_4__43/O
                         net (fo=2, unplaced)         0.255     5.666    init18/control/transmitValue_reg_29
                         LUT5 (Prop_lut5_I4_O)        0.043     5.709 f  init18/control/transmitValue_i_3__48/O
                         net (fo=4, unplaced)         0.268     5.977    init18/control/transmitValue_reg_26
                         LUT6 (Prop_lut6_I2_O)        0.043     6.020 r  init18/control/Memory[0][31]_i_5/O
                         net (fo=2, unplaced)         0.255     6.275    fork45/control/generateBlocks[9].regblock/branch_ready__2_22
                         LUT3 (Prop_lut3_I1_O)        0.043     6.318 f  fork45/control/generateBlocks[9].regblock/transmitValue_i_2__67/O
                         net (fo=2, unplaced)         0.255     6.573    fork45/control/generateBlocks[13].regblock/transmitValue_i_2__61_1
                         LUT6 (Prop_lut6_I5_O)        0.043     6.616 f  fork45/control/generateBlocks[13].regblock/fullReg_i_8__0/O
                         net (fo=2, unplaced)         0.388     7.004    fork45/control/generateBlocks[7].regblock/transmitValue_reg_1
                         LUT6 (Prop_lut6_I1_O)        0.043     7.047 f  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__61/O
                         net (fo=3, unplaced)         0.262     7.309    fork44/control/generateBlocks[1].regblock/anyBlockStop
                         LUT4 (Prop_lut4_I1_O)        0.043     7.352 r  fork44/control/generateBlocks[1].regblock/dataReg[5]_i_4/O
                         net (fo=5, unplaced)         0.272     7.624    fork15/control/generateBlocks[3].regblock/addi5_result_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.667 r  fork15/control/generateBlocks[3].regblock/outs[5]_i_1__0/O
                         net (fo=7, unplaced)         0.281     7.948    buffer40/outs_reg[5]_1[0]
                         FDRE                                         r  buffer40/outs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1351, unset)         0.483     8.183    buffer40/clk
                         FDRE                                         r  buffer40/outs_reg[0]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     7.955    buffer40/outs_reg[0]
  -------------------------------------------------------------------
                         required time                          7.955    
                         arrival time                          -7.948    
  -------------------------------------------------------------------
                         slack                                  0.007    




