{
  "module_name": "tegra186_asrc.h",
  "hash_id": "a811b7acb84a3ea01030a0a9a0381d00dc7acef52b141e7c099f47335e01e8d0",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/tegra/tegra186_asrc.h",
  "human_readable_source": " \n \n\n#ifndef __TEGRA186_ASRC_H__\n#define __TEGRA186_ASRC_H__\n\n \n#define TEGRA186_ASRC_CFG\t\t\t\t0x0\n#define TEGRA186_ASRC_RATIO_INT_PART\t\t\t0x4\n#define TEGRA186_ASRC_RATIO_FRAC_PART\t\t\t0x8\n#define TEGRA186_ASRC_RATIO_LOCK_STATUS\t\t\t0xc\n#define TEGRA186_ASRC_MUTE_UNMUTE_DURATION\t\t0x10\n#define TEGRA186_ASRC_TX_THRESHOLD\t\t\t0x14\n#define TEGRA186_ASRC_RX_THRESHOLD\t\t\t0x18\n#define TEGRA186_ASRC_RATIO_COMP\t\t\t0x1c\n#define TEGRA186_ASRC_RX_STATUS\t\t\t\t0x20\n#define TEGRA186_ASRC_RX_CIF_CTRL\t\t\t0x24\n#define TEGRA186_ASRC_TX_STATUS\t\t\t\t0x2c\n#define TEGRA186_ASRC_TX_CIF_CTRL\t\t\t0x30\n#define TEGRA186_ASRC_ENABLE\t\t\t\t0x38\n#define TEGRA186_ASRC_SOFT_RESET\t\t\t0x3c\n#define TEGRA186_ASRC_STATUS\t\t\t\t0x4c\n#define TEGRA186_ASRC_STATEBUF_ADDR\t\t\t0x5c\n#define TEGRA186_ASRC_STATEBUF_CFG\t\t\t0x60\n#define TEGRA186_ASRC_INSAMPLEBUF_ADDR\t\t\t0x64\n#define TEGRA186_ASRC_INSAMPLEBUF_CFG\t\t\t0x68\n#define TEGRA186_ASRC_OUTSAMPLEBUF_ADDR\t\t\t0x6c\n#define TEGRA186_ASRC_OUTSAMPLEBUF_CFG\t\t\t0x70\n\n \n#define TEGRA186_ASRC_GLOBAL_ENB\t\t\t0x2f4\n#define TEGRA186_ASRC_GLOBAL_SOFT_RESET\t\t\t0x2f8\n#define TEGRA186_ASRC_GLOBAL_CG\t\t\t\t0x2fc\n#define TEGRA186_ASRC_GLOBAL_CFG\t\t\t0x300\n#define TEGRA186_ASRC_GLOBAL_SCRATCH_ADDR\t\t0x304\n#define TEGRA186_ASRC_GLOBAL_SCRATCH_CFG\t\t0x308\n#define TEGRA186_ASRC_RATIO_UPD_RX_CIF_CTRL\t\t0x30c\n#define TEGRA186_ASRC_RATIO_UPD_RX_STATUS\t\t0x310\n#define TEGRA186_ASRC_GLOBAL_STATUS\t\t\t0x314\n#define TEGRA186_ASRC_GLOBAL_STREAM_ENABLE_STATUS\t0x318\n#define TEGRA186_ASRC_GLOBAL_INT_STATUS\t\t\t0x324\n#define TEGRA186_ASRC_GLOBAL_INT_MASK\t\t\t0x328\n#define TEGRA186_ASRC_GLOBAL_INT_SET\t\t\t0x32c\n#define TEGRA186_ASRC_GLOBAL_INT_CLEAR\t\t\t0x330\n#define TEGRA186_ASRC_GLOBAL_TRANSFER_ERROR_LOG\t\t0x334\n#define TEGRA186_ASRC_GLOBAL_APR_CTRL\t\t\t0x1000\n#define TEGRA186_ASRC_GLOBAL_APR_CTRL_ACCESS_CTRL\t0x1004\n#define TEGRA186_ASRC_GLOBAL_DISARM_APR\t\t\t0x1008\n#define TEGRA186_ASRC_GLOBAL_DISARM_APR_ACCESS_CTRL\t0x100c\n#define TEGRA186_ASRC_GLOBAL_RATIO_WR_ACCESS\t\t0x1010\n#define TEGRA186_ASRC_GLOBAL_RATIO_WR_ACCESS_CTRL\t0x1014\n#define TEGRA186_ASRC_CYA\t\t\t\t0x1018\n\n#define TEGRA186_ASRC_STREAM_DEFAULT_HW_COMP_BIAS_VALUE\t\t0xaaaa\n#define TEGRA186_ASRC_STREAM_DEFAULT_INPUT_HW_COMP_THRESH_CFG\t0x00201002\n#define TEGRA186_ASRC_STREAM_DEFAULT_OUTPUT_HW_COMP_THRESH_CFG\t0x00201002\n\n#define TEGRA186_ASRC_GLOBAL_CFG_FRAC_28BIT_PRECISION\t\t0\n#define TEGRA186_ASRC_GLOBAL_CFG_FRAC_32BIT_PRECISION\t\t1\n\n#define TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_SHIFT\t\t31\n#define TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_MASK\t\t(1 << TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_SHIFT)\n#define TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_ENABLE\t(1 << TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_SHIFT)\n#define TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_DISABLE\t(0 << TEGRA186_ASRC_STREAM_ENABLE_HW_RATIO_COMP_SHIFT)\n\n#define TEGRA186_ASRC_STREAM_RATIO_TYPE_SHIFT\t\t\t0\n#define TEGRA186_ASRC_STREAM_RATIO_TYPE_MASK\t\t\t(1 << TEGRA186_ASRC_STREAM_RATIO_TYPE_SHIFT)\n\n#define TEGRA186_ASRC_STREAM_EN_SHIFT\t\t\t\t0\n#define TEGRA186_ASRC_STREAM_EN\t\t\t\t\t(1 << TEGRA186_ASRC_STREAM_EN_SHIFT)\n#define TEGRA186_ASRC_GLOBAL_EN_SHIFT\t\t\t\t0\n#define TEGRA186_ASRC_GLOBAL_EN\t\t\t\t\t(1 << TEGRA186_ASRC_GLOBAL_EN_SHIFT)\n\n#define TEGRA186_ASRC_STREAM_STATEBUF_CFG_SIZE_SHIFT\t\t0\n#define TEGRA186_ASRC_STREAM_STATEBUF_CFG_SIZE_MASK\t\t(0xffff << TEGRA186_ASRC_STREAM_STATEBUF_CFG_SIZE_SHIFT)\n#define TEGRA186_ASRC_STREAM_INSAMPLEBUF_CFG_SIZE_SHIFT\t\t0\n#define TEGRA186_ASRC_STREAM_INSAMPLEBUF_CFG_SIZE_MASK\t\t(0xffff << TEGRA186_ASRC_STREAM_INSAMPLEBUF_CFG_SIZE_SHIFT)\n#define TEGRA186_ASRC_STREAM_OUTSAMPLEBUF_CFG_SIZE_SHIFT\t0\n#define TEGRA186_ASRC_STREAM_OUTSAMPLEBUF_CFG_SIZE_MASK\t\t(0xffff << TEGRA186_ASRC_STREAM_OUTSAMPLEBUF_CFG_SIZE_SHIFT)\n\n#define TEGRA186_ASRC_STREAM_RATIO_INT_PART_MASK\t\t0x1f\n#define TEGRA186_ASRC_STREAM_RATIO_FRAC_PART_MASK\t\t0xffffffff\n\n#define TEGRA186_ASRC_STREAM_STRIDE\t\t\t\t0x80\n#define TEGRA186_ASRC_STREAM_MAX\t\t\t\t0x6\n#define TEGRA186_ASRC_STREAM_LIMIT\t\t\t\t0x2f0\n\n#define TEGRA186_ASRC_RATIO_SOURCE_ARAD\t\t\t\t0x0\n#define TEGRA186_ASRC_RATIO_SOURCE_SW\t\t\t\t0x1\n\n#define TEGRA186_ASRC_ARAM_START_ADDR\t\t\t\t0x3f800000\n\nstruct tegra186_asrc_lane {\n\tunsigned int int_part;\n\tunsigned int frac_part;\n\tunsigned int ratio_source;\n\tunsigned int hwcomp_disable;\n\tunsigned int input_thresh;\n\tunsigned int output_thresh;\n};\n\nstruct tegra186_asrc {\n\tstruct tegra186_asrc_lane lane[TEGRA186_ASRC_STREAM_MAX];\n\tstruct regmap *regmap;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}