

================================================================
== Vivado HLS Report for 'msn_table'
================================================================
* Date:           Mon Mar  1 13:03:42 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     3.075|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i137P(i137* @rxExh2msnTable_upd_r_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:63]   --->   Operation 5 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:63]   --->   Operation 6 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%tmp72 = call i137 @_ssdm_op_Read.ap_fifo.volatile.i137P(i137* @rxExh2msnTable_upd_r_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 7 'read' 'tmp72' <Predicate = (tmp)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln321 = trunc i137 %tmp72 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 8 'trunc' 'trunc_ln321' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_msn_V_load_new_i = call i24 @_ssdm_op_PartSelect.i24.i137.i32.i32(i137 %tmp72, i32 16, i32 39) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 9 'partselect' 'tmp_msn_V_load_new_i' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_vaddr_V_load_new = call i64 @_ssdm_op_PartSelect.i64.i137.i32.i32(i137 %tmp72, i32 40, i32 103) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 10 'partselect' 'tmp_vaddr_V_load_new' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_dma_length_V_loa = call i32 @_ssdm_op_PartSelect.i32.i137.i32.i32(i137 %tmp72, i32 104, i32 135) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 11 'partselect' 'tmp_dma_length_V_loa' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_44 = call i1 @_ssdm_op_BitSelect.i1.i137.i32(i137 %tmp72, i32 136)" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:42->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:65]   --->   Operation 12 'bitselect' 'tmp_44' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %tmp_44, label %1, label %2" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:66]   --->   Operation 13 'br' <Predicate = (tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @txExh2msnTable_req_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:77]   --->   Operation 14 'nbreadreq' 'tmp_45' <Predicate = (!tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %5, label %6" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:77]   --->   Operation 15 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.83ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @txExh2msnTable_req_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:79]   --->   Operation 16 'read' 'tmp_V' <Predicate = (!tmp & tmp_45)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.07>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i48P(i48* @if2msnTable_init_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:82]   --->   Operation 17 'nbreadreq' 'tmp_46' <Predicate = (!tmp & !tmp_45)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %7, label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:82]   --->   Operation 18 'br' <Predicate = (!tmp & !tmp_45)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.83ns)   --->   "%tmp_3 = call i48 @_ssdm_op_Read.ap_fifo.volatile.i48P(i48* @if2msnTable_init_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84]   --->   Operation 19 'read' 'tmp_3' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln321_4 = trunc i48 %tmp_3 to i16" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:33->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84]   --->   Operation 20 'trunc' 'trunc_ln321_4' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_r_key_V_3_load_n = call i32 @_ssdm_op_PartSelect.i32.i48.i32.i32(i48 %tmp_3, i32 16, i32 47) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.hpp:33->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:84]   --->   Operation 21 'partselect' 'tmp_r_key_V_3_load_n' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i16 %trunc_ln321_4 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86]   --->   Operation 22 'zext' 'zext_ln544_5' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr_2 = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86]   --->   Operation 23 'getelementptr' 'msn_table_msn_V_addr_2' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.23ns)   --->   "store i24 0, i24* %msn_table_msn_V_addr_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:86]   --->   Operation 24 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_ad_2 = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:87]   --->   Operation 25 'getelementptr' 'msn_table_vaddr_V_ad_2' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (1.23ns)   --->   "store i64 0, i64* %msn_table_vaddr_V_ad_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:87]   --->   Operation 26 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%msn_table_dma_length_3 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:88]   --->   Operation 27 'getelementptr' 'msn_table_dma_length_3' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.23ns)   --->   "store i32 0, i32* %msn_table_dma_length_3, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:88]   --->   Operation 28 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_ad_2 = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544_5" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:89]   --->   Operation 29 'getelementptr' 'msn_table_r_key_V_ad_2' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.23ns)   --->   "store i32 %tmp_r_key_V_3_load_n, i32* %msn_table_r_key_V_ad_2, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:89]   --->   Operation 30 'store' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i16 %tmp_V to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 31 'zext' 'zext_ln544_4' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr_1 = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 32 'getelementptr' 'msn_table_msn_V_addr_1' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.23ns)   --->   "%tmp_msn_V_6 = load i24* %msn_table_msn_V_addr_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 33 'load' 'tmp_msn_V_6' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_ad_1 = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544_4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 34 'getelementptr' 'msn_table_r_key_V_ad_1' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.23ns)   --->   "%tmp_r_key_V_1 = load i32* %msn_table_r_key_V_ad_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 35 'load' 'tmp_r_key_V_1' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i16 %trunc_ln321 to i64" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 36 'zext' 'zext_ln544' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%msn_table_msn_V_addr = getelementptr [500 x i24]* @msn_table_msn_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 37 'getelementptr' 'msn_table_msn_V_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 38 [2/2] (1.23ns)   --->   "%tmp_msn_V = load i24* %msn_table_msn_V_addr, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 38 'load' 'tmp_msn_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_ad_1 = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 39 'getelementptr' 'msn_table_vaddr_V_ad_1' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (1.23ns)   --->   "%tmp_vaddr_V = load i64* %msn_table_vaddr_V_ad_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 40 'load' 'tmp_vaddr_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%msn_table_dma_length_2 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 41 'getelementptr' 'msn_table_dma_length_2' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.23ns)   --->   "%tmp_dma_length_V = load i32* %msn_table_dma_length_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 42 'load' 'tmp_dma_length_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%msn_table_r_key_V_ad = getelementptr [500 x i32]* @msn_table_r_key_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 43 'getelementptr' 'msn_table_r_key_V_ad' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (1.23ns)   --->   "%tmp_r_key_V = load i32* %msn_table_r_key_V_ad, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 44 'load' 'tmp_r_key_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 45 [1/1] (1.23ns)   --->   "store i24 %tmp_msn_V_load_new_i, i24* %msn_table_msn_V_addr, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:68]   --->   Operation 45 'store' <Predicate = (tmp & tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%msn_table_vaddr_V_ad = getelementptr [500 x i64]* @msn_table_vaddr_V, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:69]   --->   Operation 46 'getelementptr' 'msn_table_vaddr_V_ad' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.23ns)   --->   "store i64 %tmp_vaddr_V_load_new, i64* %msn_table_vaddr_V_ad, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:69]   --->   Operation 47 'store' <Predicate = (tmp & tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%msn_table_dma_length_1 = getelementptr [500 x i32]* @msn_table_dma_length, i64 0, i64 %zext_ln544" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:70]   --->   Operation 48 'getelementptr' 'msn_table_dma_length_1' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.23ns)   --->   "store i32 %tmp_dma_length_V_loa, i32* %msn_table_dma_length_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:70]   --->   Operation 49 'store' <Predicate = (tmp & tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>

State 4 <SV = 3> <Delay = 3.07>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i48* @if2msnTable_init_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i152* @msnTable2rxExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i56* @msnTable2txExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i137* @rxExh2msnTable_upd_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @txExh2msnTable_req_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:51]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([500 x i24]* @msn_table_msn_V, [500 x i64]* @msn_table_vaddr_V, [500 x i32]* @msn_table_dma_length, [500 x i32]* @msn_table_r_key_V, [1 x i8]* @p_str37, [12 x i8]* @p_str1, [1 x i8]* @p_str37, i32 -1, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37, [1 x i8]* @p_str37) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:55]   --->   Operation 56 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge1.i" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:90]   --->   Operation 57 'br' <Predicate = (!tmp & !tmp_45 & tmp_46)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 58 'br' <Predicate = (!tmp & !tmp_45)> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (1.23ns)   --->   "%tmp_msn_V_6 = load i24* %msn_table_msn_V_addr_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 59 'load' 'tmp_msn_V_6' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 60 [1/2] (1.23ns)   --->   "%tmp_r_key_V_1 = load i32* %msn_table_r_key_V_ad_1, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 60 'load' 'tmp_r_key_V_1' <Predicate = (!tmp & tmp_45)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_2 = call i56 @_ssdm_op_BitConcatenate.i56.i32.i24(i32 %tmp_r_key_V_1, i24 %tmp_msn_V_6) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 61 'bitconcatenate' 'tmp_2' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i56P(i56* @msnTable2txExh_rsp_V, i56 %tmp_2) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:80]   --->   Operation 62 'write' <Predicate = (!tmp & tmp_45)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:81]   --->   Operation 63 'br' <Predicate = (!tmp & tmp_45)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %msn_table.exit"   --->   Operation 64 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (1.23ns)   --->   "%tmp_msn_V = load i24* %msn_table_msn_V_addr, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 65 'load' 'tmp_msn_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 66 [1/2] (1.23ns)   --->   "%tmp_vaddr_V = load i64* %msn_table_vaddr_V_ad_1, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 66 'load' 'tmp_vaddr_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%tmp_dma_length_V = load i32* %msn_table_dma_length_2, align 8" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 67 'load' 'tmp_dma_length_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 68 [1/2] (1.23ns)   --->   "%tmp_r_key_V = load i32* %msn_table_r_key_V_ad, align 4" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 68 'load' 'tmp_r_key_V' <Predicate = (tmp & !tmp_44)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 500> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = call i152 @_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24(i32 %tmp_r_key_V, i32 %tmp_dma_length_V, i64 %tmp_vaddr_V, i24 %tmp_msn_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 69 'bitconcatenate' 'tmp_1' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i152P(i152* @msnTable2rxExh_rsp_V, i152 %tmp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:74]   --->   Operation 70 'write' <Predicate = (tmp & !tmp_44)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 152> <Depth = 2> <FIFO>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %3"   --->   Operation 71 'br' <Predicate = (tmp & !tmp_44)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %3" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:71]   --->   Operation 72 'br' <Predicate = (tmp & tmp_44)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %msn_table.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/msn_table.cpp:76]   --->   Operation 73 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 74 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ rxExh2msnTable_upd_r_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ msn_table_msn_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ msn_table_vaddr_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ msn_table_dma_length]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ msn_table_r_key_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ msnTable2rxExh_rsp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ txExh2msnTable_req_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ msnTable2txExh_rsp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ if2msnTable_init_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                    (nbreadreq     ) [ 01111]
br_ln63                (br            ) [ 00000]
tmp72                  (read          ) [ 00000]
trunc_ln321            (trunc         ) [ 01110]
tmp_msn_V_load_new_i   (partselect    ) [ 01110]
tmp_vaddr_V_load_new   (partselect    ) [ 01110]
tmp_dma_length_V_loa   (partselect    ) [ 01110]
tmp_44                 (bitselect     ) [ 01111]
br_ln66                (br            ) [ 00000]
tmp_45                 (nbreadreq     ) [ 01111]
br_ln77                (br            ) [ 00000]
tmp_V                  (read          ) [ 01010]
tmp_46                 (nbreadreq     ) [ 01011]
br_ln82                (br            ) [ 00000]
tmp_3                  (read          ) [ 00000]
trunc_ln321_4          (trunc         ) [ 00000]
tmp_r_key_V_3_load_n   (partselect    ) [ 00000]
zext_ln544_5           (zext          ) [ 00000]
msn_table_msn_V_addr_2 (getelementptr ) [ 00000]
store_ln86             (store         ) [ 00000]
msn_table_vaddr_V_ad_2 (getelementptr ) [ 00000]
store_ln87             (store         ) [ 00000]
msn_table_dma_length_3 (getelementptr ) [ 00000]
store_ln88             (store         ) [ 00000]
msn_table_r_key_V_ad_2 (getelementptr ) [ 00000]
store_ln89             (store         ) [ 00000]
zext_ln544_4           (zext          ) [ 00000]
msn_table_msn_V_addr_1 (getelementptr ) [ 01001]
msn_table_r_key_V_ad_1 (getelementptr ) [ 01001]
zext_ln544             (zext          ) [ 00000]
msn_table_msn_V_addr   (getelementptr ) [ 01001]
msn_table_vaddr_V_ad_1 (getelementptr ) [ 01001]
msn_table_dma_length_2 (getelementptr ) [ 01001]
msn_table_r_key_V_ad   (getelementptr ) [ 01001]
store_ln68             (store         ) [ 00000]
msn_table_vaddr_V_ad   (getelementptr ) [ 00000]
store_ln69             (store         ) [ 00000]
msn_table_dma_length_1 (getelementptr ) [ 00000]
store_ln70             (store         ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specinterface_ln0      (specinterface ) [ 00000]
specpipeline_ln51      (specpipeline  ) [ 00000]
specmemcore_ln55       (specmemcore   ) [ 00000]
br_ln90                (br            ) [ 00000]
br_ln0                 (br            ) [ 00000]
tmp_msn_V_6            (load          ) [ 00000]
tmp_r_key_V_1          (load          ) [ 00000]
tmp_2                  (bitconcatenate) [ 00000]
write_ln80             (write         ) [ 00000]
br_ln81                (br            ) [ 00000]
br_ln0                 (br            ) [ 00000]
tmp_msn_V              (load          ) [ 00000]
tmp_vaddr_V            (load          ) [ 00000]
tmp_dma_length_V       (load          ) [ 00000]
tmp_r_key_V            (load          ) [ 00000]
tmp_1                  (bitconcatenate) [ 00000]
write_ln74             (write         ) [ 00000]
br_ln0                 (br            ) [ 00000]
br_ln71                (br            ) [ 00000]
br_ln76                (br            ) [ 00000]
ret_ln0                (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="rxExh2msnTable_upd_r_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rxExh2msnTable_upd_r_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msn_table_msn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_msn_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="msn_table_vaddr_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_vaddr_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="msn_table_dma_length">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_dma_length"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="msn_table_r_key_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msn_table_r_key_V"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="msnTable2rxExh_rsp_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msnTable2rxExh_rsp_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="txExh2msnTable_req_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txExh2msnTable_req_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="msnTable2txExh_rsp_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msnTable2txExh_rsp_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="if2msnTable_init_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="if2msnTable_init_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i137P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i137P"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i48P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i48P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i56.i32.i24"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i56P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i152.i32.i32.i64.i24"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i152P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_nbreadreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="137" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp72_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="137" slack="0"/>
<pin id="100" dir="0" index="1" bw="137" slack="0"/>
<pin id="101" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp72/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_45_nbreadreq_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_V_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_46_nbreadreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="48" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_46/3 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_3_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="48" slack="0"/>
<pin id="128" dir="0" index="1" bw="48" slack="0"/>
<pin id="129" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="write_ln80_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="56" slack="0"/>
<pin id="135" dir="0" index="2" bw="56" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln80/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="write_ln74_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="152" slack="0"/>
<pin id="142" dir="0" index="2" bw="152" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln74/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="msn_table_msn_V_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="24" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="16" slack="0"/>
<pin id="150" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_msn_V_addr_2/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="9" slack="0"/>
<pin id="159" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="24" slack="0"/>
<pin id="161" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln86/3 tmp_msn_V_6/3 tmp_msn_V/3 store_ln68/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="msn_table_vaddr_V_ad_2_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="64" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_vaddr_V_ad_2/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_access_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="0"/>
<pin id="173" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="9" slack="0"/>
<pin id="177" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="3" bw="64" slack="0"/>
<pin id="179" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln87/3 tmp_vaddr_V/3 store_ln69/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="msn_table_dma_length_3_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_dma_length_3/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="0"/>
<pin id="194" dir="0" index="4" bw="9" slack="0"/>
<pin id="195" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="32" slack="0"/>
<pin id="197" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln88/3 tmp_dma_length_V/3 store_ln70/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="msn_table_r_key_V_ad_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_r_key_V_ad_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="9" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="0"/>
<pin id="212" dir="0" index="4" bw="9" slack="0"/>
<pin id="213" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="32" slack="0"/>
<pin id="215" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln89/3 tmp_r_key_V_1/3 tmp_r_key_V/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="msn_table_msn_V_addr_1_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_msn_V_addr_1/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="msn_table_r_key_V_ad_1_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="16" slack="0"/>
<pin id="229" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_r_key_V_ad_1/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="msn_table_msn_V_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="24" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="16" slack="0"/>
<pin id="237" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_msn_V_addr/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="msn_table_vaddr_V_ad_1_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="16" slack="0"/>
<pin id="245" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_vaddr_V_ad_1/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="msn_table_dma_length_2_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="16" slack="0"/>
<pin id="253" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_dma_length_2/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="msn_table_r_key_V_ad_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="16" slack="0"/>
<pin id="261" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_r_key_V_ad/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="msn_table_vaddr_V_ad_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="16" slack="0"/>
<pin id="270" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_vaddr_V_ad/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="msn_table_dma_length_1_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="16" slack="0"/>
<pin id="278" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msn_table_dma_length_1/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln321_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="137" slack="0"/>
<pin id="284" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_msn_V_load_new_i_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="24" slack="0"/>
<pin id="288" dir="0" index="1" bw="137" slack="0"/>
<pin id="289" dir="0" index="2" bw="6" slack="0"/>
<pin id="290" dir="0" index="3" bw="7" slack="0"/>
<pin id="291" dir="1" index="4" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_msn_V_load_new_i/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_vaddr_V_load_new_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="0" index="1" bw="137" slack="0"/>
<pin id="299" dir="0" index="2" bw="7" slack="0"/>
<pin id="300" dir="0" index="3" bw="8" slack="0"/>
<pin id="301" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_vaddr_V_load_new/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_dma_length_V_loa_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="137" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="0" index="3" bw="9" slack="0"/>
<pin id="311" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_dma_length_V_loa/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="tmp_44_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="137" slack="0"/>
<pin id="319" dir="0" index="2" bw="9" slack="0"/>
<pin id="320" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_44/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="trunc_ln321_4_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="48" slack="0"/>
<pin id="326" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln321_4/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_r_key_V_3_load_n_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="0" index="1" bw="48" slack="0"/>
<pin id="331" dir="0" index="2" bw="6" slack="0"/>
<pin id="332" dir="0" index="3" bw="7" slack="0"/>
<pin id="333" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_r_key_V_3_load_n/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln544_5_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="16" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_5/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln544_4_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln544_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="2"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_2_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="56" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="24" slack="0"/>
<pin id="365" dir="1" index="3" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="152" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="0" index="3" bw="64" slack="0"/>
<pin id="375" dir="0" index="4" bw="24" slack="0"/>
<pin id="376" dir="1" index="5" bw="152" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="1"/>
<pin id="385" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="387" class="1005" name="trunc_ln321_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="2"/>
<pin id="389" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln321 "/>
</bind>
</comp>

<comp id="392" class="1005" name="tmp_msn_V_load_new_i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="24" slack="2"/>
<pin id="394" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="tmp_msn_V_load_new_i "/>
</bind>
</comp>

<comp id="397" class="1005" name="tmp_vaddr_V_load_new_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="2"/>
<pin id="399" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="tmp_vaddr_V_load_new "/>
</bind>
</comp>

<comp id="402" class="1005" name="tmp_dma_length_V_loa_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="32" slack="2"/>
<pin id="404" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_dma_length_V_loa "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_44_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="2"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_45_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_45 "/>
</bind>
</comp>

<comp id="415" class="1005" name="tmp_V_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="16" slack="1"/>
<pin id="417" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_46_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_46 "/>
</bind>
</comp>

<comp id="424" class="1005" name="msn_table_msn_V_addr_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="9" slack="1"/>
<pin id="426" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_msn_V_addr_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="msn_table_r_key_V_ad_1_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="1"/>
<pin id="431" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_r_key_V_ad_1 "/>
</bind>
</comp>

<comp id="434" class="1005" name="msn_table_msn_V_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="9" slack="1"/>
<pin id="436" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_msn_V_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="msn_table_vaddr_V_ad_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="1"/>
<pin id="441" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_vaddr_V_ad_1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="msn_table_dma_length_2_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="9" slack="1"/>
<pin id="446" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_dma_length_2 "/>
</bind>
</comp>

<comp id="449" class="1005" name="msn_table_r_key_V_ad_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="9" slack="1"/>
<pin id="451" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="msn_table_r_key_V_ad "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="46" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="48" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="50" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="130"><net_src comp="52" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="84" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="14" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="88" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="58" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="60" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="163"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="169"><net_src comp="4" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="58" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="180"><net_src comp="58" pin="0"/><net_sink comp="171" pin=4"/></net>

<net id="181"><net_src comp="164" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="58" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="198"><net_src comp="62" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="199"><net_src comp="182" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="58" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="216"><net_src comp="200" pin="3"/><net_sink comp="207" pin=2"/></net>

<net id="222"><net_src comp="2" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="217" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="230"><net_src comp="8" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="225" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="58" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="246"><net_src comp="4" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="254"><net_src comp="6" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="58" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="249" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="262"><net_src comp="8" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="58" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="257" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="265"><net_src comp="233" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="271"><net_src comp="4" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="266" pin="3"/><net_sink comp="171" pin=2"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="281"><net_src comp="274" pin="3"/><net_sink comp="189" pin=2"/></net>

<net id="285"><net_src comp="98" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="24" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="98" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="28" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="98" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="32" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="312"><net_src comp="36" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="98" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="38" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="98" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="126" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="334"><net_src comp="54" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="126" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="26" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="56" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="338"><net_src comp="328" pin="4"/><net_sink comp="207" pin=4"/></net>

<net id="342"><net_src comp="324" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="350"><net_src comp="347" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="366"><net_src comp="82" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="207" pin="3"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="153" pin="3"/><net_sink comp="361" pin=2"/></net>

<net id="369"><net_src comp="361" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="377"><net_src comp="86" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="207" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="379"><net_src comp="189" pin="3"/><net_sink comp="370" pin=2"/></net>

<net id="380"><net_src comp="171" pin="3"/><net_sink comp="370" pin=3"/></net>

<net id="381"><net_src comp="153" pin="3"/><net_sink comp="370" pin=4"/></net>

<net id="382"><net_src comp="370" pin="5"/><net_sink comp="139" pin=2"/></net>

<net id="386"><net_src comp="90" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="282" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="395"><net_src comp="286" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="400"><net_src comp="296" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="171" pin=4"/></net>

<net id="405"><net_src comp="306" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="189" pin=4"/></net>

<net id="410"><net_src comp="316" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="104" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="112" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="423"><net_src comp="118" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="217" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="432"><net_src comp="225" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="437"><net_src comp="233" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="442"><net_src comp="241" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="447"><net_src comp="249" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="452"><net_src comp="257" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msn_table_msn_V | {3 }
	Port: msn_table_vaddr_V | {3 }
	Port: msn_table_dma_length | {3 }
	Port: msn_table_r_key_V | {3 }
	Port: msnTable2rxExh_rsp_V | {4 }
	Port: msnTable2txExh_rsp_V | {4 }
 - Input state : 
	Port: msn_table : rxExh2msnTable_upd_r_1 | {1 }
	Port: msn_table : msn_table_msn_V | {3 4 }
	Port: msn_table : msn_table_vaddr_V | {3 4 }
	Port: msn_table : msn_table_dma_length | {3 4 }
	Port: msn_table : msn_table_r_key_V | {3 4 }
	Port: msn_table : txExh2msnTable_req_V | {2 }
	Port: msn_table : if2msnTable_init_V | {3 }
  - Chain level:
	State 1
		br_ln66 : 1
	State 2
	State 3
		zext_ln544_5 : 1
		msn_table_msn_V_addr_2 : 2
		store_ln86 : 3
		msn_table_vaddr_V_ad_2 : 2
		store_ln87 : 3
		msn_table_dma_length_3 : 2
		store_ln88 : 3
		msn_table_r_key_V_ad_2 : 2
		store_ln89 : 3
		msn_table_msn_V_addr_1 : 1
		tmp_msn_V_6 : 2
		msn_table_r_key_V_ad_1 : 1
		tmp_r_key_V_1 : 2
		msn_table_msn_V_addr : 1
		tmp_msn_V : 2
		msn_table_vaddr_V_ad_1 : 1
		tmp_vaddr_V : 2
		msn_table_dma_length_2 : 1
		tmp_dma_length_V : 2
		msn_table_r_key_V_ad : 1
		tmp_r_key_V : 2
		store_ln68 : 2
		msn_table_vaddr_V_ad : 1
		store_ln69 : 2
		msn_table_dma_length_1 : 1
		store_ln70 : 2
	State 4
		tmp_2 : 1
		write_ln80 : 2
		tmp_1 : 1
		write_ln74 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|
| Operation|       Functional Unit       |
|----------|-----------------------------|
|          |     tmp_nbreadreq_fu_90     |
| nbreadreq|   tmp_45_nbreadreq_fu_104   |
|          |   tmp_46_nbreadreq_fu_118   |
|----------|-----------------------------|
|          |       tmp72_read_fu_98      |
|   read   |      tmp_V_read_fu_112      |
|          |      tmp_3_read_fu_126      |
|----------|-----------------------------|
|   write  |   write_ln80_write_fu_132   |
|          |   write_ln74_write_fu_139   |
|----------|-----------------------------|
|   trunc  |      trunc_ln321_fu_282     |
|          |     trunc_ln321_4_fu_324    |
|----------|-----------------------------|
|          | tmp_msn_V_load_new_i_fu_286 |
|partselect| tmp_vaddr_V_load_new_fu_296 |
|          | tmp_dma_length_V_loa_fu_306 |
|          | tmp_r_key_V_3_load_n_fu_328 |
|----------|-----------------------------|
| bitselect|        tmp_44_fu_316        |
|----------|-----------------------------|
|          |     zext_ln544_5_fu_339     |
|   zext   |     zext_ln544_4_fu_347     |
|          |      zext_ln544_fu_352      |
|----------|-----------------------------|
|bitconcatenate|         tmp_2_fu_361        |
|          |         tmp_1_fu_370        |
|----------|-----------------------------|
|   Total  |                             |
|----------|-----------------------------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|msn_table_dma_length_2_reg_444|    9   |
|msn_table_msn_V_addr_1_reg_424|    9   |
| msn_table_msn_V_addr_reg_434 |    9   |
|msn_table_r_key_V_ad_1_reg_429|    9   |
| msn_table_r_key_V_ad_reg_449 |    9   |
|msn_table_vaddr_V_ad_1_reg_439|    9   |
|        tmp_44_reg_407        |    1   |
|        tmp_45_reg_411        |    1   |
|        tmp_46_reg_420        |    1   |
|         tmp_V_reg_415        |   16   |
| tmp_dma_length_V_loa_reg_402 |   32   |
| tmp_msn_V_load_new_i_reg_392 |   24   |
|          tmp_reg_383         |    1   |
| tmp_vaddr_V_load_new_reg_397 |   64   |
|      trunc_ln321_reg_387     |   16   |
+------------------------------+--------+
|             Total            |   210  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_153 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_153 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_153 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_171 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_171 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_171 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_189 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_189 |  p4  |   2  |   9  |   18   ||    9    |
| grp_access_fu_207 |  p0  |   4  |   9  |   36   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  ||  6.635  ||   114   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   114  |
|  Register |    -   |   210  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   210  |   114  |
+-----------+--------+--------+--------+
