Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 2FB2CA7C08C
	for <lists+qemu-devel@lfdr.de>; Fri,  4 Apr 2025 17:28:51 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1u0ixi-0006XJ-Mr; Fri, 04 Apr 2025 11:28:06 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1u0ixd-0006Uw-QL
 for qemu-devel@nongnu.org; Fri, 04 Apr 2025 11:28:02 -0400
Received: from mail-pl1-x630.google.com ([2607:f8b0:4864:20::630])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <dbarboza@ventanamicro.com>)
 id 1u0ixb-0005TL-Uo
 for qemu-devel@nongnu.org; Fri, 04 Apr 2025 11:28:01 -0400
Received: by mail-pl1-x630.google.com with SMTP id
 d9443c01a7336-2240b4de12bso30351355ad.2
 for <qemu-devel@nongnu.org>; Fri, 04 Apr 2025 08:27:59 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=ventanamicro.com; s=google; t=1743780478; x=1744385278; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:from:to:cc:subject:date:message-id:reply-to;
 bh=JHvDixeqqCqQ3InyOpgHqgh3IZF1/xzNuPZ4aIWXwiI=;
 b=L63RmDKvTFoaPonsOtNI+sLrztC8ZTPZamNvIjroTc5SODcWt8NmQQOPtviFs5u5PW
 z8j8FldMFzrxrFrN2clcpYujVPKoJYgD/0cKDyRqc00Kqf4ptuGd5sp9yLu3S+Rxaiin
 ehjBsr+NvJ4ceyAIa2DHjwvZy72tLVbjPqUbxhAGYFtWraKgVkySHIYJgQhqflN9GeMu
 SHvBzYgg+iTXKXwS/nuhW5gIWObjurHtsYsW3zvTqcL/9AH9SrFktaQVNUvrF/mI47LN
 OTgZ+bRRQdPE2UNdKxf2L+Ok/D3/+0HissNKUHRsBz4ThTtA8e43VKIzgqSsW3BWuAZa
 pflw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1743780478; x=1744385278;
 h=content-transfer-encoding:mime-version:message-id:date:subject:cc
 :to:from:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=JHvDixeqqCqQ3InyOpgHqgh3IZF1/xzNuPZ4aIWXwiI=;
 b=SwrJsg16Zj3HZxsAGh/4xM16htE3tZrUsrdxIyW3Dvqbl03AO5kAbPen9w0P8sZLXM
 Qn6Ip8ZwDL7Q8ZbvzJ6xEWL5u3YRCBXT9dFUdjv/TqesTGHJVre2TCC+L0h0AyAhuuQ5
 LTBJlniUChIvtW5FbEKpspTHlCTNksOKsq8a8QY1LxKz3FHbFUfya1FYOviUv9Ma3dhL
 L7976Z/LX1EC1eYf1w7l3eDgOz83KBsnB70pG0uotB2/eYdDPoAiUTJa81HG6AfHIXbL
 hpdnnZBer6LkqI8JJ2qxkrzvCKQJHg5LZbBie6QEH5UYlwD8tzfGmjv7UhWS1SEU/joS
 6E1w==
X-Gm-Message-State: AOJu0YzbAgQXv9XIakEpS+z9MaksgHpk8wZ2xw/6eHKhNSOzDogl/zNj
 A1jp3TtefXHRw2PFwYuGcuX8J7WLY+KlaCXhZzYwO41BNYU/7DdBl7sZKnVo72VAcgOPBRDO6YP
 M
X-Gm-Gg: ASbGnct73dtPgvAEXQhh1TzAKlyEuXYlcbR0HdiF149zeOxakcECGxYXC2IVpw1bAID
 RPl7GfUf9cKWkev3c2LbahIfMvOEnh9ns9yLoAFRg+xvW+RBKz+k23vi0W6ocP8XzZpOm8fknOb
 91ZMHCqL6dC57JzmDhUZcgZQ0rbanhsJpp7x/G4n356YsiY3twkpZ7PcWvlcW8lSo1cWUuQ7ePA
 RAhf1cEMmHESXeAiE29JKsZfo3IPZkmt9Bx0ddcRj6MAlixQFFEMGwnepkMtbO3hGQ0HFU3Y5PD
 R/Gv+PCQw2rpvRbX3FGTciWw991vADEFN6XxVRs6RISptecd/82U29e5h37MziiW2ICn8F1xqA=
 =
X-Google-Smtp-Source: AGHT+IH8w2/JncjaknUeIrJaE1jlwsQl/wbFMyoD1dfwpSmT8YF6+1qPE3kXBc2VcDOCjTYrHvIP+g==
X-Received: by 2002:a17:902:db01:b0:216:2bd7:1c4a with SMTP id
 d9443c01a7336-22a8a0659a3mr39917885ad.26.1743780477923; 
 Fri, 04 Apr 2025 08:27:57 -0700 (PDT)
Received: from grind.dc1.ventanamicro.com ([177.170.227.223])
 by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-2297866e3ecsm33570655ad.198.2025.04.04.08.27.53
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Fri, 04 Apr 2025 08:27:57 -0700 (PDT)
From: Daniel Henrique Barboza <dbarboza@ventanamicro.com>
To: qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, alistair.francis@wdc.com, liwei1518@gmail.com,
 zhiwei_liu@linux.alibaba.com, palmer@rivosinc.com, ajones@ventanamicro.com,
 Daniel Henrique Barboza <dbarboza@ventanamicro.com>
Subject: [PATCH 0/2] hw/riscv/virt.c: change default CPU to 'max'
Date: Fri,  4 Apr 2025 12:27:48 -0300
Message-ID: <20250404152750.332791-1-dbarboza@ventanamicro.com>
X-Mailer: git-send-email 2.49.0
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::630;
 envelope-from=dbarboza@ventanamicro.com; helo=mail-pl1-x630.google.com
X-Spam_score_int: -20
X-Spam_score: -2.1
X-Spam_bar: --
X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

Hi,

The 'rv64' CPU, the default CPU for the 'virt' machine, is a strange
CPU. It is a collection of extensions that were enabled/disabled as
extensions were being added in TCG, and in the end we ended up with a
CPU that we can't say exactly what it does.

This is further aggravated by the distros move to support the RVA23
profile. Patch 2 has more details, but long story short: distros uses
the 'virt' machine, and they'll start building on top of RVA23, and rv64
does not have RVA23 support. In short, distros will start to break in
the default 'virt' CPU.

Changing the default CPU to 'max' will not cause (intentional) user
regressions: if the software runs in rv64 it will run in 'max' too given
that we're adding more extensions as default instead of removing them.
In my opinion this might be enough to avoid a deprecation cycle and we
can do the change for 10.1.

And yeah, patch 2 mentions the already old trope "and ARM does the
same". This is intentional: I want RISC-V code and usability to be as
close as possible to ARM and other archs to promote a more homogeneous
experience when developing and using QEMU.


Daniel Henrique Barboza (2):
  target/riscv/tcg: make 'max' cpu rva23s64 compliant
  hw/riscv/virt.c: change default CPU to 'max'

 hw/riscv/virt.c            | 2 +-
 target/riscv/tcg/tcg-cpu.c | 2 ++
 2 files changed, 3 insertions(+), 1 deletion(-)

-- 
2.49.0


