/* Generated by Yosys 0.45+139 (git sha1 8e1e2b9a3, g++ 12.2.0-14 -fPIC -O3) */

module NR_2_2(IN1, IN2, Out);
  wire _0_;
  wire _1_;
  wire _2_;
  input [1:0] IN1;
  wire [1:0] IN1;
  input [1:0] IN2;
  wire [1:0] IN2;
  output [3:0] Out;
  wire [3:0] Out;
  AND _3_ (
    .A(IN1[0]),
    .B(IN2[0]),
    .Y(Out[0])
  );
  NAND _4_ (
    .A(IN2[1]),
    .B(IN1[1]),
    .Y(_0_)
  );
  NOR _5_ (
    .A(Out[0]),
    .B(_0_),
    .Y(Out[2])
  );
  AND _6_ (
    .A(IN2[0]),
    .B(IN1[1]),
    .Y(_1_)
  );
  AND _7_ (
    .A(IN1[0]),
    .B(IN2[1]),
    .Y(_2_)
  );
  AND _8_ (
    .A(_1_),
    .B(_2_),
    .Y(Out[3])
  );
  XOR _9_ (
    .A(_1_),
    .B(_2_),
    .Y(Out[1])
  );
endmodule
