{"sha": "d8f52b02324d61f48bbdf5ebe995038d22fb1b66", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDhmNTJiMDIzMjRkNjFmNDhiYmRmNWViZTk5NTAzOGQyMmZiMWI2Ng==", "commit": {"author": {"name": "Dwarakanath Rajagopal", "email": "dwarak.rajagopal@amd.com", "date": "2007-05-01T19:53:40Z"}, "committer": {"name": "Dwarakanath Rajagopal", "email": "dwarak@gcc.gnu.org", "date": "2007-05-01T19:53:40Z"}, "message": "invoke.texi: Fix typo, 'AMD Family 10h core' instead of 'AMD Family 10 core'.\n\n2007-05-01  Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>\n\n        * doc/invoke.texi: Fix typo, 'AMD Family 10h core' instead of\n\t'AMD Family 10 core'.\n\nFrom-SVN: r124341", "tree": {"sha": "9165fe6e8da65fdcf73f90ffbf48c92d00928d55", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/9165fe6e8da65fdcf73f90ffbf48c92d00928d55"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d8f52b02324d61f48bbdf5ebe995038d22fb1b66", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d8f52b02324d61f48bbdf5ebe995038d22fb1b66", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d8f52b02324d61f48bbdf5ebe995038d22fb1b66", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d8f52b02324d61f48bbdf5ebe995038d22fb1b66/comments", "author": null, "committer": null, "parents": [{"sha": "9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500", "html_url": "https://github.com/Rust-GCC/gccrs/commit/9369ed9561ea7a5f19486a9a1fe32d7ae3b8c500"}], "stats": {"total": 7, "additions": 6, "deletions": 1}, "files": [{"sha": "c3e3a23eb9c02908d0dc513c14f4aeb26c474922", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d8f52b02324d61f48bbdf5ebe995038d22fb1b66/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d8f52b02324d61f48bbdf5ebe995038d22fb1b66/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d8f52b02324d61f48bbdf5ebe995038d22fb1b66", "patch": "@@ -1,3 +1,8 @@\n+2007-05-01  Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>\n+\n+\t* doc/invoke.texi: Fix typo, 'AMD Family 10h core' instead of \n+\t'AMD Family 10 core'.\n+\t\n 2007-05-01  Dwarakanath Rajagopal <dwarak.rajagopal@amd.com>\n \n \t* config/i386/i386.c (override_options): Accept k8-sse3, opteron-sse3 "}, {"sha": "07bf9e974a1bdd4181ad655a9b76407a49219eec", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 1, "deletions": 1, "changes": 2, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d8f52b02324d61f48bbdf5ebe995038d22fb1b66/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d8f52b02324d61f48bbdf5ebe995038d22fb1b66/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=d8f52b02324d61f48bbdf5ebe995038d22fb1b66", "patch": "@@ -9894,7 +9894,7 @@ MMX, SSE, SSE2, 3dNOW!, enhanced 3dNOW! and 64-bit instruction set extensions.)\n @item k8-sse3, opteron-sse3, athlon64-sse3\n Improved versions of k8, opteron and athlon64 with SSE3 instruction set support.\n @item amdfam10, barcelona\n-AMD Family 10 core based CPUs with x86-64 instruction set support.  (This\n+AMD Family 10h core based CPUs with x86-64 instruction set support.  (This\n supersets MMX, SSE, SSE2, SSE3, SSE4A, 3dNOW!, enhanced 3dNOW!, ABM and 64-bit\n instruction set extensions.)\n @item winchip-c6"}]}