[View]
Entity=TOP_TR_tb
Architecture=
TopLevelType=3
[file:.\src\HDL_Source\Verilog\TEST.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\PRNG.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\FSM.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\DATA_PATH.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\TOP_HP.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\TOP_FP.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\FSM_FP.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\DATA_PATH_FP.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\FSM_TR.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\DATA_PATH_TR.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\TOP_TR.v]
Enabled=1
SIM.FUNC.INDEX=0
SIM.FUNC.INCLUDED=1
[file:.\src\TestBench\TOP_TR_TB.v]
Enabled=1
LIB=
SIM.FUNC.INDEX=1
SIM.FUNC.INCLUDED=1
[file:.\src\TestBench\TOP_TR_TB_runtest.do]
Enabled=1
