###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        87606   # Number of WRITE/WRITEP commands
num_reads_done                 =       738993   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       571482   # Number of read row buffer hits
num_read_cmds                  =       738991   # Number of READ/READP commands
num_writes_done                =        87606   # Number of read requests issued
num_write_row_hits             =        51796   # Number of write row buffer hits
num_act_cmds                   =       204142   # Number of ACT commands
num_pre_cmds                   =       204113   # Number of PRE commands
num_ondemand_pres              =       181578   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9399629   # Cyles of rank active rank.0
rank_active_cycles.1           =      9147300   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       600371   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       852700   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       776372   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         9288   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4042   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3379   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1424   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1828   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3220   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2709   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1019   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1378   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21940   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           35   # Write cmd latency (cycles)
write_latency[40-59]           =           44   # Write cmd latency (cycles)
write_latency[60-79]           =          131   # Write cmd latency (cycles)
write_latency[80-99]           =          296   # Write cmd latency (cycles)
write_latency[100-119]         =          435   # Write cmd latency (cycles)
write_latency[120-139]         =          852   # Write cmd latency (cycles)
write_latency[140-159]         =         1247   # Write cmd latency (cycles)
write_latency[160-179]         =         2010   # Write cmd latency (cycles)
write_latency[180-199]         =         2788   # Write cmd latency (cycles)
write_latency[200-]            =        79764   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       287573   # Read request latency (cycles)
read_latency[40-59]            =        91967   # Read request latency (cycles)
read_latency[60-79]            =       105859   # Read request latency (cycles)
read_latency[80-99]            =        47461   # Read request latency (cycles)
read_latency[100-119]          =        35374   # Read request latency (cycles)
read_latency[120-139]          =        28480   # Read request latency (cycles)
read_latency[140-159]          =        19167   # Read request latency (cycles)
read_latency[160-179]          =        15058   # Read request latency (cycles)
read_latency[180-199]          =        11776   # Read request latency (cycles)
read_latency[200-]             =        96276   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.37329e+08   # Write energy
read_energy                    =  2.97961e+09   # Read energy
act_energy                     =  5.58533e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.88178e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.09296e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.86537e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70792e+09   # Active standby energy rank.1
average_read_latency           =      111.225   # Average read request latency (cycles)
average_interarrival           =      12.0973   # Average request interarrival latency (cycles)
total_energy                   =  1.69509e+10   # Total energy (pJ)
average_power                  =      1695.09   # Average power (mW)
average_bandwidth              =      7.05364   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        91122   # Number of WRITE/WRITEP commands
num_reads_done                 =       804759   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       637297   # Number of read row buffer hits
num_read_cmds                  =       804756   # Number of READ/READP commands
num_writes_done                =        91122   # Number of read requests issued
num_write_row_hits             =        53048   # Number of write row buffer hits
num_act_cmds                   =       206444   # Number of ACT commands
num_pre_cmds                   =       206415   # Number of PRE commands
num_ondemand_pres              =       182045   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9295074   # Cyles of rank active rank.0
rank_active_cycles.1           =      9247335   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       704926   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       752665   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       846663   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8616   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4012   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3197   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1427   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1852   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3186   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2685   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1060   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1336   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21847   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           36   # Write cmd latency (cycles)
write_latency[40-59]           =           41   # Write cmd latency (cycles)
write_latency[60-79]           =          137   # Write cmd latency (cycles)
write_latency[80-99]           =          315   # Write cmd latency (cycles)
write_latency[100-119]         =          518   # Write cmd latency (cycles)
write_latency[120-139]         =          942   # Write cmd latency (cycles)
write_latency[140-159]         =         1359   # Write cmd latency (cycles)
write_latency[160-179]         =         1972   # Write cmd latency (cycles)
write_latency[180-199]         =         2520   # Write cmd latency (cycles)
write_latency[200-]            =        83277   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       294692   # Read request latency (cycles)
read_latency[40-59]            =       103353   # Read request latency (cycles)
read_latency[60-79]            =       111092   # Read request latency (cycles)
read_latency[80-99]            =        54463   # Read request latency (cycles)
read_latency[100-119]          =        39739   # Read request latency (cycles)
read_latency[120-139]          =        31886   # Read request latency (cycles)
read_latency[140-159]          =        22139   # Read request latency (cycles)
read_latency[160-179]          =        17433   # Read request latency (cycles)
read_latency[180-199]          =        14041   # Read request latency (cycles)
read_latency[200-]             =       115918   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  4.54881e+08   # Write energy
read_energy                    =  3.24478e+09   # Read energy
act_energy                     =  5.64831e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38364e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.61279e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.80013e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.77034e+09   # Active standby energy rank.1
average_read_latency           =      121.536   # Average read request latency (cycles)
average_interarrival           =      11.1618   # Average request interarrival latency (cycles)
total_energy                   =  1.72392e+10   # Total energy (pJ)
average_power                  =      1723.92   # Average power (mW)
average_bandwidth              =      7.64485   # Average bandwidth
