Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jul 31 16:35:24 2020
| Host         : l2study running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   212 |
|    Minimum number of control sets                        |   212 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   354 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   212 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |    35 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |   110 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     2 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             653 |          179 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             596 |          208 |
| Yes          | No                    | No                     |             929 |          222 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1220 |          362 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                                                                Enable Signal                                                                                                                                |                                                                                                                                    Set/Reset Signal                                                                                                                                    | Slice Load Count | Bel Load Count |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                                  | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                       |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                            | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                      |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                          |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0            |                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0  |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_1[0]                                                                                                                                                                                   | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                    | system_i/PmodACL2_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]_1[0]                                                                                                                                                  | system_i/PmodACL2_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                          | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_CDC.SYNC_SPIXFER_DONE_S2AX_1/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0           |                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                   |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                                                               | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                     | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                        |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                     | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/axi_arready0                                                                                                                                                                                                                               | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready0                                                                                                                                                                                                                               | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/axi_arready0                                                                                                                                                                                                                               | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                     | system_i/PmodACL2_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                                                                    |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                           | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                                                                    |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                      | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                 |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                3 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                    | system_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                        |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                      | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Ratio_Count[0]_i_1_n_0                                                                                           |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                     | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                                                       | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/status_reg[7]_i_1_n_0                                                                                                                                                                                                                      | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                                                      | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                    | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/p_1_in_0[7]                                                                                                                                                                                                                                | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/status_reg[15]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                          | system_i/PmodACL2_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                        | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                        |                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                         | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  |                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                   | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                  | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                  | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                  |                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_17_out                                                                                                                   | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                            | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                       |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                 |                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_19_out20_out                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/p_1_in_0[31]                                                                                                                                                                                                                               | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                                                       | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       |                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/p_1_in_0[15]                                                                                                                                                                                                                               | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[31]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                                                       | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                        | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                  | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/p_1_in_0[23]                                                                                                                                                                                                                               | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_2                                                                                                                                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[15]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[7]_i_1_n_0                                                                                                                                                                                                                      | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[23]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                                           | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/period_reg[31]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                                          | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                                           | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                    | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/status_reg[23]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/s_clk_div_ce                                                                                                                                                                                                                                           | system_i/rst_ps7_0_50M/U0/peripheral_reset[0]                                                                                                                                                                                                                                          |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                    | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                 | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                     | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                                                        | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                                           | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                 | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                 | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[15]_i_1_n_0                                                                                                                                                                                                                       | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                5 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[23]_i_1_n_0                                                                                                                                                                                                                       | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[7]_i_1_n_0                                                                                                                                                                                                                        | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/ctrl_reg[31]_i_1_n_0                                                                                                                                                                                                                       | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[1][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[2][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][31]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[5][23]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][7]_i_1_n_0                                                                                                                                                                                                                     | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[3][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/duty_reg[4][15]_i_1_n_0                                                                                                                                                                                                                    | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                        | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                   |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                               | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                       |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                       | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G0.READ_REG_GEN[0].reg1[31]_i_1_n_0                                                                                                                                                                                 |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                     |                6 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                      |                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                            |                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                         |                5 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |                4 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                   |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                         |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        |                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                7 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                |                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                   | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                         |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                  | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                         | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                               |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                        | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |                7 |             18 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/rst_ps7_0_50M/U0/peripheral_reset[0]                                                                                                                                                                                                                                          |                7 |             19 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               10 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                                        |               10 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                |               10 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                                        |               11 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                                                                                                                                       |                                                                                                                                                                                                                                                                                        |                8 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                            | system_i/PmodACL2_0/inst/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                5 |             21 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                   | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                   |               10 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               11 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |               10 |             31 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                            | system_i/PWM_1/inst/PWM_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                   |               22 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                                                  | system_i/MuxSSD_0/U0/MuxSSD_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                                                                                                      |               15 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                       | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               10 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/PWM_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                            | system_i/PWM_0/inst/axi_awready_i_1_n_0                                                                                                                                                                                                                                                |               17 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PWM_1/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                                    |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                                    |                8 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                        | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                               |                                                                                                                                                                                                                                                                                        |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                        |                8 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |               10 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |                6 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               11 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_gpio_0/U0/bus2ip_reset                                                                                                                                                                                                                                    |               14 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                      |                                                                                                                                                                                                                                                                                        |               10 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               15 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                        |               12 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                    |                                                                                                                                                                                                                                                                                        |               13 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodCLS_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                       |               20 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             | system_i/PmodACL2_0/inst/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                      |               15 |             65 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_1/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |               35 |            160 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/PWM_0/inst/max[31]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                        |               44 |            224 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                        |              180 |            654 |
+-----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


