<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 445</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:16px;font-family:Times;color:#0860a8;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page445-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce445.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:760px;white-space:nowrap" class="ft00">Vol. 3A&#160;11-33</p>
<p style="position:absolute;top:47px;left:686px;white-space:nowrap" class="ft01">MEMORY CACHE CONTROL</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">7.&#160;If the&#160;PGE flag&#160;is&#160;clear in&#160;control&#160;register CR4,&#160;flush all&#160;TLBs&#160;by&#160;executing&#160;a MOV&#160;from control register&#160;CR3&#160;to&#160;</p>
<p style="position:absolute;top:117px;left:95px;white-space:nowrap" class="ft02">another register&#160;and then&#160;a MOV from that&#160;register&#160;back to&#160;CR3.</p>
<p style="position:absolute;top:141px;left:69px;white-space:nowrap" class="ft02">8.&#160;Disable&#160;all range&#160;registers&#160;(by clearing&#160;the&#160;E&#160;flag in&#160;register&#160;MTRRdefType).&#160;If only variable&#160;ranges are&#160;being&#160;</p>
<p style="position:absolute;top:157px;left:95px;white-space:nowrap" class="ft02">modified, software&#160;may clear the&#160;valid bits for the&#160;affected&#160;register&#160;pairs&#160;instead.</p>
<p style="position:absolute;top:181px;left:69px;white-space:nowrap" class="ft05">9.&#160;Update the&#160;MTRRs.<br/>10.&#160;Enable&#160;all range&#160;registers (by setting the&#160;E&#160;flag&#160;in register MTRRdefType).&#160;If only variable-range&#160;registers were&#160;</p>
<p style="position:absolute;top:222px;left:95px;white-space:nowrap" class="ft02">modified&#160;and&#160;their individual&#160;valid bits were&#160;cleared,&#160;then&#160;set the valid&#160;bits&#160;for&#160;the affected ranges instead.</p>
<p style="position:absolute;top:246px;left:69px;white-space:nowrap" class="ft02">11.&#160;Flush all&#160;caches and all&#160;TLBs a&#160;second&#160;time.&#160;(The TLB flush is&#160;required for Pentium&#160;4, Intel&#160;Xeon, and&#160;P6&#160;family&#160;</p>
<p style="position:absolute;top:262px;left:95px;white-space:nowrap" class="ft06">processors. Executing the WBINVD instruction is not needed when using&#160;Pentium 4,&#160;Intel Xeon, and P6&#160;family&#160;<br/>processors, but&#160;it may be needed&#160;in future systems.)</p>
<p style="position:absolute;top:303px;left:69px;white-space:nowrap" class="ft07">12.&#160;Enter&#160;the normal cache mode&#160;to re-enable&#160;caching.&#160;(Set&#160;the&#160;CD&#160;and NW&#160;flags in&#160;control register CR0&#160;to 0.)<br/>13.&#160;Set PGE&#160;flag in&#160;control&#160;register CR4,&#160;if&#160;cleared&#160;in Step&#160;6&#160;(above).<br/>14.&#160;Wait for&#160;all processors to&#160;reach this&#160;point.<br/>15.&#160;Enable interrupts.</p>
<p style="position:absolute;top:425px;left:69px;white-space:nowrap" class="ft03">11.11.9&#160;&#160;Large Page Size&#160;Considerations</p>
<p style="position:absolute;top:456px;left:69px;white-space:nowrap" class="ft06">The MTRRs provide memory typing for a&#160;limited&#160;number of&#160;regions&#160;that&#160;have&#160;a 4&#160;KByte granularity (the&#160;same gran-<br/>ularity as&#160;4-KByte pages). The memory type&#160;for&#160;a given&#160;page&#160;is&#160;cached&#160;in&#160;the processor’s TLBs. When&#160;using large&#160;<br/>pages (2 MBytes, 4&#160;MBytes,&#160;or 1 GBytes), a single&#160;page-table entry&#160;covers multiple 4-KByte&#160;granules,&#160;each with&#160;a&#160;<br/>single memory&#160;type. Because the memory&#160;type for a large page is cached in the TLB, the processor can behave in&#160;<br/>an undefined manner&#160;if a&#160;large&#160;page is&#160;mapped to&#160;a region of memory&#160;that MTRRs&#160;have&#160;mapped&#160;with&#160;multiple&#160;<br/>memory types.&#160;<br/>Undefined behavior can&#160;be&#160;avoided by&#160;insuring that&#160;all MTRR memory-type&#160;ranges&#160;within&#160;a large page&#160;are of&#160;the&#160;<br/>same type.&#160;If&#160;a large page&#160;maps to&#160;a region&#160;of memory&#160;containing&#160;different MTRR-defined memory types, the&#160;PCD&#160;<br/>and PWT&#160;flags in&#160;the page-table&#160;entry should&#160;be set&#160;for&#160;the most&#160;conservative&#160;memory type for that&#160;range. For&#160;<br/>example,&#160;a large&#160;page used for&#160;memory&#160;mapped I/O and&#160;regular memory is mapped&#160;as&#160;UC&#160;memory.&#160;Alternatively,&#160;<br/>the operating&#160;system can map&#160;the&#160;region using&#160;multiple&#160;4-KByte&#160;pages each with&#160;its&#160;own memory type.&#160;<br/>The requirement&#160;that all 4-KByte&#160;ranges in a large page are of&#160;the&#160;same memory&#160;type implies that large pages with&#160;<br/>different memory types may suffer a&#160;performance penalty,&#160;since&#160;they must be marked with the&#160;lowest&#160;common&#160;<br/>denominator memory&#160;type. The same consideration apply to&#160;1 GByte pages, each&#160;of which&#160;may consist&#160;of&#160;multiple&#160;<br/>2-Mbyte ranges.&#160;<br/>The Pentium 4, Intel&#160;Xeon, and P6 family processors&#160;provide special support&#160;for the&#160;physical memory range from&#160;0&#160;<br/>to&#160;4 MBytes, which is&#160;potentially mapped&#160;by both&#160;the fixed and variable&#160;MTRRs.&#160;This support is&#160;invoked&#160;when a&#160;<br/>Pentium&#160;4, Intel&#160;Xeon,&#160;or P6 family processor detects a&#160;large&#160;page&#160;overlapping&#160;the&#160;first 1&#160;MByte of this&#160;memory&#160;<br/>range with&#160;a memory type that conflicts&#160;with&#160;the fixed&#160;MTRRs.&#160;Here,&#160;the&#160;processor maps&#160;the memory range as&#160;<br/>multiple 4-KByte pages within the TLB.&#160;This operation insures correct behavior at the cost of performance. To&#160;avoid&#160;<br/>this performance penalty,&#160;operating-system&#160;software&#160;should reserve&#160;the large page option for regions&#160;of&#160;memory&#160;<br/>at addresses greater than&#160;or&#160;equal&#160;to 4&#160;MBytes.</p>
<p style="position:absolute;top:880px;left:69px;white-space:nowrap" class="ft04">11.12&#160;&#160;PAGE ATTRIBUTE TABLE (PAT)</p>
<p style="position:absolute;top:916px;left:69px;white-space:nowrap" class="ft06">The&#160;Page&#160;Attribute Table&#160;(PAT) extends the&#160;IA-32&#160;architecture’s&#160;page-table&#160;format&#160;to allow memory types to be&#160;<br/>assigned to&#160;regions of physical memory based on&#160;linear&#160;address mappings. The PAT is a companion&#160;feature&#160;to the&#160;<br/>MTRRs; that is, the MTRRs&#160;allow mapping of memory types&#160;to regions&#160;of&#160;the&#160;physical address space,&#160;where&#160;the PAT&#160;<br/>allows mapping of&#160;memory types to&#160;pages within&#160;the&#160;linear address&#160;space. The MTRRs&#160;are useful for statically&#160;<br/>describing memory types for physical ranges, and&#160;are typically set&#160;up by&#160;the&#160;system BIOS. The&#160;PAT extends&#160;the&#160;<br/>functions of the PCD&#160;and PWT bits in page&#160;tables to allow all five&#160;of&#160;the memory&#160;types that&#160;can be&#160;assigned with&#160;the&#160;<br/>MTRRs (plus&#160;one additional memory type) to&#160;also be assigned&#160;dynamically to&#160;pages of the&#160;linear&#160;address space.<br/>The PAT&#160;was introduced to IA-32 architecture&#160;on the Pentium&#160;III&#160;processor.&#160;It is also available in the&#160;Pentium 4 and&#160;<br/>Intel Xeon processors.</p>
</div>
</body>
</html>
