INFO: [VRFC 10-163] Analyzing VHDL file "Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_prim_wrapper_init
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized0\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized1\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_wrapper_init__parameterized2\
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_prim_width
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized0\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized1\
INFO: [VRFC 10-307] analyzing entity \dual_port_ram_blk_mem_gen_prim_width__parameterized2\
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_generic_cstr
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_top
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_v8_4_1_synth
INFO: [VRFC 10-307] analyzing entity dual_port_ram_blk_mem_gen_v8_4_1
INFO: [VRFC 10-307] analyzing entity dual_port_ram
INFO: [VRFC 10-163] Analyzing VHDL file "Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity imem
