synthesis:  version Diamond (64-bit) 3.8.0.115.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Wed Nov 30 14:30:18 2016


Command Line:  synthesis -f Motorcontrollerfinal_controller_lattice.synproj -gui -msgset C:/Users/gebruiker/workspace/lattice/Final code software/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

Optimization goal = Balanced
Top-level module name = SPI_loopback_Top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/gebruiker/workspace/lattice/Final code software/controller (searchpath added)
-p C:/Users/gebruiker/workspace/lattice/Final code software (searchpath added)
VHDL library = work
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/Clockdivider.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/SPI loopbacktest v2.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/ToplevelFinal.vhd
VHDL design file = C:/Users/gebruiker/workspace/lattice/Final code software/PID.vhd
NGD file = Motorcontrollerfinal_controller.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
INFO - synthesis: The default VHDL library search path is now "C:/Users/gebruiker/workspace/lattice/Final code software/controller". VHDL-1504
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/clockdivider.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/clockdivider.vhd(20): analyzing entity clkdiv. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/clockdivider.vhd(34): analyzing architecture clkdiv. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/commutation.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/commutation.vhd(28): analyzing entity commutation. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/commutation.vhd(50): analyzing architecture commutation. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/hallinput.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/hallinput.vhd(22): analyzing entity hall. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/hallinput.vhd(41): analyzing architecture hall. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/pwm_gen.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/pwm_gen.vhd(25): analyzing entity pwmgenerator. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/pwm_gen.vhd(35): analyzing architecture pwmgenerator. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/spi loopbacktest v2.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/spi loopbacktest v2.vhd(21): analyzing entity spi. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/spi loopbacktest v2.vhd(54): analyzing architecture spi. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/toplevelfinal.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/toplevelfinal.vhd(23): analyzing entity spi_loopback_top. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/toplevelfinal.vhd(74): analyzing architecture arch. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
Analyzing VHDL file c:/users/gebruiker/workspace/lattice/final code software/pid.vhd. VHDL-1481
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/pid.vhd(9): analyzing entity pid. VHDL-1012
INFO - synthesis: c:/users/gebruiker/workspace/lattice/final code software/pid.vhd(45): analyzing architecture pid. VHDL-1010
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
unit SPI_loopback_Top is not yet analyzed. VHDL-1485
c:/users/gebruiker/workspace/lattice/final code software/toplevelfinal.vhd(23): executing SPI_loopback_Top(arch)

WARNING - synthesis: c:/users/gebruiker/workspace/lattice/final code software/toplevelfinal.vhd(72): replacing existing netlist SPI_loopback_Top(arch). VHDL-1205
Top module name (VHDL): SPI_loopback_Top
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.8_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Top-level module name = SPI_loopback_Top.



Analyzing Verilog file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file mult_26s_25s.v. VERI-1482
WARNING - synthesis: c:/users/gebruiker/workspace/lattice/final code software/pid.vhd(192): input port a[25] is not connected on this instance. VDB-1013
WARNING - synthesis: c:/users/gebruiker/workspace/lattice/final code software/spi loopbacktest v2.vhd(163): Register \SPI_I/send_buffer_i95 is stuck at Zero. VDB-5013
Duplicate register/latch removal. \HALL_I_M1/hall2_old_36 is a one-to-one match with \HALL_I_M1/Hall_sns_i1.
Duplicate register/latch removal. \HALL_I_M1/hall3_old_37 is a one-to-one match with \HALL_I_M1/Hall_sns_i0.
Duplicate register/latch removal. \HALL_I_M1/hall1_old_35 is a one-to-one match with \HALL_I_M1/Hall_sns_i2.
Duplicate register/latch removal. \HALL_I_M2/hall2_old_36 is a one-to-one match with \HALL_I_M2/Hall_sns_i1.
Duplicate register/latch removal. \HALL_I_M2/hall3_old_37 is a one-to-one match with \HALL_I_M2/Hall_sns_i0.
Duplicate register/latch removal. \HALL_I_M2/hall1_old_35 is a one-to-one match with \HALL_I_M2/Hall_sns_i2.
Duplicate register/latch removal. \HALL_I_M3/hall2_old_36 is a one-to-one match with \HALL_I_M3/Hall_sns_i1.
Duplicate register/latch removal. \HALL_I_M3/hall3_old_37 is a one-to-one match with \HALL_I_M3/Hall_sns_i0.
Duplicate register/latch removal. \HALL_I_M3/hall1_old_35 is a one-to-one match with \HALL_I_M3/Hall_sns_i2.
Duplicate register/latch removal. \HALL_I_M4/hall2_old_36 is a one-to-one match with \HALL_I_M4/Hall_sns_i1.
Duplicate register/latch removal. \HALL_I_M4/hall3_old_37 is a one-to-one match with \HALL_I_M4/Hall_sns_i0.
Duplicate register/latch removal. \HALL_I_M4/hall1_old_35 is a one-to-one match with \HALL_I_M4/Hall_sns_i2.
GSR instance connected to net LED1_c.
Duplicate register/latch removal. \PID_I/Out0_i0 is a one-to-one match with \PID_I/debug2_i0.
Duplicate register/latch removal. \PID_I/Out0_i1 is a one-to-one match with \PID_I/debug2_i1.
Duplicate register/latch removal. \PID_I/Out0_i2 is a one-to-one match with \PID_I/debug2_i2.
Duplicate register/latch removal. \PID_I/Out0_i3 is a one-to-one match with \PID_I/debug2_i3.
Duplicate register/latch removal. \PID_I/Out0_i4 is a one-to-one match with \PID_I/debug2_i4.
Duplicate register/latch removal. \PID_I/Out0_i5 is a one-to-one match with \PID_I/debug2_i5.
Duplicate register/latch removal. \PID_I/Out0_i6 is a one-to-one match with \PID_I/debug2_i6.
Duplicate register/latch removal. \PID_I/Out0_i7 is a one-to-one match with \PID_I/debug2_i7.
Duplicate register/latch removal. \PID_I/Out0_i8 is a one-to-one match with \PID_I/debug2_i8.
Duplicate register/latch removal. \PID_I/Out0_i9 is a one-to-one match with \PID_I/debug2_i9.
Duplicate register/latch removal. \PID_I/Out0_i10 is a one-to-one match with \PID_I/debug2_i10.
Duplicate register/latch removal. \PID_I/Out0_i11 is a one-to-one match with \PID_I/debug2_i11.
Duplicate register/latch removal. \PID_I/Out0_i12 is a one-to-one match with \PID_I/debug2_i12.
Duplicate register/latch removal. \PID_I/Out0_i13 is a one-to-one match with \PID_I/debug2_i13.
Duplicate register/latch removal. \PID_I/Out0_i14 is a one-to-one match with \PID_I/debug2_i14.
Duplicate register/latch removal. \PID_I/Out0_i15 is a one-to-one match with \PID_I/debug2_i15.
Duplicate register/latch removal. \PID_I/Out0_i16 is a one-to-one match with \PID_I/debug2_i16.
Duplicate register/latch removal. \PID_I/Out0_i17 is a one-to-one match with \PID_I/debug2_i17.
Duplicate register/latch removal. \PID_I/Out0_i18 is a one-to-one match with \PID_I/debug2_i18.
Duplicate register/latch removal. \PID_I/Out0_i19 is a one-to-one match with \PID_I/debug2_i19.
Duplicate register/latch removal. \PID_I/Out0_i20 is a one-to-one match with \PID_I/debug2_i20.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in SPI_loopback_Top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.8_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file Motorcontrollerfinal_controller.ngd.

################### Begin Area Report (SPI_loopback_Top)######################
Number of register bits => 883 of 7209 (12 % )
AND2 => 12
CCU2D => 188
FADD2B => 104
FD1P3AX => 413
FD1P3IX => 92
FD1S3AX => 217
FD1S3AY => 2
FD1S3DX => 18
FD1S3IX => 141
GSR => 1
IB => 15
INV => 1
LUT4 => 664
MULT2 => 90
ND2 => 5
OB => 29
OBZ => 1
OSCH => 1
PFUMX => 53
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk_N_634, loads : 351
  Net : clkout_c, loads : 305
  Net : clk_1mhz, loads : 184
  Net : pwm_clk, loads : 44
Clock Enable Nets
Number of Clock Enables: 17
Top 10 highest fanout Clock Enables:
  Net : SPI_I/clkout_c_enable_88, loads : 88
  Net : SPI_I/enable_m1_N_599, loads : 67
  Net : PID_I/clk_N_634_enable_273, loads : 50
  Net : HALL_I_M3/clk_1mhz_enable_65, loads : 40
  Net : HALL_I_M4/clk_1mhz_enable_64, loads : 40
  Net : HALL_I_M2/clk_1mhz_enable_66, loads : 34
  Net : HALL_I_M1/clk_1mhz_enable_63, loads : 32
  Net : PID_I/clk_N_634_enable_150, loads : 26
  Net : PID_I/clk_N_634_enable_50, loads : 26
  Net : PID_I/clk_N_634_enable_252, loads : 26
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SPI_I/CSlatched, loads : 174
  Net : PID_I/multIn2_1, loads : 132
  Net : SPI_I/clkout_c_enable_88, loads : 88
  Net : SPI_I/n9960, loads : 83
  Net : PID_I/ss_2, loads : 74
  Net : SPI_I/n10122, loads : 68
  Net : SPI_I/enable_m1_N_599, loads : 67
  Net : PID_I/ss_3, loads : 60
  Net : PID_I/clk_N_634_enable_100, loads : 52
  Net : PID_I/clk_N_634_enable_175, loads : 52
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk3 [get_nets pwm_clk]                 |    1.000 MHz|  145.264 MHz|     4  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \CLKDIV_I/pi_clk]        |    1.000 MHz|   33.475 MHz|    19  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets clkout_c]                |    1.000 MHz|  119.048 MHz|     5  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_1mhz]                |    1.000 MHz|   90.106 MHz|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 110.078  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.516  secs
--------------------------------------------------------------
