{
    "code": "[BEGIN]\n```verilog\nmodule TopModule (\n    input  logic clk,\n    input  logic reset,\n    input  logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input  logic ack\n);\n\n    typedef enum logic [2:0] { \n        IDLE,\n        WAIT_PATTERN,\n        SHIFT_DELAY,\n        COUNTING,\n        DONE_STATE\n    } state_t;\n\n    state_t state, next_state;\n    logic [3:0] delay;\n    logic [9:0] counter; \n    logic [3:0] remaining_time;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= IDLE;\n            counter <= 10'b0;\n            delay <= 4'b0;\n            counting <= 1'b0;\n            done <= 1'b0;\n        end else begin\n            state <= next_state;\n            if (state == COUNTING) begin\n                if (counter < 10'd999) begin\n                    counter <= counter + 10'b1;\n                end else begin\n                    counter <= 10'b0;\n                    if (remaining_time > 4'b0) begin\n                        remaining_time <= remaining_time - 4'b1;\n                    end\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = state;\n        count = 4'b0; \n        counting = 1'b0;\n        done = 1'b0;\n        \n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = WAIT_PATTERN;\n                end\n            end\n            \n            WAIT_PATTERN: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT_DELAY;\n                end\n            end\n            \n            SHIFT_DELAY: begin\n                delay = {delay[2:0], data}; \n                if (delay[3] == 1'b1 && data == 1'b0) begin\n                    remaining_time = delay; \n                    next_state = COUNTING;\n                    counting = 1'b1;\n                end\n            end\n            \n            COUNTING: begin\n                if (remaining_time == 4'b0 && counter == 10'd999) begin\n                    next_state = DONE_STATE;\n                    done = 1'b1;\n                end\n            end\n            \n            DONE_STATE: begin\n                if (ack) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n        \n        if (state == COUNTING) begin\n            count = remaining_time; \n        end\n    end\n\nendmodule\n```\n[DONE]",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    },
    "iterations": [
        {
            "iteration": 0,
            "code": "module TopModule (\n    input  logic clk,\n    input  logic reset,\n    input  logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input  logic ack\n);\n\n    typedef enum logic [1:0] {\n        IDLE,\n        WAIT_PATTERN,\n        SHIFT_DELAY,\n        COUNTING,\n        DONE_STATE\n    } state_t;\n\n    state_t state, next_state;\n    logic [3:0] delay;\n    logic [9:0] counter; // 1000 cycles max\n    logic [3:0] remaining_time;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= IDLE;\n            counter <= 10'b0;\n            delay <= 4'b0;\n            counting <= 1'b0;\n            done <= 1'b0;\n        end else begin\n            state <= next_state;\n            if (state == COUNTING) begin\n                if (counter < 10'd999) begin\n                    counter <= counter + 10'b1;\n                end else begin\n                    counter <= 10'b0;\n                    if (remaining_time > 4'b0) begin\n                        remaining_time <= remaining_time - 4'b1;\n                    end\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = state;\n        count = 4'b0; // Don't care when not counting\n        counting = 1'b0;\n        done = 1'b0;\n        \n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = WAIT_PATTERN;\n                end\n            end\n            \n            WAIT_PATTERN: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT_DELAY;\n                end\n            end\n            \n            SHIFT_DELAY: begin\n                if (data == 1'b0) begin\n                    delay[3] = data; // Shift in the bits\n                end else if (data == 1'b1) begin\n                    delay[2] = data;\n                end else if (data == 1'b0) begin\n                    delay[1] = data;\n                end else if (data == 1'b1) begin\n                    delay[0] = data;\n                    remaining_time = delay; // Set remaining time\n                    next_state = COUNTING;\n                    counting = 1'b1;\n                end\n            end\n            \n            COUNTING: begin\n                if (remaining_time == 4'b0 && counter == 10'd999) begin\n                    next_state = DONE_STATE;\n                    done = 1'b1;\n                end\n            end\n            \n            DONE_STATE: begin\n                if (ack) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n        \n        if (state == COUNTING) begin\n            count = remaining_time; // Output remaining time\n        end\n    end\n\nendmodule",
            "issues": [
                "syntax_error: error:"
            ]
        },
        {
            "iteration": 1,
            "code": "```verilog\nmodule TopModule (\n    input  logic clk,\n    input  logic reset,\n    input  logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input  logic ack\n);\n\n    typedef enum logic [2:0] { // Changed to 3 bits to avoid overflow\n        IDLE,\n        WAIT_PATTERN,\n        SHIFT_DELAY,\n        COUNTING,\n        DONE_STATE\n    } state_t;\n\n    state_t state, next_state;\n    logic [3:0] delay;\n    logic [9:0] counter; // 1000 cycles max\n    logic [3:0] remaining_time;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= IDLE;\n            counter <= 10'b0;\n            delay <= 4'b0;\n            counting <= 1'b0;\n            done <= 1'b0;\n        end else begin\n            state <= next_state;\n            if (state == COUNTING) begin\n                if (counter < 10'd999) begin\n                    counter <= counter + 10'b1;\n                end else begin\n                    counter <= 10'b0;\n                    if (remaining_time > 4'b0) begin\n                        remaining_time <= remaining_time - 4'b1;\n                    end\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = state;\n        count = 4'b0; // Don't care when not counting\n        counting = 1'b0;\n        done = 1'b0;\n        \n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = WAIT_PATTERN;\n                end\n            end\n            \n            WAIT_PATTERN: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT_DELAY;\n                end\n            end\n            \n            SHIFT_DELAY: begin\n                // Shift in the bits\n                delay = {delay[2:0], data}; // Shift left and insert new bit\n                if (delay[3] == 1'b1 && data == 1'b0) begin\n                    remaining_time = delay; // Set remaining time\n                    next_state = COUNTING;\n                    counting = 1'b1;\n                end\n            end\n            \n            COUNTING: begin\n                if (remaining_time == 4'b0 && counter == 10'd999) begin\n                    next_state = DONE_STATE;\n                    done = 1'b1;\n                end\n            end\n            \n            DONE_STATE: begin\n                if (ack) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n        \n        if (state == COUNTING) begin\n            count = remaining_time; // Output remaining time\n        end\n    end\n\nendmodule\n```",
            "issues": [
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:58: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:58: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:88: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:88: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:118: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:118: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:148: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:178: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:178: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:208: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:208: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:238: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:238: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:268: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:268: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:298: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:298: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:328: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:328: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:358: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:358: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:388: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:388: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:418: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:418: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:448: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:448: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:478: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:478: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:508: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:508: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:538: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:538: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:688: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp90h3mlmi_tb.sv:688: error: Unable to elaborate condition expression.\n36 error(s) during elaboration.\n"
            ]
        },
        {
            "iteration": 2,
            "code": "[BEGIN]\n```verilog\nmodule TopModule (\n    input  logic clk,\n    input  logic reset,\n    input  logic data,\n    output logic [3:0] count,\n    output logic counting,\n    output logic done,\n    input  logic ack\n);\n\n    typedef enum logic [2:0] { \n        IDLE,\n        WAIT_PATTERN,\n        SHIFT_DELAY,\n        COUNTING,\n        DONE_STATE\n    } state_t;\n\n    state_t state, next_state;\n    logic [3:0] delay;\n    logic [9:0] counter; \n    logic [3:0] remaining_time;\n\n    always @(posedge clk) begin\n        if (reset) begin\n            state <= IDLE;\n            counter <= 10'b0;\n            delay <= 4'b0;\n            counting <= 1'b0;\n            done <= 1'b0;\n        end else begin\n            state <= next_state;\n            if (state == COUNTING) begin\n                if (counter < 10'd999) begin\n                    counter <= counter + 10'b1;\n                end else begin\n                    counter <= 10'b0;\n                    if (remaining_time > 4'b0) begin\n                        remaining_time <= remaining_time - 4'b1;\n                    end\n                end\n            end\n        end\n    end\n\n    always @(*) begin\n        next_state = state;\n        count = 4'b0; \n        counting = 1'b0;\n        done = 1'b0;\n        \n        case (state)\n            IDLE: begin\n                if (data == 1'b1) begin\n                    next_state = WAIT_PATTERN;\n                end\n            end\n            \n            WAIT_PATTERN: begin\n                if (data == 1'b1) begin\n                    next_state = SHIFT_DELAY;\n                end\n            end\n            \n            SHIFT_DELAY: begin\n                delay = {delay[2:0], data}; \n                if (delay[3] == 1'b1 && data == 1'b0) begin\n                    remaining_time = delay; \n                    next_state = COUNTING;\n                    counting = 1'b1;\n                end\n            end\n            \n            COUNTING: begin\n                if (remaining_time == 4'b0 && counter == 10'd999) begin\n                    next_state = DONE_STATE;\n                    done = 1'b1;\n                end\n            end\n            \n            DONE_STATE: begin\n                if (ack) begin\n                    next_state = IDLE;\n                end\n            end\n        endcase\n        \n        if (state == COUNTING) begin\n            count = remaining_time; \n        end\n    end\n\nendmodule\n```\n[DONE]",
            "issues": [
                "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:58: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:58: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:88: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:88: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:118: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:118: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:148: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:178: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:178: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:208: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:208: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:238: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:238: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:268: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:268: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:298: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:298: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:328: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:328: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:358: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:358: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:388: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:388: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:418: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:418: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:448: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:448: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:478: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:478: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:508: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:508: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:538: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:538: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:688: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:688: error: Unable to elaborate condition expression.\n36 error(s) during elaboration.\n"
            ]
        }
    ],
    "refinement_count": 2,
    "remaining_issues": [
        "Testbench error: Compilation failed: /var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:58: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:58: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:88: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:88: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:118: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:118: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:148: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:148: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:178: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:178: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:208: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:208: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:238: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:238: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:268: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:268: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:298: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:298: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:328: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:328: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:358: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:358: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:388: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:388: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:418: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:418: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:448: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:448: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:478: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:478: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:508: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:508: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:538: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:538: error: Unable to elaborate condition expression.\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:688: error: Unable to bind wire/reg/memory `xxxx' in `TopModule_tb'\n/var/folders/wr/ktkn8xk55l3ffdnlsjqsyqgw0000gn/T/tmp_h6tvlx8_tb.sv:688: error: Unable to elaborate condition expression.\n36 error(s) during elaboration.\n"
    ],
    "testbench_results": {}
}