{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7463, "design__instance__area": 110427, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 159, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 20, "power__internal__total": 0.010026921518146992, "power__switching__total": 0.005499779712408781, "power__leakage__total": 1.7958851685762056e-06, "power__total": 0.015528496354818344, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.562540252524675, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6206628719982761, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5621276936370563, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.85424847391514, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.562128, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 159, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 20, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8076386454879037, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.9020806579270648, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2754246908500633, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.34863968254726, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.275425, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.261246, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 159, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 18, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4529877434705284, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4944826910119339, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.24724012426060532, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.17026625036263, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.24724, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 8, "design__max_fanout_violation__count": 159, "design__max_cap_violation__count": 23, "clock__skew__worst_hold": -0.44942698057409414, "clock__skew__worst_setup": 0.48528793468424536, "timing__hold__ws": 0.24589586618437098, "timing__setup__ws": 43.00495370425367, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.245896, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 49.787556, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 548.395 566.315", "design__core__bbox": "6.72 15.68 541.52 548.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 310564, "design__core__area": 285113, "design__instance__count__stdcell": 7463, "design__instance__area__stdcell": 110427, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.387311, "design__instance__utilization__stdcell": 0.387311, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 26553412, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 48628.2, "design__instance__displacement__mean": 6.5155, "design__instance__displacement__max": 249.2, "route__wirelength__estimated": 147014, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3497, "route__net__special": 2, "route__drc_errors__iter:1": 1604, "route__wirelength__iter:1": 180849, "route__drc_errors__iter:2": 111, "route__wirelength__iter:2": 179254, "route__drc_errors__iter:3": 112, "route__wirelength__iter:3": 178833, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 178736, "route__drc_errors": 0, "route__wirelength": 178736, "route__vias": 26854, "route__vias__singlecut": 26854, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1100.9, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 159, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5574544317273328, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6081421094393495, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5630264192009081, "timing__setup__ws__corner:min_tt_025C_5v00": 51.020185076403884, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.563026, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 159, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7992573495933641, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8822387514697966, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2765611151702099, "timing__setup__ws__corner:min_ss_125C_4v50": 43.63862994478084, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.276561, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 50.638393, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 159, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.44942698057409414, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.48528793468424536, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.24842495430599457, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.27989944487737, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.248425, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 159, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 22, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5686143938864902, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6355421924174208, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5611116174961828, "timing__setup__ws__corner:max_tt_025C_5v00": 50.655836514770016, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.561112, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 88, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 8, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 159, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 23, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8170409025047631, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9257075368269314, "timing__hold__ws__corner:max_ss_125C_4v50": 1.2740504567513165, "timing__setup__ws__corner:max_ss_125C_4v50": 43.00495370425367, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.27405, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 49.787556, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 88, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 159, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 22, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4572264085649712, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.5054403705302836, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.24589586618437098, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.039373616592684, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.245896, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 88, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 88, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99983, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000166304, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000246399, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 4.34549e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000246399, "ir__voltage__worst": 5, "ir__drop__avg": 4.26e-05, "ir__drop__worst": 0.000166, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}