$date
	Mon Oct 15 16:02:15 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module test_nAddSub $end
$var wire 1 ! roverflow $end
$var wire 1 " rcarOut $end
$var wire 64 # rans [63:0] $end
$var reg 1 $ rcarIn $end
$var reg 64 % rinp1 [63:0] $end
$var reg 64 & rinp2 [63:0] $end
$scope module ins $end
$var wire 1 $ carIn $end
$var wire 64 ' inp1 [63:0] $end
$var wire 64 ( inp2 [63:0] $end
$var wire 1 ! overflow $end
$var wire 64 ) inp3 [63:0] $end
$var wire 64 * carry [63:0] $end
$var wire 1 " carOut $end
$var wire 64 + ans [63:0] $end
$scope begin genblk1[0] $end
$upscope $end
$scope begin genblk1[1] $end
$upscope $end
$scope begin genblk1[2] $end
$upscope $end
$scope begin genblk1[3] $end
$upscope $end
$scope begin genblk1[4] $end
$upscope $end
$scope begin genblk1[5] $end
$upscope $end
$scope begin genblk1[6] $end
$upscope $end
$scope begin genblk1[7] $end
$upscope $end
$scope begin genblk1[8] $end
$upscope $end
$scope begin genblk1[9] $end
$upscope $end
$scope begin genblk1[10] $end
$upscope $end
$scope begin genblk1[11] $end
$upscope $end
$scope begin genblk1[12] $end
$upscope $end
$scope begin genblk1[13] $end
$upscope $end
$scope begin genblk1[14] $end
$upscope $end
$scope begin genblk1[15] $end
$upscope $end
$scope begin genblk1[16] $end
$upscope $end
$scope begin genblk1[17] $end
$upscope $end
$scope begin genblk1[18] $end
$upscope $end
$scope begin genblk1[19] $end
$upscope $end
$scope begin genblk1[20] $end
$upscope $end
$scope begin genblk1[21] $end
$upscope $end
$scope begin genblk1[22] $end
$upscope $end
$scope begin genblk1[23] $end
$upscope $end
$scope begin genblk1[24] $end
$upscope $end
$scope begin genblk1[25] $end
$upscope $end
$scope begin genblk1[26] $end
$upscope $end
$scope begin genblk1[27] $end
$upscope $end
$scope begin genblk1[28] $end
$upscope $end
$scope begin genblk1[29] $end
$upscope $end
$scope begin genblk1[30] $end
$upscope $end
$scope begin genblk1[31] $end
$upscope $end
$scope begin genblk1[32] $end
$upscope $end
$scope begin genblk1[33] $end
$upscope $end
$scope begin genblk1[34] $end
$upscope $end
$scope begin genblk1[35] $end
$upscope $end
$scope begin genblk1[36] $end
$upscope $end
$scope begin genblk1[37] $end
$upscope $end
$scope begin genblk1[38] $end
$upscope $end
$scope begin genblk1[39] $end
$upscope $end
$scope begin genblk1[40] $end
$upscope $end
$scope begin genblk1[41] $end
$upscope $end
$scope begin genblk1[42] $end
$upscope $end
$scope begin genblk1[43] $end
$upscope $end
$scope begin genblk1[44] $end
$upscope $end
$scope begin genblk1[45] $end
$upscope $end
$scope begin genblk1[46] $end
$upscope $end
$scope begin genblk1[47] $end
$upscope $end
$scope begin genblk1[48] $end
$upscope $end
$scope begin genblk1[49] $end
$upscope $end
$scope begin genblk1[50] $end
$upscope $end
$scope begin genblk1[51] $end
$upscope $end
$scope begin genblk1[52] $end
$upscope $end
$scope begin genblk1[53] $end
$upscope $end
$scope begin genblk1[54] $end
$upscope $end
$scope begin genblk1[55] $end
$upscope $end
$scope begin genblk1[56] $end
$upscope $end
$scope begin genblk1[57] $end
$upscope $end
$scope begin genblk1[58] $end
$upscope $end
$scope begin genblk1[59] $end
$upscope $end
$scope begin genblk1[60] $end
$upscope $end
$scope begin genblk1[61] $end
$upscope $end
$scope begin genblk1[62] $end
$upscope $end
$scope begin genblk1[63] $end
$upscope $end
$scope begin genblk2[0] $end
$scope begin genblk3 $end
$scope module fa $end
$var wire 1 , carry $end
$var wire 1 - inputbit1 $end
$var wire 1 . inputbit2 $end
$var wire 1 $ inputcarry $end
$var wire 1 / w3 $end
$var wire 1 0 w2 $end
$var wire 1 1 w1 $end
$var wire 1 2 sum $end
$scope module ha1 $end
$var wire 1 0 carry $end
$var wire 1 - inputBit1 $end
$var wire 1 . inputBit2 $end
$var wire 1 1 sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 / carry $end
$var wire 1 1 inputBit1 $end
$var wire 1 $ inputBit2 $end
$var wire 1 2 sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[1] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 3 carry $end
$var wire 1 4 inputbit1 $end
$var wire 1 5 inputbit2 $end
$var wire 1 6 inputcarry $end
$var wire 1 7 w3 $end
$var wire 1 8 w2 $end
$var wire 1 9 w1 $end
$var wire 1 : sum $end
$scope module ha1 $end
$var wire 1 8 carry $end
$var wire 1 4 inputBit1 $end
$var wire 1 5 inputBit2 $end
$var wire 1 9 sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 7 carry $end
$var wire 1 9 inputBit1 $end
$var wire 1 6 inputBit2 $end
$var wire 1 : sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[2] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 ; carry $end
$var wire 1 < inputbit1 $end
$var wire 1 = inputbit2 $end
$var wire 1 > inputcarry $end
$var wire 1 ? w3 $end
$var wire 1 @ w2 $end
$var wire 1 A w1 $end
$var wire 1 B sum $end
$scope module ha1 $end
$var wire 1 @ carry $end
$var wire 1 < inputBit1 $end
$var wire 1 = inputBit2 $end
$var wire 1 A sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ? carry $end
$var wire 1 A inputBit1 $end
$var wire 1 > inputBit2 $end
$var wire 1 B sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[3] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 C carry $end
$var wire 1 D inputbit1 $end
$var wire 1 E inputbit2 $end
$var wire 1 F inputcarry $end
$var wire 1 G w3 $end
$var wire 1 H w2 $end
$var wire 1 I w1 $end
$var wire 1 J sum $end
$scope module ha1 $end
$var wire 1 H carry $end
$var wire 1 D inputBit1 $end
$var wire 1 E inputBit2 $end
$var wire 1 I sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 G carry $end
$var wire 1 I inputBit1 $end
$var wire 1 F inputBit2 $end
$var wire 1 J sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[4] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 K carry $end
$var wire 1 L inputbit1 $end
$var wire 1 M inputbit2 $end
$var wire 1 N inputcarry $end
$var wire 1 O w3 $end
$var wire 1 P w2 $end
$var wire 1 Q w1 $end
$var wire 1 R sum $end
$scope module ha1 $end
$var wire 1 P carry $end
$var wire 1 L inputBit1 $end
$var wire 1 M inputBit2 $end
$var wire 1 Q sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 O carry $end
$var wire 1 Q inputBit1 $end
$var wire 1 N inputBit2 $end
$var wire 1 R sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[5] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 S carry $end
$var wire 1 T inputbit1 $end
$var wire 1 U inputbit2 $end
$var wire 1 V inputcarry $end
$var wire 1 W w3 $end
$var wire 1 X w2 $end
$var wire 1 Y w1 $end
$var wire 1 Z sum $end
$scope module ha1 $end
$var wire 1 X carry $end
$var wire 1 T inputBit1 $end
$var wire 1 U inputBit2 $end
$var wire 1 Y sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 W carry $end
$var wire 1 Y inputBit1 $end
$var wire 1 V inputBit2 $end
$var wire 1 Z sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[6] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 [ carry $end
$var wire 1 \ inputbit1 $end
$var wire 1 ] inputbit2 $end
$var wire 1 ^ inputcarry $end
$var wire 1 _ w3 $end
$var wire 1 ` w2 $end
$var wire 1 a w1 $end
$var wire 1 b sum $end
$scope module ha1 $end
$var wire 1 ` carry $end
$var wire 1 \ inputBit1 $end
$var wire 1 ] inputBit2 $end
$var wire 1 a sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 _ carry $end
$var wire 1 a inputBit1 $end
$var wire 1 ^ inputBit2 $end
$var wire 1 b sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[7] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 c carry $end
$var wire 1 d inputbit1 $end
$var wire 1 e inputbit2 $end
$var wire 1 f inputcarry $end
$var wire 1 g w3 $end
$var wire 1 h w2 $end
$var wire 1 i w1 $end
$var wire 1 j sum $end
$scope module ha1 $end
$var wire 1 h carry $end
$var wire 1 d inputBit1 $end
$var wire 1 e inputBit2 $end
$var wire 1 i sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 g carry $end
$var wire 1 i inputBit1 $end
$var wire 1 f inputBit2 $end
$var wire 1 j sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[8] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 k carry $end
$var wire 1 l inputbit1 $end
$var wire 1 m inputbit2 $end
$var wire 1 n inputcarry $end
$var wire 1 o w3 $end
$var wire 1 p w2 $end
$var wire 1 q w1 $end
$var wire 1 r sum $end
$scope module ha1 $end
$var wire 1 p carry $end
$var wire 1 l inputBit1 $end
$var wire 1 m inputBit2 $end
$var wire 1 q sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 o carry $end
$var wire 1 q inputBit1 $end
$var wire 1 n inputBit2 $end
$var wire 1 r sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[9] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 s carry $end
$var wire 1 t inputbit1 $end
$var wire 1 u inputbit2 $end
$var wire 1 v inputcarry $end
$var wire 1 w w3 $end
$var wire 1 x w2 $end
$var wire 1 y w1 $end
$var wire 1 z sum $end
$scope module ha1 $end
$var wire 1 x carry $end
$var wire 1 t inputBit1 $end
$var wire 1 u inputBit2 $end
$var wire 1 y sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 w carry $end
$var wire 1 y inputBit1 $end
$var wire 1 v inputBit2 $end
$var wire 1 z sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[10] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 { carry $end
$var wire 1 | inputbit1 $end
$var wire 1 } inputbit2 $end
$var wire 1 ~ inputcarry $end
$var wire 1 !" w3 $end
$var wire 1 "" w2 $end
$var wire 1 #" w1 $end
$var wire 1 $" sum $end
$scope module ha1 $end
$var wire 1 "" carry $end
$var wire 1 | inputBit1 $end
$var wire 1 } inputBit2 $end
$var wire 1 #" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 !" carry $end
$var wire 1 #" inputBit1 $end
$var wire 1 ~ inputBit2 $end
$var wire 1 $" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[11] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 %" carry $end
$var wire 1 &" inputbit1 $end
$var wire 1 '" inputbit2 $end
$var wire 1 (" inputcarry $end
$var wire 1 )" w3 $end
$var wire 1 *" w2 $end
$var wire 1 +" w1 $end
$var wire 1 ," sum $end
$scope module ha1 $end
$var wire 1 *" carry $end
$var wire 1 &" inputBit1 $end
$var wire 1 '" inputBit2 $end
$var wire 1 +" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 )" carry $end
$var wire 1 +" inputBit1 $end
$var wire 1 (" inputBit2 $end
$var wire 1 ," sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[12] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 -" carry $end
$var wire 1 ." inputbit1 $end
$var wire 1 /" inputbit2 $end
$var wire 1 0" inputcarry $end
$var wire 1 1" w3 $end
$var wire 1 2" w2 $end
$var wire 1 3" w1 $end
$var wire 1 4" sum $end
$scope module ha1 $end
$var wire 1 2" carry $end
$var wire 1 ." inputBit1 $end
$var wire 1 /" inputBit2 $end
$var wire 1 3" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 1" carry $end
$var wire 1 3" inputBit1 $end
$var wire 1 0" inputBit2 $end
$var wire 1 4" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[13] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 5" carry $end
$var wire 1 6" inputbit1 $end
$var wire 1 7" inputbit2 $end
$var wire 1 8" inputcarry $end
$var wire 1 9" w3 $end
$var wire 1 :" w2 $end
$var wire 1 ;" w1 $end
$var wire 1 <" sum $end
$scope module ha1 $end
$var wire 1 :" carry $end
$var wire 1 6" inputBit1 $end
$var wire 1 7" inputBit2 $end
$var wire 1 ;" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 9" carry $end
$var wire 1 ;" inputBit1 $end
$var wire 1 8" inputBit2 $end
$var wire 1 <" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[14] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 =" carry $end
$var wire 1 >" inputbit1 $end
$var wire 1 ?" inputbit2 $end
$var wire 1 @" inputcarry $end
$var wire 1 A" w3 $end
$var wire 1 B" w2 $end
$var wire 1 C" w1 $end
$var wire 1 D" sum $end
$scope module ha1 $end
$var wire 1 B" carry $end
$var wire 1 >" inputBit1 $end
$var wire 1 ?" inputBit2 $end
$var wire 1 C" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 A" carry $end
$var wire 1 C" inputBit1 $end
$var wire 1 @" inputBit2 $end
$var wire 1 D" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[15] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 E" carry $end
$var wire 1 F" inputbit1 $end
$var wire 1 G" inputbit2 $end
$var wire 1 H" inputcarry $end
$var wire 1 I" w3 $end
$var wire 1 J" w2 $end
$var wire 1 K" w1 $end
$var wire 1 L" sum $end
$scope module ha1 $end
$var wire 1 J" carry $end
$var wire 1 F" inputBit1 $end
$var wire 1 G" inputBit2 $end
$var wire 1 K" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 I" carry $end
$var wire 1 K" inputBit1 $end
$var wire 1 H" inputBit2 $end
$var wire 1 L" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[16] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 M" carry $end
$var wire 1 N" inputbit1 $end
$var wire 1 O" inputbit2 $end
$var wire 1 P" inputcarry $end
$var wire 1 Q" w3 $end
$var wire 1 R" w2 $end
$var wire 1 S" w1 $end
$var wire 1 T" sum $end
$scope module ha1 $end
$var wire 1 R" carry $end
$var wire 1 N" inputBit1 $end
$var wire 1 O" inputBit2 $end
$var wire 1 S" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 Q" carry $end
$var wire 1 S" inputBit1 $end
$var wire 1 P" inputBit2 $end
$var wire 1 T" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[17] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 U" carry $end
$var wire 1 V" inputbit1 $end
$var wire 1 W" inputbit2 $end
$var wire 1 X" inputcarry $end
$var wire 1 Y" w3 $end
$var wire 1 Z" w2 $end
$var wire 1 [" w1 $end
$var wire 1 \" sum $end
$scope module ha1 $end
$var wire 1 Z" carry $end
$var wire 1 V" inputBit1 $end
$var wire 1 W" inputBit2 $end
$var wire 1 [" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 Y" carry $end
$var wire 1 [" inputBit1 $end
$var wire 1 X" inputBit2 $end
$var wire 1 \" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[18] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 ]" carry $end
$var wire 1 ^" inputbit1 $end
$var wire 1 _" inputbit2 $end
$var wire 1 `" inputcarry $end
$var wire 1 a" w3 $end
$var wire 1 b" w2 $end
$var wire 1 c" w1 $end
$var wire 1 d" sum $end
$scope module ha1 $end
$var wire 1 b" carry $end
$var wire 1 ^" inputBit1 $end
$var wire 1 _" inputBit2 $end
$var wire 1 c" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 a" carry $end
$var wire 1 c" inputBit1 $end
$var wire 1 `" inputBit2 $end
$var wire 1 d" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[19] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 e" carry $end
$var wire 1 f" inputbit1 $end
$var wire 1 g" inputbit2 $end
$var wire 1 h" inputcarry $end
$var wire 1 i" w3 $end
$var wire 1 j" w2 $end
$var wire 1 k" w1 $end
$var wire 1 l" sum $end
$scope module ha1 $end
$var wire 1 j" carry $end
$var wire 1 f" inputBit1 $end
$var wire 1 g" inputBit2 $end
$var wire 1 k" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 i" carry $end
$var wire 1 k" inputBit1 $end
$var wire 1 h" inputBit2 $end
$var wire 1 l" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[20] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 m" carry $end
$var wire 1 n" inputbit1 $end
$var wire 1 o" inputbit2 $end
$var wire 1 p" inputcarry $end
$var wire 1 q" w3 $end
$var wire 1 r" w2 $end
$var wire 1 s" w1 $end
$var wire 1 t" sum $end
$scope module ha1 $end
$var wire 1 r" carry $end
$var wire 1 n" inputBit1 $end
$var wire 1 o" inputBit2 $end
$var wire 1 s" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 q" carry $end
$var wire 1 s" inputBit1 $end
$var wire 1 p" inputBit2 $end
$var wire 1 t" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[21] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 u" carry $end
$var wire 1 v" inputbit1 $end
$var wire 1 w" inputbit2 $end
$var wire 1 x" inputcarry $end
$var wire 1 y" w3 $end
$var wire 1 z" w2 $end
$var wire 1 {" w1 $end
$var wire 1 |" sum $end
$scope module ha1 $end
$var wire 1 z" carry $end
$var wire 1 v" inputBit1 $end
$var wire 1 w" inputBit2 $end
$var wire 1 {" sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 y" carry $end
$var wire 1 {" inputBit1 $end
$var wire 1 x" inputBit2 $end
$var wire 1 |" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[22] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 }" carry $end
$var wire 1 ~" inputbit1 $end
$var wire 1 !# inputbit2 $end
$var wire 1 "# inputcarry $end
$var wire 1 ## w3 $end
$var wire 1 $# w2 $end
$var wire 1 %# w1 $end
$var wire 1 &# sum $end
$scope module ha1 $end
$var wire 1 $# carry $end
$var wire 1 ~" inputBit1 $end
$var wire 1 !# inputBit2 $end
$var wire 1 %# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ## carry $end
$var wire 1 %# inputBit1 $end
$var wire 1 "# inputBit2 $end
$var wire 1 &# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[23] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 '# carry $end
$var wire 1 (# inputbit1 $end
$var wire 1 )# inputbit2 $end
$var wire 1 *# inputcarry $end
$var wire 1 +# w3 $end
$var wire 1 ,# w2 $end
$var wire 1 -# w1 $end
$var wire 1 .# sum $end
$scope module ha1 $end
$var wire 1 ,# carry $end
$var wire 1 (# inputBit1 $end
$var wire 1 )# inputBit2 $end
$var wire 1 -# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 +# carry $end
$var wire 1 -# inputBit1 $end
$var wire 1 *# inputBit2 $end
$var wire 1 .# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[24] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 /# carry $end
$var wire 1 0# inputbit1 $end
$var wire 1 1# inputbit2 $end
$var wire 1 2# inputcarry $end
$var wire 1 3# w3 $end
$var wire 1 4# w2 $end
$var wire 1 5# w1 $end
$var wire 1 6# sum $end
$scope module ha1 $end
$var wire 1 4# carry $end
$var wire 1 0# inputBit1 $end
$var wire 1 1# inputBit2 $end
$var wire 1 5# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 3# carry $end
$var wire 1 5# inputBit1 $end
$var wire 1 2# inputBit2 $end
$var wire 1 6# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[25] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 7# carry $end
$var wire 1 8# inputbit1 $end
$var wire 1 9# inputbit2 $end
$var wire 1 :# inputcarry $end
$var wire 1 ;# w3 $end
$var wire 1 <# w2 $end
$var wire 1 =# w1 $end
$var wire 1 ># sum $end
$scope module ha1 $end
$var wire 1 <# carry $end
$var wire 1 8# inputBit1 $end
$var wire 1 9# inputBit2 $end
$var wire 1 =# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ;# carry $end
$var wire 1 =# inputBit1 $end
$var wire 1 :# inputBit2 $end
$var wire 1 ># sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[26] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 ?# carry $end
$var wire 1 @# inputbit1 $end
$var wire 1 A# inputbit2 $end
$var wire 1 B# inputcarry $end
$var wire 1 C# w3 $end
$var wire 1 D# w2 $end
$var wire 1 E# w1 $end
$var wire 1 F# sum $end
$scope module ha1 $end
$var wire 1 D# carry $end
$var wire 1 @# inputBit1 $end
$var wire 1 A# inputBit2 $end
$var wire 1 E# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 C# carry $end
$var wire 1 E# inputBit1 $end
$var wire 1 B# inputBit2 $end
$var wire 1 F# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[27] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 G# carry $end
$var wire 1 H# inputbit1 $end
$var wire 1 I# inputbit2 $end
$var wire 1 J# inputcarry $end
$var wire 1 K# w3 $end
$var wire 1 L# w2 $end
$var wire 1 M# w1 $end
$var wire 1 N# sum $end
$scope module ha1 $end
$var wire 1 L# carry $end
$var wire 1 H# inputBit1 $end
$var wire 1 I# inputBit2 $end
$var wire 1 M# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 K# carry $end
$var wire 1 M# inputBit1 $end
$var wire 1 J# inputBit2 $end
$var wire 1 N# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[28] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 O# carry $end
$var wire 1 P# inputbit1 $end
$var wire 1 Q# inputbit2 $end
$var wire 1 R# inputcarry $end
$var wire 1 S# w3 $end
$var wire 1 T# w2 $end
$var wire 1 U# w1 $end
$var wire 1 V# sum $end
$scope module ha1 $end
$var wire 1 T# carry $end
$var wire 1 P# inputBit1 $end
$var wire 1 Q# inputBit2 $end
$var wire 1 U# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 S# carry $end
$var wire 1 U# inputBit1 $end
$var wire 1 R# inputBit2 $end
$var wire 1 V# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[29] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 W# carry $end
$var wire 1 X# inputbit1 $end
$var wire 1 Y# inputbit2 $end
$var wire 1 Z# inputcarry $end
$var wire 1 [# w3 $end
$var wire 1 \# w2 $end
$var wire 1 ]# w1 $end
$var wire 1 ^# sum $end
$scope module ha1 $end
$var wire 1 \# carry $end
$var wire 1 X# inputBit1 $end
$var wire 1 Y# inputBit2 $end
$var wire 1 ]# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 [# carry $end
$var wire 1 ]# inputBit1 $end
$var wire 1 Z# inputBit2 $end
$var wire 1 ^# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[30] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 _# carry $end
$var wire 1 `# inputbit1 $end
$var wire 1 a# inputbit2 $end
$var wire 1 b# inputcarry $end
$var wire 1 c# w3 $end
$var wire 1 d# w2 $end
$var wire 1 e# w1 $end
$var wire 1 f# sum $end
$scope module ha1 $end
$var wire 1 d# carry $end
$var wire 1 `# inputBit1 $end
$var wire 1 a# inputBit2 $end
$var wire 1 e# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 c# carry $end
$var wire 1 e# inputBit1 $end
$var wire 1 b# inputBit2 $end
$var wire 1 f# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[31] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 g# carry $end
$var wire 1 h# inputbit1 $end
$var wire 1 i# inputbit2 $end
$var wire 1 j# inputcarry $end
$var wire 1 k# w3 $end
$var wire 1 l# w2 $end
$var wire 1 m# w1 $end
$var wire 1 n# sum $end
$scope module ha1 $end
$var wire 1 l# carry $end
$var wire 1 h# inputBit1 $end
$var wire 1 i# inputBit2 $end
$var wire 1 m# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 k# carry $end
$var wire 1 m# inputBit1 $end
$var wire 1 j# inputBit2 $end
$var wire 1 n# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[32] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 o# carry $end
$var wire 1 p# inputbit1 $end
$var wire 1 q# inputbit2 $end
$var wire 1 r# inputcarry $end
$var wire 1 s# w3 $end
$var wire 1 t# w2 $end
$var wire 1 u# w1 $end
$var wire 1 v# sum $end
$scope module ha1 $end
$var wire 1 t# carry $end
$var wire 1 p# inputBit1 $end
$var wire 1 q# inputBit2 $end
$var wire 1 u# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 s# carry $end
$var wire 1 u# inputBit1 $end
$var wire 1 r# inputBit2 $end
$var wire 1 v# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[33] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 w# carry $end
$var wire 1 x# inputbit1 $end
$var wire 1 y# inputbit2 $end
$var wire 1 z# inputcarry $end
$var wire 1 {# w3 $end
$var wire 1 |# w2 $end
$var wire 1 }# w1 $end
$var wire 1 ~# sum $end
$scope module ha1 $end
$var wire 1 |# carry $end
$var wire 1 x# inputBit1 $end
$var wire 1 y# inputBit2 $end
$var wire 1 }# sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 {# carry $end
$var wire 1 }# inputBit1 $end
$var wire 1 z# inputBit2 $end
$var wire 1 ~# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[34] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 !$ carry $end
$var wire 1 "$ inputbit1 $end
$var wire 1 #$ inputbit2 $end
$var wire 1 $$ inputcarry $end
$var wire 1 %$ w3 $end
$var wire 1 &$ w2 $end
$var wire 1 '$ w1 $end
$var wire 1 ($ sum $end
$scope module ha1 $end
$var wire 1 &$ carry $end
$var wire 1 "$ inputBit1 $end
$var wire 1 #$ inputBit2 $end
$var wire 1 '$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 %$ carry $end
$var wire 1 '$ inputBit1 $end
$var wire 1 $$ inputBit2 $end
$var wire 1 ($ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[35] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 )$ carry $end
$var wire 1 *$ inputbit1 $end
$var wire 1 +$ inputbit2 $end
$var wire 1 ,$ inputcarry $end
$var wire 1 -$ w3 $end
$var wire 1 .$ w2 $end
$var wire 1 /$ w1 $end
$var wire 1 0$ sum $end
$scope module ha1 $end
$var wire 1 .$ carry $end
$var wire 1 *$ inputBit1 $end
$var wire 1 +$ inputBit2 $end
$var wire 1 /$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 -$ carry $end
$var wire 1 /$ inputBit1 $end
$var wire 1 ,$ inputBit2 $end
$var wire 1 0$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[36] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 1$ carry $end
$var wire 1 2$ inputbit1 $end
$var wire 1 3$ inputbit2 $end
$var wire 1 4$ inputcarry $end
$var wire 1 5$ w3 $end
$var wire 1 6$ w2 $end
$var wire 1 7$ w1 $end
$var wire 1 8$ sum $end
$scope module ha1 $end
$var wire 1 6$ carry $end
$var wire 1 2$ inputBit1 $end
$var wire 1 3$ inputBit2 $end
$var wire 1 7$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 5$ carry $end
$var wire 1 7$ inputBit1 $end
$var wire 1 4$ inputBit2 $end
$var wire 1 8$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[37] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 9$ carry $end
$var wire 1 :$ inputbit1 $end
$var wire 1 ;$ inputbit2 $end
$var wire 1 <$ inputcarry $end
$var wire 1 =$ w3 $end
$var wire 1 >$ w2 $end
$var wire 1 ?$ w1 $end
$var wire 1 @$ sum $end
$scope module ha1 $end
$var wire 1 >$ carry $end
$var wire 1 :$ inputBit1 $end
$var wire 1 ;$ inputBit2 $end
$var wire 1 ?$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 =$ carry $end
$var wire 1 ?$ inputBit1 $end
$var wire 1 <$ inputBit2 $end
$var wire 1 @$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[38] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 A$ carry $end
$var wire 1 B$ inputbit1 $end
$var wire 1 C$ inputbit2 $end
$var wire 1 D$ inputcarry $end
$var wire 1 E$ w3 $end
$var wire 1 F$ w2 $end
$var wire 1 G$ w1 $end
$var wire 1 H$ sum $end
$scope module ha1 $end
$var wire 1 F$ carry $end
$var wire 1 B$ inputBit1 $end
$var wire 1 C$ inputBit2 $end
$var wire 1 G$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 E$ carry $end
$var wire 1 G$ inputBit1 $end
$var wire 1 D$ inputBit2 $end
$var wire 1 H$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[39] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 I$ carry $end
$var wire 1 J$ inputbit1 $end
$var wire 1 K$ inputbit2 $end
$var wire 1 L$ inputcarry $end
$var wire 1 M$ w3 $end
$var wire 1 N$ w2 $end
$var wire 1 O$ w1 $end
$var wire 1 P$ sum $end
$scope module ha1 $end
$var wire 1 N$ carry $end
$var wire 1 J$ inputBit1 $end
$var wire 1 K$ inputBit2 $end
$var wire 1 O$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 M$ carry $end
$var wire 1 O$ inputBit1 $end
$var wire 1 L$ inputBit2 $end
$var wire 1 P$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[40] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 Q$ carry $end
$var wire 1 R$ inputbit1 $end
$var wire 1 S$ inputbit2 $end
$var wire 1 T$ inputcarry $end
$var wire 1 U$ w3 $end
$var wire 1 V$ w2 $end
$var wire 1 W$ w1 $end
$var wire 1 X$ sum $end
$scope module ha1 $end
$var wire 1 V$ carry $end
$var wire 1 R$ inputBit1 $end
$var wire 1 S$ inputBit2 $end
$var wire 1 W$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 U$ carry $end
$var wire 1 W$ inputBit1 $end
$var wire 1 T$ inputBit2 $end
$var wire 1 X$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[41] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 Y$ carry $end
$var wire 1 Z$ inputbit1 $end
$var wire 1 [$ inputbit2 $end
$var wire 1 \$ inputcarry $end
$var wire 1 ]$ w3 $end
$var wire 1 ^$ w2 $end
$var wire 1 _$ w1 $end
$var wire 1 `$ sum $end
$scope module ha1 $end
$var wire 1 ^$ carry $end
$var wire 1 Z$ inputBit1 $end
$var wire 1 [$ inputBit2 $end
$var wire 1 _$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ]$ carry $end
$var wire 1 _$ inputBit1 $end
$var wire 1 \$ inputBit2 $end
$var wire 1 `$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[42] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 a$ carry $end
$var wire 1 b$ inputbit1 $end
$var wire 1 c$ inputbit2 $end
$var wire 1 d$ inputcarry $end
$var wire 1 e$ w3 $end
$var wire 1 f$ w2 $end
$var wire 1 g$ w1 $end
$var wire 1 h$ sum $end
$scope module ha1 $end
$var wire 1 f$ carry $end
$var wire 1 b$ inputBit1 $end
$var wire 1 c$ inputBit2 $end
$var wire 1 g$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 e$ carry $end
$var wire 1 g$ inputBit1 $end
$var wire 1 d$ inputBit2 $end
$var wire 1 h$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[43] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 i$ carry $end
$var wire 1 j$ inputbit1 $end
$var wire 1 k$ inputbit2 $end
$var wire 1 l$ inputcarry $end
$var wire 1 m$ w3 $end
$var wire 1 n$ w2 $end
$var wire 1 o$ w1 $end
$var wire 1 p$ sum $end
$scope module ha1 $end
$var wire 1 n$ carry $end
$var wire 1 j$ inputBit1 $end
$var wire 1 k$ inputBit2 $end
$var wire 1 o$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 m$ carry $end
$var wire 1 o$ inputBit1 $end
$var wire 1 l$ inputBit2 $end
$var wire 1 p$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[44] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 q$ carry $end
$var wire 1 r$ inputbit1 $end
$var wire 1 s$ inputbit2 $end
$var wire 1 t$ inputcarry $end
$var wire 1 u$ w3 $end
$var wire 1 v$ w2 $end
$var wire 1 w$ w1 $end
$var wire 1 x$ sum $end
$scope module ha1 $end
$var wire 1 v$ carry $end
$var wire 1 r$ inputBit1 $end
$var wire 1 s$ inputBit2 $end
$var wire 1 w$ sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 u$ carry $end
$var wire 1 w$ inputBit1 $end
$var wire 1 t$ inputBit2 $end
$var wire 1 x$ sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[45] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 y$ carry $end
$var wire 1 z$ inputbit1 $end
$var wire 1 {$ inputbit2 $end
$var wire 1 |$ inputcarry $end
$var wire 1 }$ w3 $end
$var wire 1 ~$ w2 $end
$var wire 1 !% w1 $end
$var wire 1 "% sum $end
$scope module ha1 $end
$var wire 1 ~$ carry $end
$var wire 1 z$ inputBit1 $end
$var wire 1 {$ inputBit2 $end
$var wire 1 !% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 }$ carry $end
$var wire 1 !% inputBit1 $end
$var wire 1 |$ inputBit2 $end
$var wire 1 "% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[46] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 #% carry $end
$var wire 1 $% inputbit1 $end
$var wire 1 %% inputbit2 $end
$var wire 1 &% inputcarry $end
$var wire 1 '% w3 $end
$var wire 1 (% w2 $end
$var wire 1 )% w1 $end
$var wire 1 *% sum $end
$scope module ha1 $end
$var wire 1 (% carry $end
$var wire 1 $% inputBit1 $end
$var wire 1 %% inputBit2 $end
$var wire 1 )% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 '% carry $end
$var wire 1 )% inputBit1 $end
$var wire 1 &% inputBit2 $end
$var wire 1 *% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[47] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 +% carry $end
$var wire 1 ,% inputbit1 $end
$var wire 1 -% inputbit2 $end
$var wire 1 .% inputcarry $end
$var wire 1 /% w3 $end
$var wire 1 0% w2 $end
$var wire 1 1% w1 $end
$var wire 1 2% sum $end
$scope module ha1 $end
$var wire 1 0% carry $end
$var wire 1 ,% inputBit1 $end
$var wire 1 -% inputBit2 $end
$var wire 1 1% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 /% carry $end
$var wire 1 1% inputBit1 $end
$var wire 1 .% inputBit2 $end
$var wire 1 2% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[48] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 3% carry $end
$var wire 1 4% inputbit1 $end
$var wire 1 5% inputbit2 $end
$var wire 1 6% inputcarry $end
$var wire 1 7% w3 $end
$var wire 1 8% w2 $end
$var wire 1 9% w1 $end
$var wire 1 :% sum $end
$scope module ha1 $end
$var wire 1 8% carry $end
$var wire 1 4% inputBit1 $end
$var wire 1 5% inputBit2 $end
$var wire 1 9% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 7% carry $end
$var wire 1 9% inputBit1 $end
$var wire 1 6% inputBit2 $end
$var wire 1 :% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[49] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 ;% carry $end
$var wire 1 <% inputbit1 $end
$var wire 1 =% inputbit2 $end
$var wire 1 >% inputcarry $end
$var wire 1 ?% w3 $end
$var wire 1 @% w2 $end
$var wire 1 A% w1 $end
$var wire 1 B% sum $end
$scope module ha1 $end
$var wire 1 @% carry $end
$var wire 1 <% inputBit1 $end
$var wire 1 =% inputBit2 $end
$var wire 1 A% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 ?% carry $end
$var wire 1 A% inputBit1 $end
$var wire 1 >% inputBit2 $end
$var wire 1 B% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[50] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 C% carry $end
$var wire 1 D% inputbit1 $end
$var wire 1 E% inputbit2 $end
$var wire 1 F% inputcarry $end
$var wire 1 G% w3 $end
$var wire 1 H% w2 $end
$var wire 1 I% w1 $end
$var wire 1 J% sum $end
$scope module ha1 $end
$var wire 1 H% carry $end
$var wire 1 D% inputBit1 $end
$var wire 1 E% inputBit2 $end
$var wire 1 I% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 G% carry $end
$var wire 1 I% inputBit1 $end
$var wire 1 F% inputBit2 $end
$var wire 1 J% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[51] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 K% carry $end
$var wire 1 L% inputbit1 $end
$var wire 1 M% inputbit2 $end
$var wire 1 N% inputcarry $end
$var wire 1 O% w3 $end
$var wire 1 P% w2 $end
$var wire 1 Q% w1 $end
$var wire 1 R% sum $end
$scope module ha1 $end
$var wire 1 P% carry $end
$var wire 1 L% inputBit1 $end
$var wire 1 M% inputBit2 $end
$var wire 1 Q% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 O% carry $end
$var wire 1 Q% inputBit1 $end
$var wire 1 N% inputBit2 $end
$var wire 1 R% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[52] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 S% carry $end
$var wire 1 T% inputbit1 $end
$var wire 1 U% inputbit2 $end
$var wire 1 V% inputcarry $end
$var wire 1 W% w3 $end
$var wire 1 X% w2 $end
$var wire 1 Y% w1 $end
$var wire 1 Z% sum $end
$scope module ha1 $end
$var wire 1 X% carry $end
$var wire 1 T% inputBit1 $end
$var wire 1 U% inputBit2 $end
$var wire 1 Y% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 W% carry $end
$var wire 1 Y% inputBit1 $end
$var wire 1 V% inputBit2 $end
$var wire 1 Z% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[53] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 [% carry $end
$var wire 1 \% inputbit1 $end
$var wire 1 ]% inputbit2 $end
$var wire 1 ^% inputcarry $end
$var wire 1 _% w3 $end
$var wire 1 `% w2 $end
$var wire 1 a% w1 $end
$var wire 1 b% sum $end
$scope module ha1 $end
$var wire 1 `% carry $end
$var wire 1 \% inputBit1 $end
$var wire 1 ]% inputBit2 $end
$var wire 1 a% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 _% carry $end
$var wire 1 a% inputBit1 $end
$var wire 1 ^% inputBit2 $end
$var wire 1 b% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[54] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 c% carry $end
$var wire 1 d% inputbit1 $end
$var wire 1 e% inputbit2 $end
$var wire 1 f% inputcarry $end
$var wire 1 g% w3 $end
$var wire 1 h% w2 $end
$var wire 1 i% w1 $end
$var wire 1 j% sum $end
$scope module ha1 $end
$var wire 1 h% carry $end
$var wire 1 d% inputBit1 $end
$var wire 1 e% inputBit2 $end
$var wire 1 i% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 g% carry $end
$var wire 1 i% inputBit1 $end
$var wire 1 f% inputBit2 $end
$var wire 1 j% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[55] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 k% carry $end
$var wire 1 l% inputbit1 $end
$var wire 1 m% inputbit2 $end
$var wire 1 n% inputcarry $end
$var wire 1 o% w3 $end
$var wire 1 p% w2 $end
$var wire 1 q% w1 $end
$var wire 1 r% sum $end
$scope module ha1 $end
$var wire 1 p% carry $end
$var wire 1 l% inputBit1 $end
$var wire 1 m% inputBit2 $end
$var wire 1 q% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 o% carry $end
$var wire 1 q% inputBit1 $end
$var wire 1 n% inputBit2 $end
$var wire 1 r% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[56] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 s% carry $end
$var wire 1 t% inputbit1 $end
$var wire 1 u% inputbit2 $end
$var wire 1 v% inputcarry $end
$var wire 1 w% w3 $end
$var wire 1 x% w2 $end
$var wire 1 y% w1 $end
$var wire 1 z% sum $end
$scope module ha1 $end
$var wire 1 x% carry $end
$var wire 1 t% inputBit1 $end
$var wire 1 u% inputBit2 $end
$var wire 1 y% sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 w% carry $end
$var wire 1 y% inputBit1 $end
$var wire 1 v% inputBit2 $end
$var wire 1 z% sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[57] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 {% carry $end
$var wire 1 |% inputbit1 $end
$var wire 1 }% inputbit2 $end
$var wire 1 ~% inputcarry $end
$var wire 1 !& w3 $end
$var wire 1 "& w2 $end
$var wire 1 #& w1 $end
$var wire 1 $& sum $end
$scope module ha1 $end
$var wire 1 "& carry $end
$var wire 1 |% inputBit1 $end
$var wire 1 }% inputBit2 $end
$var wire 1 #& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 !& carry $end
$var wire 1 #& inputBit1 $end
$var wire 1 ~% inputBit2 $end
$var wire 1 $& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[58] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 %& carry $end
$var wire 1 && inputbit1 $end
$var wire 1 '& inputbit2 $end
$var wire 1 (& inputcarry $end
$var wire 1 )& w3 $end
$var wire 1 *& w2 $end
$var wire 1 +& w1 $end
$var wire 1 ,& sum $end
$scope module ha1 $end
$var wire 1 *& carry $end
$var wire 1 && inputBit1 $end
$var wire 1 '& inputBit2 $end
$var wire 1 +& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 )& carry $end
$var wire 1 +& inputBit1 $end
$var wire 1 (& inputBit2 $end
$var wire 1 ,& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[59] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 -& carry $end
$var wire 1 .& inputbit1 $end
$var wire 1 /& inputbit2 $end
$var wire 1 0& inputcarry $end
$var wire 1 1& w3 $end
$var wire 1 2& w2 $end
$var wire 1 3& w1 $end
$var wire 1 4& sum $end
$scope module ha1 $end
$var wire 1 2& carry $end
$var wire 1 .& inputBit1 $end
$var wire 1 /& inputBit2 $end
$var wire 1 3& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 1& carry $end
$var wire 1 3& inputBit1 $end
$var wire 1 0& inputBit2 $end
$var wire 1 4& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[60] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 5& carry $end
$var wire 1 6& inputbit1 $end
$var wire 1 7& inputbit2 $end
$var wire 1 8& inputcarry $end
$var wire 1 9& w3 $end
$var wire 1 :& w2 $end
$var wire 1 ;& w1 $end
$var wire 1 <& sum $end
$scope module ha1 $end
$var wire 1 :& carry $end
$var wire 1 6& inputBit1 $end
$var wire 1 7& inputBit2 $end
$var wire 1 ;& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 9& carry $end
$var wire 1 ;& inputBit1 $end
$var wire 1 8& inputBit2 $end
$var wire 1 <& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[61] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 =& carry $end
$var wire 1 >& inputbit1 $end
$var wire 1 ?& inputbit2 $end
$var wire 1 @& inputcarry $end
$var wire 1 A& w3 $end
$var wire 1 B& w2 $end
$var wire 1 C& w1 $end
$var wire 1 D& sum $end
$scope module ha1 $end
$var wire 1 B& carry $end
$var wire 1 >& inputBit1 $end
$var wire 1 ?& inputBit2 $end
$var wire 1 C& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 A& carry $end
$var wire 1 C& inputBit1 $end
$var wire 1 @& inputBit2 $end
$var wire 1 D& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[62] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 E& carry $end
$var wire 1 F& inputbit1 $end
$var wire 1 G& inputbit2 $end
$var wire 1 H& inputcarry $end
$var wire 1 I& w3 $end
$var wire 1 J& w2 $end
$var wire 1 K& w1 $end
$var wire 1 L& sum $end
$scope module ha1 $end
$var wire 1 J& carry $end
$var wire 1 F& inputBit1 $end
$var wire 1 G& inputBit2 $end
$var wire 1 K& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 I& carry $end
$var wire 1 K& inputBit1 $end
$var wire 1 H& inputBit2 $end
$var wire 1 L& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope begin genblk2[63] $end
$scope begin genblk4 $end
$scope module fa $end
$var wire 1 M& carry $end
$var wire 1 N& inputbit1 $end
$var wire 1 O& inputbit2 $end
$var wire 1 P& inputcarry $end
$var wire 1 Q& w3 $end
$var wire 1 R& w2 $end
$var wire 1 S& w1 $end
$var wire 1 T& sum $end
$scope module ha1 $end
$var wire 1 R& carry $end
$var wire 1 N& inputBit1 $end
$var wire 1 O& inputBit2 $end
$var wire 1 S& sum $end
$upscope $end
$scope module ha2 $end
$var wire 1 Q& carry $end
$var wire 1 S& inputBit1 $end
$var wire 1 P& inputBit2 $end
$var wire 1 T& sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0T&
0S&
0R&
0Q&
0P&
0O&
0N&
0M&
0L&
0K&
0J&
0I&
0H&
0G&
0F&
0E&
0D&
0C&
0B&
0A&
0@&
0?&
0>&
0=&
0<&
0;&
0:&
09&
08&
07&
06&
05&
04&
03&
02&
01&
00&
0/&
0.&
0-&
0,&
0+&
0*&
0)&
0(&
0'&
0&&
0%&
0$&
0#&
0"&
0!&
0~%
0}%
0|%
0{%
0z%
0y%
0x%
0w%
0v%
0u%
0t%
0s%
0r%
0q%
0p%
0o%
0n%
0m%
0l%
0k%
0j%
0i%
0h%
0g%
0f%
0e%
0d%
0c%
0b%
0a%
0`%
0_%
0^%
0]%
0\%
0[%
0Z%
0Y%
0X%
0W%
0V%
0U%
0T%
0S%
0R%
0Q%
0P%
0O%
0N%
0M%
0L%
0K%
0J%
0I%
0H%
0G%
0F%
0E%
0D%
0C%
0B%
0A%
0@%
0?%
0>%
0=%
0<%
0;%
0:%
09%
08%
07%
06%
05%
04%
03%
02%
01%
00%
0/%
0.%
0-%
0,%
0+%
0*%
0)%
0(%
0'%
0&%
0%%
0$%
0#%
0"%
0!%
0~$
0}$
0|$
0{$
0z$
0y$
0x$
0w$
0v$
0u$
0t$
0s$
0r$
0q$
0p$
0o$
0n$
0m$
0l$
0k$
0j$
0i$
0h$
0g$
0f$
0e$
0d$
0c$
0b$
0a$
0`$
0_$
0^$
0]$
0\$
0[$
0Z$
0Y$
0X$
0W$
0V$
0U$
0T$
0S$
0R$
0Q$
0P$
0O$
0N$
0M$
0L$
0K$
0J$
0I$
0H$
0G$
0F$
0E$
0D$
0C$
0B$
0A$
0@$
0?$
0>$
0=$
0<$
0;$
0:$
09$
08$
07$
06$
05$
04$
03$
02$
01$
00$
0/$
0.$
0-$
0,$
0+$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
0x#
0w#
0v#
0u#
0t#
0s#
0r#
0q#
0p#
0o#
0n#
0m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
0d#
0c#
0b#
0a#
0`#
0_#
0^#
0]#
0\#
0[#
0Z#
0Y#
0X#
0W#
0V#
0U#
0T#
0S#
0R#
0Q#
0P#
0O#
0N#
0M#
0L#
0K#
0J#
0I#
0H#
0G#
0F#
0E#
0D#
0C#
0B#
0A#
0@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
0%#
0$#
0##
0"#
0!#
0~"
0}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
0h"
0g"
0f"
0e"
0d"
0c"
0b"
0a"
0`"
0_"
0^"
0]"
0\"
0["
0Z"
0Y"
0X"
0W"
0V"
0U"
0T"
0S"
0R"
0Q"
0P"
0O"
0N"
0M"
0L"
0K"
0J"
0I"
0H"
0G"
0F"
0E"
0D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
0;"
0:"
09"
08"
07"
06"
05"
14"
13"
02"
01"
00"
0/"
1."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
1$"
1#"
0""
0!"
0~
1}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
1r
0q
0p
0o
1n
0m
0l
0k
1j
0i
1h
0g
1f
1e
1d
1c
0b
0a
1`
0_
0^
1]
1\
1[
1Z
1Y
0X
0W
0V
0U
1T
0S
1R
1Q
0P
0O
0N
1M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
1:
19
08
07
06
15
04
03
12
11
00
0/
0.
1-
0,
b1010110110011 +
b11000000 *
b10011010010 )
b10011010010 (
b1000011100001 '
b10011010010 &
b1000011100001 %
0$
b1010110110011 #
0"
0!
$end
#400
1"
1M&
0!
1Q&
1P&
1E&
1I&
1H&
1=&
1A&
1@&
15&
19&
18&
1-&
11&
10&
1%&
1)&
1(&
1{%
1!&
1~%
1s%
1w%
1v%
1k%
1o%
1n%
1c%
1g%
1f%
1[%
1_%
1^%
1S%
1W%
1V%
1K%
1O%
1N%
1C%
1G%
1F%
1;%
1?%
1>%
13%
17%
16%
1+%
1/%
1.%
1#%
1'%
1&%
1y$
1}$
1|$
1q$
1u$
1t$
1i$
1m$
1l$
1a$
1e$
1d$
1Y$
1]$
1\$
1Q$
1U$
1T$
1I$
1M$
1L$
1A$
1E$
1D$
19$
1=$
1<$
11$
15$
14$
1)$
1-$
1,$
1!$
1%$
1$$
1w#
1{#
1z#
1o#
1s#
1r#
1g#
1k#
1j#
1_#
1c#
1b#
1W#
1[#
1Z#
1O#
1S#
1R#
1G#
1K#
1J#
1?#
1C#
1B#
17#
1;#
1:#
1/#
13#
12#
1'#
1+#
1*#
1}"
1##
1"#
1u"
1y"
1x"
1m"
1q"
1p"
1e"
1i"
1h"
1]"
1a"
1`"
1U"
1Y"
1X"
1M"
1Q"
1P"
1E"
1I"
1H"
1="
1~
1A"
1s
1@"
1w
15"
1_
1v
19"
1^
1f
1n
1k
18"
1B
1J
0R
0Z
1S
0b
1[
0j
1g
1c
0r
1o
0z
1$"
1,"
04"
1-"
0<"
0D"
0L"
0T"
0\"
0d"
0l"
0t"
0|"
0&#
0.#
06#
0>#
0F#
0N#
0V#
0^#
0f#
0n#
0v#
0~#
0($
00$
08$
0@$
0H$
0P$
0X$
0`$
0h$
0p$
0x$
0"%
0*%
02%
0:%
0B%
0J%
0R%
0Z%
0b%
0j%
0r%
0z%
0$&
0,&
04&
0<&
0D&
0L&
0T&
01
10
09
1A
1I
0Q
0Y
1X
1a
0`
1i
0h
1q
1y
0#"
1+"
03"
12"
1;"
1C"
1K"
1S"
1["
1c"
1k"
1s"
1{"
1%#
1-#
15#
1=#
1E#
1M#
1U#
1]#
1e#
1m#
1u#
1}#
1'$
1/$
17$
1?$
1G$
1O$
1W$
1_$
1g$
1o$
1w$
1!%
1)%
11%
19%
1A%
1I%
1Q%
1Y%
1a%
1i%
1q%
1y%
1#&
1+&
13&
1;&
1C&
1K&
1S&
16
1.
05
1=
1E
0M
1U
0]
0e
1m
1u
0}
1'"
1/"
17"
1?"
1G"
1O"
1W"
1_"
1g"
1o"
1w"
1!#
1)#
11#
19#
1A#
1I#
1Q#
1Y#
1a#
1i#
1q#
1y#
1#$
1+$
13$
1;$
1C$
1K$
1S$
1[$
1c$
1k$
1s$
1{$
1%%
1-%
15%
1=%
1E%
1M%
1U%
1]%
1e%
1m%
1u%
1}%
1'&
1/&
17&
1?&
1G&
1O&
b1111111111111111111111111111111111111111111111111111001111100001 *
1,
b1111111111111111111111111111111111111111111111111111101100101101 )
b110000001111 #
b110000001111 +
12
0/
1$
#800
