============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon May 13 11:24:15 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(93)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../al_ip/sd2isp_fifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_buf.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(108)
HDL-1007 : undeclared symbol 'isp_out_dataen', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(803)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/bypass.v
RUN-1001 : Project manager successfully analyzed 37 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db m0soc_elaborate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_adc ../../../rtl/VGA_Demo.adc"
RUN-1002 : start command "set_pin_assignment clk      location = K14 ;"
RUN-1002 : start command "set_pin_assignment RSTn   location = G11  ;"
RUN-1002 : start command "set_pin_assignment clk_148m_vga  location = H2  ;"
RUN-1002 : start command "set_pin_assignment vga_hs   location = J3 ;"
RUN-1002 : start command "set_pin_assignment vga_vs   location = J4  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[0]   location = L5 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[1]   location = L3 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[2]   location = M2  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[3]   location = M1  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[4]   location = L4  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[5]   location = K5 ;"
RUN-1002 : start command "set_pin_assignment rgb_r[6]   location = K3  ;"
RUN-1002 : start command "set_pin_assignment rgb_r[7]   location = K6  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[0]   location = L1 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[1]   location = K2 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[2]   location = K1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[3]   location = J1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[4]   location = H3  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[5]   location = J6 ;"
RUN-1002 : start command "set_pin_assignment rgb_g[6]   location = H1  ;"
RUN-1002 : start command "set_pin_assignment rgb_g[7]   location = H5  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[0]   location = G1 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[1]   location = F1 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[2]   location = F2  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[3]   location = E1  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[4]   location = G3  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[5]   location = E2 ;"
RUN-1002 : start command "set_pin_assignment rgb_b[6]   location = D1  ;"
RUN-1002 : start command "set_pin_assignment rgb_b[7]   location = C1  ;"
RUN-1002 : start command "set_pin_assignment  sdclk    LOCATION = M9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sdcmd   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat0    LOCATION = P1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat1    LOCATION = N1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat2    LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  sddat3    LOCATION = R1; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment sd_en   location = T4  ;"
RUN-1002 : start command "set_pin_assignment LED[0]  location = M3  ;"
RUN-1002 : start command "set_pin_assignment LED[1]  location = M4  ;"
RUN-1002 : start command "set_pin_assignment LED[2]  location = N3  ;"
RUN-1002 : start command "set_pin_assignment LED[3]  location = N4  ;"
RUN-1002 : start command "set_pin_assignment LED[4]  location = M5  ;"
RUN-1002 : start command "set_pin_assignment LED[5]  location = P4  ;"
RUN-1002 : start command "set_pin_assignment LED[6]  location = N5  ;"
RUN-1002 : start command "set_pin_assignment LED[7]  location = P5  ;"
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO setups legality check.
RUN-1001 : Starting of IO vref setups legality check.
USR-6010 WARNING: ADC constraints: top model pin SWCLK has no constraint.
USR-6010 WARNING: ADC constraints: top model pin SWDIO has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBISP"
SYN-1012 : SanityCheck: Model "slidingWindow_5X5"
SYN-1012 : SanityCheck: Model "fifo_buf"
SYN-1012 : SanityCheck: Model "ram_infer_fifo_buf(DATAWIDTH_A=8,ADDRWIDTH_A=11,DATAWIDTH_B=8,REGMODE_B="OUTREG",ADDRWIDTH_B=11)"
SYN-1012 : SanityCheck: Model "bypass"
SYN-1012 : SanityCheck: Model "demosaic"
SYN-1012 : SanityCheck: Model "conv_mask5"
SYN-1012 : SanityCheck: Model "conv_mask4"
SYN-1012 : SanityCheck: Model "conv_mask6"
SYN-1012 : SanityCheck: Model "gamma"
SYN-1012 : SanityCheck: Model "gamma_rom"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "APB_GPIO"
SYN-1012 : SanityCheck: Model "APB_SDCARD_CONTROL"
SYN-1012 : SanityCheck: Model "APB_VGA_CONTROL"
SYN-1012 : SanityCheck: Model "SDRAM"
SYN-1012 : SanityCheck: Model "cmsdk_ahb_to_apb(REGISTER_RDATA=0)"
SYN-1012 : SanityCheck: Model "clk_gen"
SYN-1012 : SanityCheck: Model "cmsdk_apb_slave_mux(PORT3_ENABLE=0,PORT4_ENABLE=0,PORT5_ENABLE=0,PORT6_ENABLE=0,PORT7_ENABLE=0,PORT8_ENABLE=0,PORT9_ENABLE=0,PORT10_ENABLE=0,PORT11_ENABLE=0,PORT12_ENABLE=0,PORT13_ENABLE=0,PORT14_ENABLE=0,PORT15_ENABLE=0)"
SYN-1012 : SanityCheck: Model "sd2isp_fifo"
SYN-1012 : SanityCheck: Model "ram_infer_sd2isp_fifo(DATAWIDTH_A=16,ADDRWIDTH_A=10,DATAWIDTH_B=16,REGMODE_B="OUTREG",ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_sd2isp_fifo(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "sd_reader(CLK_DIV=0)"
SYN-1012 : SanityCheck: Model "sdcmd_ctrl"
SYN-1012 : SanityCheck: Model "sdram_top"
SYN-1012 : SanityCheck: Model "fifo_ctrl"
SYN-1012 : SanityCheck: Model "fifo_data"
SYN-1012 : SanityCheck: Model "ram_infer_fifo_data(ADDRWIDTH_A=10,DATAWIDTH_B=32,REGMODE_B="OUTREG",ADDRWIDTH_B=10)"
SYN-1012 : SanityCheck: Model "fifo_cross_domain_addr_process_al_fifo_data(ADDR_WIDTH=10)"
SYN-1012 : SanityCheck: Model "sdram_ctrl"
SYN-1012 : SanityCheck: Model "sdram_a_ref"
SYN-1012 : SanityCheck: Model "sdram_arbit"
SYN-1012 : SanityCheck: Model "sdram_init"
SYN-1012 : SanityCheck: Model "sdram_read"
SYN-1012 : SanityCheck: Model "sdram_write"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1012 : SanityCheck: Model "vga_ctrl"
SYN-1043 : Mark sdram_arbit as IO macro for instance sdram_dq_i
SYN-1043 : Mark sdram_ctrl as IO macro for instance sdram_arbit_inst
SYN-1043 : Mark sdram_top as IO macro for instance sdram_ctrl_inst
SYN-1043 : Mark sdcmd_ctrl as IO macro for instance sdcmd_i
SYN-1043 : Mark sd_reader(CLK_DIV=0) as IO macro for instance u_sdcmd_ctrl
SYN-1043 : Mark clk_gen as IO macro for instance pll_inst
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 34554/6247 useful/useless nets, 27349/1058 useful/useless insts
SYN-1016 : Merged 3712 instances.
SYN-1025 : Merged 5 RAM ports.
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_1/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_2/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_3/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ISP/u_5X5Window/u_fifo_4/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 2048 x 8	 write mode: NORMAL
	 port b size: 2048 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(fifo/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 16	 write mode: NORMAL
	 port b size: 1024 x 16	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(sdram_top_inst/fifo_ctrl_inst/rd_fifo_data/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(sdram_top_inst/fifo_ctrl_inst/wr_fifo_data/ram_inst/ramread0_syn_6)
	 port mode: single dual port
	 port a size: 1024 x 32	 write mode: NORMAL
	 port b size: 1024 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_15)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_25)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_CODE/ramread0_syn_30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_15)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_20)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_25)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(RAM_DATA/ramread0_syn_30)
	 port mode: single dual port
	 port a size: 4096 x 8	 write mode: NORMAL
	 port b size: 4096 x 8	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 15 Logic BRAMs.
SYN-1032 : 28619/3270 useful/useless nets, 22794/1457 useful/useless insts
SYN-1016 : Merged 920 instances.
SYN-1001 : Optimize 1 decoder instances
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_132" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_132" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_149" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_178" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_178" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_180" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_188" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i0"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_188" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/sel0_syn_196" in ../../../rtl/AHBISPSYS/AHBISPSYS.v(161) / pin "i1"
SYN-5011 WARNING: Undriven pin: model "CortexM0_SoC" / inst "ISP/u_demosaic/u1_conv_mask5/reg2_syn_13" in ../../../rtl/AHBISPSYS/conv_mask5.v(54) / pin "d"
SYN-5011 Similar messages will be suppressed.
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "Interconncet/HRESP_P2" in ../../../rtl/ahb/AHBlite_Interconnect.v(63)
SYN-5014 WARNING: the net's pin: pin "i0" in ../../../rtl/ahb/AHBlite_SlaveMUX.v(64)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "sdram_top_inst/wr_fifo_wr_req" in ../../../rtl/sdram/sdram_top.v(8)
SYN-5014 WARNING: the net's pin: pin "I[1]" in ../../../rtl/al_ip/fifo_data.v(122)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1032 : 27379/317 useful/useless nets, 26241/468 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 18 inv instances.
SYN-1032 : 27343/36 useful/useless nets, 26216/7 useful/useless insts
SYN-1017 : Remove 7 const input seq instances
SYN-1002 :     ISP/reg10_syn_11
SYN-1002 :     ISP/reg10_syn_14
SYN-1002 :     ISP/u_gamma/u_blue_gamma_rom/reg0_syn_2
SYN-1002 :     sd_reader/reg7_syn_12
SYN-1002 :     sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/reg0_syn_10
SYN-1002 :     sdram_top_inst/sdram_ctrl_inst/sdram_a_ref_inst/reg2_syn_5
SYN-1002 :     ISP/u_demosaic/u_conv_mask4/reg7_syn_12
SYN-1019 : Optimized 32 mux instances.
SYN-1021 : Optimized 70 onehot mux instances.
SYN-1020 : Optimized 411 distributor mux.
SYN-1001 : Optimize 25 less-than instances
SYN-1019 : Optimized 47 mux instances.
SYN-1016 : Merged 1252 instances.
SYN-1015 : Optimize round 1, 6504 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 4 inv instances.
SYN-1032 : 25250/26 useful/useless nets, 24144/799 useful/useless insts
SYN-1017 : Remove 4 const input seq instances
SYN-1002 :     sd_reader/reg11_syn_10
SYN-1002 :     sd_reader/reg3_syn_10
SYN-1002 :     sdram_top_inst/fifo_ctrl_inst/reg0_syn_2
SYN-1002 :     sdram_top_inst/fifo_ctrl_inst/reg1_syn_2
SYN-1019 : Optimized 17 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1016 : Merged 17 instances.
SYN-1015 : Optimize round 2, 889 better
SYN-1032 : 25195/25 useful/useless nets, 24104/9 useful/useless insts
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3004 : Optimized 9 const0 DFF(s)
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3003 : Optimized 1 equivalent DFF(s)
SYN-3008 : Optimized 1 const1 DFF(s)
SYN-3004 : Optimized 2 const0 DFF(s)
SYN-1032 : 25136/59 useful/useless nets, 24048/36 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 2 inv instances.
SYN-1032 : 25124/2 useful/useless nets, 24036/0 useful/useless insts
SYN-1019 : Optimized 4 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 1, 24 better
SYN-1014 : Optimize round 2
SYN-1032 : 25118/2 useful/useless nets, 24030/0 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1020 : Optimized 18 distributor mux.
SYN-1016 : Merged 36 instances.
SYN-1015 : Optimize round 2, 57 better
SYN-1014 : Optimize round 3
SYN-1044 : Optimized 3 inv instances.
SYN-1032 : 25033/46 useful/useless nets, 23945/66 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     u_logic/A3ipw6_reg
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 3, 130 better
SYN-1014 : Optimize round 4
SYN-1032 : 25026/0 useful/useless nets, 23938/1 useful/useless insts
SYN-1015 : Optimize round 4, 4 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
RUN-1003 : finish command "optimize_rtl" in  8.852127s wall, 5.390625s user + 0.421875s system = 5.812500s CPU (65.7%)

RUN-1004 : used memory is 248 MB, reserved memory is 221 MB, peak memory is 263 MB
RUN-1002 : start command "report_area -file m0soc_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Gate Statistics
#Basic gates            22288
  #and                   9880
  #nand                     0
  #or                    2052
  #nor                      0
  #xor                    165
  #xnor                     0
  #buf                      0
  #not                   6548
  #bufif1                  34
  #MX21                   699
  #FADD                     0
  #DFF                   2910
  #LATCH                    0
#MACRO_ADD                149
#MACRO_EQ                 115
#MACRO_MULT                 1
#MACRO_MUX               1018
#MACRO_OTHERS              15

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------+
|Instance                    |Module                                        |gates  |seq    |macros |
+---------------------------------------------------------------------------------------------------+
|top                         |CortexM0_SoC                                  |19378  |2910   |280    |
|  ISP                       |AHBISP                                        |176    |754    |112    |
|    u_5X5Window             |slidingWindow_5X5                             |41     |349    |54     |
|      u_fifo_1              |fifo_buf                                      |4      |44     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|      u_fifo_2              |fifo_buf                                      |4      |42     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|      u_fifo_3              |fifo_buf                                      |4      |42     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|      u_fifo_4              |fifo_buf                                      |4      |42     |8      |
|        ram_inst            |ram_infer_fifo_buf                            |0      |8      |1      |
|    u_bypass                |bypass                                        |20     |35     |16     |
|    u_demosaic              |demosaic                                      |9      |276    |34     |
|      u1_conv_mask5         |conv_mask5                                    |0      |72     |11     |
|      u2_conv_mask5         |conv_mask5                                    |0      |53     |6      |
|      u_conv_mask4          |conv_mask4                                    |0      |46     |8      |
|      u_conv_mask6          |conv_mask6                                    |0      |68     |9      |
|    u_gamma                 |gamma                                         |0      |17     |0      |
|      u_blue_gamma_rom      |gamma_rom                                     |0      |5      |0      |
|      u_green_gamma_rom     |gamma_rom                                     |0      |6      |0      |
|      u_red_gamma_rom       |gamma_rom                                     |0      |5      |0      |
|  Interconncet              |AHBlite_Interconnect                          |211    |3      |4      |
|    Decoder                 |AHBlite_Decoder                               |0      |0      |4      |
|    SlaveMUX                |AHBlite_SlaveMUX                              |211    |3      |0      |
|  RAMCODE_Interface         |AHBlite_Block_RAM                             |18     |17     |0      |
|  RAMDATA_Interface         |AHBlite_Block_RAM                             |5      |17     |0      |
|  RAM_CODE                  |Block_RAM                                     |0      |0      |4      |
|  RAM_DATA                  |Block_RAM                                     |0      |0      |4      |
|  U_APB_GPIO                |APB_GPIO                                      |3      |10     |0      |
|  U_APB_SDCARD_CONTROL      |APB_SDCARD_CONTROL                            |3      |3      |0      |
|  U_APB_VGA_CONTROL         |APB_VGA_CONTROL                               |3      |3      |0      |
|  U_sdram                   |SDRAM                                         |0      |0      |0      |
|  ahb_to_apb                |cmsdk_ahb_to_apb                              |3      |8      |2      |
|  clk_gen_inst              |clk_gen                                       |0      |0      |0      |
|  cmsdk_apb_slave_mux       |cmsdk_apb_slave_mux                           |3      |0      |3      |
|  fifo                      |sd2isp_fifo                                   |40     |121    |8      |
|    ram_inst                |ram_infer_sd2isp_fifo                         |0      |16     |1      |
|    rd_to_wr_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |18     |40     |0      |
|    wr_to_rd_cross_inst     |fifo_cross_domain_addr_process_al_sd2isp_fifo |18     |40     |0      |
|  sd_reader                 |sd_reader                                     |287    |254    |41     |
|    u_sdcmd_ctrl            |sdcmd_ctrl                                    |111    |138    |24     |
|  sdram_top_inst            |sdram_top                                     |228    |395    |75     |
|    fifo_ctrl_inst          |fifo_ctrl                                     |68     |245    |18     |
|      rd_fifo_data          |fifo_data                                     |40     |121    |8      |
|        ram_inst            |ram_infer_fifo_data                           |0      |16     |1      |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |18     |40     |0      |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |18     |40     |0      |
|      wr_fifo_data          |fifo_data                                     |21     |94     |5      |
|        ram_inst            |ram_infer_fifo_data                           |0      |32     |1      |
|        rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |9      |20     |0      |
|        wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_fifo_data   |9      |30     |0      |
|    sdram_ctrl_inst         |sdram_ctrl                                    |160    |150    |57     |
|      sdram_a_ref_inst      |sdram_a_ref                                   |14     |22     |14     |
|      sdram_arbit_inst      |sdram_arbit                                   |100    |8      |1      |
|      sdram_init_inst       |sdram_init                                    |7      |29     |15     |
|      sdram_read_inst       |sdram_read                                    |20     |62     |15     |
|      sdram_write_inst      |sdram_write                                   |19     |29     |12     |
|  u_logic                   |cortexm0ds_logic                              |18385  |1295   |14     |
|  vga_ctrl_inst             |vga_ctrl                                      |6      |26     |12     |
+---------------------------------------------------------------------------------------------------+

RUN-1002 : start command "export_db m0soc_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "backup_run_log run.log ../.logs/syn_1/td_20240513_112415.log"
