<HTML>
  <HEAD> <title>interconnect_ip_long_endpoint.html</title>  </HEAD>
    <BODY text="#000000" bgcolor="#FFFFFF">
    <A NAME="TOP"></A>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
  <div align=right><A HREF="index.html">Report Summary Page</A></div>
  <H1><CENTER>./initial/report/interconnect_ip_long_endpoint.html</CENTER></H1>
<H2><A NAME="Top Level Port Timing Summary">Top Level Port Timing Summary</A></H2>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Input Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_55897">i_ssi_ssi_rst_n</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 2732.15 </TD>
              <TD ALIGN=right> 16000.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_46371">i_apb_pclk_en</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 2040.00 </TD>
              <TD ALIGN=right> 3960.00 </TD>
              <TD ALIGN=right> 43.89 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_49378">i_i2c_ic_clk_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_50775">i_i2c_ic_data_in_a</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 3600.00 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 3367.05 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_54695">i_ssi_ss_in_n</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4000.00 </TD>
              <TD ALIGN=right> 36000.00 </TD>
              <TD ALIGN=right> 3807.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_52201">i_ssi_rxd</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 6000.00 </TD>
              <TD ALIGN=right> 34000.00 </TD>
              <TD ALIGN=right> 4827.72 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_39628">ex_i_ahb_AHB_Slave_RAM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1219.40 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1780.60 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_44863">ex_i_ahb_AHB_Slave_RAM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 533.58 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2466.42 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_38140">ex_i_ahb_AHB_Slave_RAM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 532.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2467.08 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_32850">ex_i_ahb_AHB_Slave_PWM_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1230.42 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1769.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_29879">ex_i_ahb_AHB_Slave_PWM_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 545.15 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2454.85 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_31364">ex_i_ahb_AHB_Slave_PWM_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 542.76 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2457.24 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_23410">ex_i_ahb_AHB_Slave_PID_hready_resp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1102.81 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1897.19 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_21922">ex_i_ahb_AHB_Slave_PID_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 537.94 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2462.06 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_28341">ex_i_ahb_AHB_Slave_PID_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 536.88 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2463.12 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_1971">ex_i_ahb_AHB_MASTER_CORTEXM0_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1439.37 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 1560.63 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_18008">ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_11936">ex_i_ahb_AHB_MASTER_CORTEXM0_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_15660">ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_10756">ex_i_ahb_AHB_MASTER_CORTEXM0_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_9577">ex_i_ahb_AHB_MASTER_CORTEXM0_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_7057">ex_i_ahb_AHB_MASTER_CORTEXM0_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_8234">ex_i_ahb_AHB_MASTER_CORTEXM0_hlock</A> </TD>
              <TD> <A HREF="">REGIN</A> </TD>
              <TD ALIGN=right> 4800.00 </TD>
              <TD ALIGN=right> 1200.00 </TD>
              <TD ALIGN=right> 4473.75 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface PRESETn
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Input Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_428">PRESETn_presetn</A> </TD>
              <TD> (none) </TD>
              <TD ALIGN=right> 21857.94 </TD>
              <TD ALIGN=right> 2400.00 </TD>
              <TD ALIGN=right> 0.00 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
<H3>Output Ports</H3>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Manually exported pins
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_132056">i_ssi_ssi_sleep</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -5400.00 </TD>
              <TD ALIGN=right> 375.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_134555">i_ssi_ssi_txo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 464.75 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 735.25 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_125413">i_ssi_ssi_mst_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 387.62 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 812.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_129397">i_ssi_ssi_rxo_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 374.57 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 825.43 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_130725">i_ssi_ssi_rxu_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 372.03 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 827.97 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_128069">i_ssi_ssi_rxf_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 344.41 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 855.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_133227">i_ssi_ssi_txe_intr_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 344.41 </TD>
              <TD ALIGN=right> -4800.00 </TD>
              <TD ALIGN=right> 855.59 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_156769">i_i2c_ic_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.97 </TD>
              <TD ALIGN=right> -3600.00 </TD>
              <TD ALIGN=right> 2147.03 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_124076">i_ssi_ss_0_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 297.38 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3702.62 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_126739">i_ssi_ssi_oe_n</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 297.38 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3702.62 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_121742">i_ssi_txd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 257.91 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3742.09 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_122902">i_ssi_sclk_out</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 249.83 </TD>
              <TD ALIGN=right> -36000.00 </TD>
              <TD ALIGN=right> 3750.17 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_150784">i_i2c_debug_wr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 324.66 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3875.34 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_155585">i_i2c_ic_data_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 264.57 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3935.43 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_153183">i_i2c_ic_clk_oe</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 252.62 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3947.38 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_119357">i_i2c_ic_rx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_142361">i_i2c_debug_master_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_149566">i_i2c_debug_slv_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_136047">i_i2c_debug_s_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_115751">i_i2c_ic_rx_done_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_110952">i_i2c_ic_stop_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_113351">i_i2c_ic_tx_over_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_137584">i_i2c_debug_addr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_148358">i_i2c_debug_slave_act</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_138779">i_i2c_debug_addr_10bit</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_147163">i_i2c_ic_rd_req_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_154378">i_i2c_ic_current_src_en</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_116951">i_i2c_ic_start_det_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_114550">i_i2c_ic_tx_empty_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_145972">i_i2c_debug_rd</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_157953">i_i2c_ic_gen_call_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_143572">i_i2c_debug_mst_cstate</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_112153">i_i2c_ic_tx_abrt_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_139981">i_i2c_debug_data</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_151986">i_i2c_ic_activity_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_120555">i_i2c_ic_rx_full_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_118156">i_i2c_ic_rx_under_intr</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_141168">i_i2c_debug_hs</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_144784">i_i2c_debug_p_gen</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 224.51 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3975.49 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_RAM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_100702">ex_i_ahb_AHB_Slave_RAM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1230.42 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1769.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_104399">ex_i_ahb_AHB_Slave_RAM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1076.98 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1923.02 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_95977">ex_i_ahb_AHB_Slave_RAM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_109723">ex_i_ahb_AHB_Slave_RAM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_107362">ex_i_ahb_AHB_Slave_RAM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_108544">ex_i_ahb_AHB_Slave_RAM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_99526">ex_i_ahb_AHB_Slave_RAM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_97158">ex_i_ahb_AHB_Slave_RAM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_106182">ex_i_ahb_AHB_Slave_RAM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_98330">ex_i_ahb_AHB_Slave_RAM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PWM
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_89107">ex_i_ahb_AHB_Slave_PWM_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1439.37 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1560.63 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_82479">ex_i_ahb_AHB_Slave_PWM_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 746.04 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2253.96 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_94743">ex_i_ahb_AHB_Slave_PWM_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_87929">ex_i_ahb_AHB_Slave_PWM_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_85568">ex_i_ahb_AHB_Slave_PWM_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_86750">ex_i_ahb_AHB_Slave_PWM_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_91194">ex_i_ahb_AHB_Slave_PWM_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_81303">ex_i_ahb_AHB_Slave_PWM_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_93562">ex_i_ahb_AHB_Slave_PWM_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_92365">ex_i_ahb_AHB_Slave_PWM_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_Slave_PID
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_74597">ex_i_ahb_AHB_Slave_PID_hsel</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1352.29 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1647.71 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_71508">ex_i_ahb_AHB_Slave_PID_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 746.04 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2253.96 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_66783">ex_i_ahb_AHB_Slave_PID_haddr</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 297.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2702.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_80073">ex_i_ahb_AHB_Slave_PID_hwrite</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 281.35 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2718.65 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_77712">ex_i_ahb_AHB_Slave_PID_htrans</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 275.36 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2724.64 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_78894">ex_i_ahb_AHB_Slave_PID_hwdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 274.92 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2725.08 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_70332">ex_i_ahb_AHB_Slave_PID_hprot</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_76532">ex_i_ahb_AHB_Slave_PID_hsize</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_67964">ex_i_ahb_AHB_Slave_PID_hburst</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 258.14 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2741.86 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_69136">ex_i_ahb_AHB_Slave_PID_hmastlock</A> </TD>
              <TD> <A HREF="">REGOUT</A> </TD>
              <TD ALIGN=right> 311.73 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 3888.27 </TD>
        </TR>
</TABLE></TD></TR></TABLE><TABLE BORDER=0><TR><TD></TD><TD>
      <TABLE BORDER=1 CELLPADDING=1 CELLSPACING=1 WIDTH="90%">
	<TR>  <TD WIDTH="40%" ALIGN=center> <b> Port Group: Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 </b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Clock</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>External Output Delay (ps)</b> </TD>
              <TD WIDTH="10%" ALIGN=center> <b>Slack (ps)</b> </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_57275">ex_i_ahb_AHB_MASTER_CORTEXM0_hready</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 1230.42 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 1769.58 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_63773">ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 545.15 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2454.85 </TD>
        </TR>
	<TR>  <TD> <A HREF="interconnect_ip_long_endpoint.html#interconnect_ip_60977">ex_i_ahb_AHB_MASTER_CORTEXM0_hresp</A> </TD>
              <TD> <A HREF="">FEEDTHROUGH</A> </TD>
              <TD ALIGN=right> 542.76 </TD>
              <TD ALIGN=right> -1800.00 </TD>
              <TD ALIGN=right> 2457.24 </TD>
        </TR>
</TABLE></TD></TR></TABLE>
<A HREF="#TOP"><div ALIGN=right>Top of report.</div></A>
<TABLE BORDER=0><TR><TD></TD><TD>
</TABLE>
<PRE>
RPT_INFO:Input Ports  
RPT_INFO:Port Group Interface PRESETn
 
****************************************
<A NAME="interconnect_ip_218"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_428"></A>  Startpoint: PRESETn_presetn
              (input port clocked by PCLK_pclk)
  Endpoint: i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 r
  PRESETn_presetn (in)                                16343.31   18743.31 r
  PRESETn_presetn (net)                       844         0.00   18743.31 r
  i_i2c_U_DW_apb_i2c_regfile/presetn (i_i2c_DW_apb_i2c_regfile)     0.00 18743.31 r
  i_i2c_U_DW_apb_i2c_regfile/presetn (net)                0.00   18743.31 r
  i_i2c_U_DW_apb_i2c_regfile/U7/op (inv_1)             5514.63   24257.94 f
  i_i2c_U_DW_apb_i2c_regfile/n3 (net)          13         0.00   24257.94 f
  i_i2c_U_DW_apb_i2c_regfile/ic_ack_general_call_reg/s (drsp_1)     0.00 24257.94 f
  data arrival time                                              24257.94
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_1738"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_1971"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (net)     6      0.00    1462.84 f
  U8044/op (nor4_1)                                     303.94    1766.78 r
  n6824 (net)                                   1         0.00    1766.78 r
  U5967/op (and3_1)                                     207.01    1973.79 r
  n6825 (net)                                   1         0.00    1973.79 r
  U8048/op (nand2_1)                                     87.53    2061.32 f
  n11158 (net)                                  2         0.00    2061.32 f
  U5628/op (nor2_1)                                     224.23    2285.55 r
  n11162 (net)                                  4         0.00    2285.55 r
  U10904/op (inv_1)                                      71.01    2356.56 f
  n11160 (net)                                  2         0.00    2356.56 f
  U10905/op (nor3_1)                                    282.80    2639.37 r
  ex_i_ahb_AHB_Slave_PWM_hsel (net)             2         0.00    2639.37 r
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                       0.00    2639.37 r
  data arrival time                                               2639.37
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_3722"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (net)     6      0.00    1462.84 f
  U8044/op (nor4_1)                                     303.94    1766.78 r
  n6824 (net)                                   1         0.00    1766.78 r
  U5967/op (and3_1)                                     207.01    1973.79 r
  n6825 (net)                                   1         0.00    1973.79 r
  U8048/op (nand2_1)                                     87.53    2061.32 f
  n11158 (net)                                  2         0.00    2061.32 f
  U5628/op (nor2_1)                                     224.23    2285.55 r
  n11162 (net)                                  4         0.00    2285.55 r
  U5894/op (nand2_2)                                    177.97    2463.52 f
  n7413 (net)                                   7         0.00    2463.52 f
  U8085/op (nor2_1)                                     115.61    2579.13 r
  n6842 (net)                                   1         0.00    2579.13 r
  U8086/op (nand2_1)                                     73.38    2652.51 f
  n6846 (net)                                   1         0.00    2652.51 f
  U8088/op (nand2_1)                                     53.36    2705.87 r
  n6847 (net)                                   1         0.00    2705.87 r
  U5627/op (nor2_1)                                     130.95    2836.82 f
  n10084 (net)                                  2         0.00    2836.82 f
  U5877/op (nand2_2)                                     84.10    2920.92 r
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    2920.92 r
  U5613/op (nand2_1)                                    176.89    3097.82 f
  n10095 (net)                                  6         0.00    3097.82 f
  U5626/op (nor2_1)                                     400.23    3498.05 r
  n11121 (net)                                  5         0.00    3498.05 r
  U5559/op (buf_2)                                      407.53    3905.58 r
  n11107 (net)                                 20         0.00    3905.58 r
  U10951/op (mux2_1)                                    210.09    4115.67 f
  n4815 (net)                                   1         0.00    4115.67 f
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)     0.00  4115.67 f
  data arrival time                                               4115.67
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_6824"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_7057"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_8005"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_8234"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hlock
              (input port clocked by HCLK_hclk)
  Endpoint: i_ahb_U_arblite_hmastlock_reg
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (in)                12.16    1212.16 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hlock (net)      1         0.00    1212.16 f
  U12942/op (mux2_1)                                    132.45    1344.61 f
  n4848 (net)                                   1         0.00    1344.61 f
  i_ahb_U_arblite_hmastlock_reg/ip (drp_1)                0.00    1344.61 f
  data arrival time                                               1344.61
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_9345"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_9577"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_10524"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_10756"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_11703"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_11936"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1475.36 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_12780"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1475.36 r
  U8050/op (and3_1)                                     266.33    1741.69 r
  n6828 (net)                                   1         0.00    1741.69 r
  U5894/op (nand2_2)                                    136.51    1878.20 f
  n7413 (net)                                   7         0.00    1878.20 f
  U8085/op (nor2_1)                                     115.61    1993.81 r
  n6842 (net)                                   1         0.00    1993.81 r
  U8086/op (nand2_1)                                     73.38    2067.19 f
  n6846 (net)                                   1         0.00    2067.19 f
  U8088/op (nand2_1)                                     53.36    2120.55 r
  n6847 (net)                                   1         0.00    2120.55 r
  U5627/op (nor2_1)                                     130.95    2251.50 f
  n10084 (net)                                  2         0.00    2251.50 f
  U5877/op (nand2_2)                                     84.10    2335.60 r
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    2335.60 r
  U5613/op (nand2_1)                                    176.89    2512.49 f
  n10095 (net)                                  6         0.00    2512.49 f
  U5626/op (nor2_1)                                     400.23    2912.72 r
  n11121 (net)                                  5         0.00    2912.72 r
  U5559/op (buf_2)                                      407.53    3320.25 r
  n11107 (net)                                 20         0.00    3320.25 r
  U10951/op (mux2_1)                                    210.09    3530.34 f
  n4815 (net)                                   1         0.00    3530.34 f
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)     0.00  3530.34 f
  data arrival time                                               3530.34
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_15426"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_15660"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_16505"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0]
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0] (in)           274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[0] (net)     5      0.00    1474.92 r
  U10953/op (nand2_1)                                   120.21    1595.13 f
  n9697 (net)                                   1         0.00    1595.13 f
  U10955/op (nand3_1)                                    73.30    1668.43 r
  n4784 (net)                                   1         0.00    1668.43 r
  i_apb_U_DW_apb_ahbsif_pwdata_int_reg_0_/ip (drp_1)      0.00    1668.43 r
  data arrival time                                               1668.43
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_17778"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_18008"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     6         0.00    1481.35 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_18846"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              261.99    1461.99 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     6         0.00    1461.99 f
  U8084/op (or2_1)                                      208.34    1670.34 f
  n6851 (net)                                   2         0.00    1670.34 f
  U8086/op (nand2_1)                                     54.44    1724.78 r
  n6846 (net)                                   1         0.00    1724.78 r
  U8088/op (nand2_1)                                     64.46    1789.24 f
  n6847 (net)                                   1         0.00    1789.24 f
  U5627/op (nor2_1)                                     144.96    1934.20 r
  n10084 (net)                                  2         0.00    1934.20 r
  U5877/op (nand2_2)                                    126.81    2061.01 f
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    2061.01 f
  U5602/op (nor2_1)                                     191.45    2252.47 r
  n7406 (net)                                   4         0.00    2252.47 r
  U8407/op (nand2_1)                                     90.56    2343.03 f
  n7174 (net)                                   1         0.00    2343.03 f
  U8408/op (nand2_1)                                     58.58    2401.61 r
  n7175 (net)                                   1         0.00    2401.61 r
  U8409/op (and2_1)                                     150.17    2551.79 r
  n7177 (net)                                   2         0.00    2551.79 r
  U5562/op (nor2_2)                                     428.21    2980.00 f
  n7201 (net)                                  26         0.00    2980.00 f
  U10857/op (nand2_1)                                    85.70    3065.70 r
  n9615 (net)                                   1         0.00    3065.70 r
  U10860/op (nand3_1)                                   114.98    3180.68 f
  n4746 (net)                                   1         0.00    3180.68 f
  i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_/ip (drp_1)     0.00   3180.68 f
  data arrival time                                               3180.68
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_21694"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_21922"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hrdata[29]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hrdata[29] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hrdata[29] (net)       1         0.00    1211.33 f
  U7706/op (nand2_1)                                     50.89    1262.22 r
  n6542 (net)                                   1         0.00    1262.22 r
  U5753/op (nand4_1)                                    475.72    1737.94 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29] (net)     1     0.00    1737.94 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[29] (out)           0.00    1737.94 f
  data arrival time                                               1737.94
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_23181"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_23410"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                20.91    1220.91 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      2         0.00    1220.91 r
  U5963/op (and2_1)                                     113.25    1334.16 r
  n6683 (net)                                   1         0.00    1334.16 r
  U5633/op (or2_1)                                      438.56    1772.73 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1772.73 r
  U5775/op (inv_2)                                       57.56    1830.28 f
  n9662 (net)                                   2         0.00    1830.28 f
  U5634/op (inv_1)                                      472.52    2302.81 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2302.81 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2302.81 r
  data arrival time                                               2302.81
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_24861"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (in)                20.91    1220.91 r
  ex_i_ahb_AHB_Slave_PID_hready_resp (net)      2         0.00    1220.91 r
  U5963/op (and2_1)                                     113.25    1334.16 r
  n6683 (net)                                   1         0.00    1334.16 r
  U5633/op (or2_1)                                      438.56    1772.73 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1772.73 r
  U5775/op (inv_2)                                       57.56    1830.28 f
  n9662 (net)                                   2         0.00    1830.28 f
  U5634/op (inv_1)                                      472.52    2302.81 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2302.81 r
  U8050/op (and3_1)                                     311.79    2614.59 r
  n6828 (net)                                   1         0.00    2614.59 r
  U5894/op (nand2_2)                                    136.51    2751.10 f
  n7413 (net)                                   7         0.00    2751.10 f
  U8085/op (nor2_1)                                     115.61    2866.71 r
  n6842 (net)                                   1         0.00    2866.71 r
  U8086/op (nand2_1)                                     73.38    2940.09 f
  n6846 (net)                                   1         0.00    2940.09 f
  U8088/op (nand2_1)                                     53.36    2993.45 r
  n6847 (net)                                   1         0.00    2993.45 r
  U5627/op (nor2_1)                                     130.95    3124.40 f
  n10084 (net)                                  2         0.00    3124.40 f
  U5877/op (nand2_2)                                     84.10    3208.50 r
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    3208.50 r
  U5613/op (nand2_1)                                    176.89    3385.39 f
  n10095 (net)                                  6         0.00    3385.39 f
  U5626/op (nor2_1)                                     400.23    3785.62 r
  n11121 (net)                                  5         0.00    3785.62 r
  U5559/op (buf_2)                                      407.53    4193.15 r
  n11107 (net)                                 20         0.00    4193.15 r
  U10951/op (mux2_1)                                    210.09    4403.24 f
  n4815 (net)                                   1         0.00    4403.24 f
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)     0.00  4403.24 f
  data arrival time                                               4403.24
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_28115"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_28341"></A>  Startpoint: ex_i_ahb_AHB_Slave_PID_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PID_hresp[0] (net)         1         0.00    1211.33 f
  U7671/op (nand2_1)                                     50.03    1261.37 r
  n6514 (net)                                   1         0.00    1261.37 r
  U7676/op (nand4_1)                                    475.52    1736.88 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1736.88 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1736.88 f
  data arrival time                                               1736.88
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_29651"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_29879"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[30] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[30] (net)       1         0.00    1211.33 f
  U7821/op (nand2_1)                                     50.89    1262.22 r
  n6657 (net)                                   1         0.00    1262.22 r
  U5755/op (nand4_1)                                    482.92    1745.15 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    1745.15 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    1745.15 f
  data arrival time                                               1745.15
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_31138"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_31364"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (net)         1         0.00    1211.33 f
  U7670/op (nand2_1)                                     49.33    1260.66 r
  n6515 (net)                                   1         0.00    1260.66 r
  U7676/op (nand4_1)                                    482.10    1742.76 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1742.76 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1742.76 f
  data arrival time                                               1742.76
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_32621"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_32850"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U7837/op (nand2_1)                                     65.81    1277.14 r
  n6682 (net)                                   1         0.00    1277.14 r
  U5782/op (nand4_2)                                    191.41    1468.55 f
  n11348 (net)                                  3         0.00    1468.55 f
  U5633/op (or2_1)                                      477.49    1946.04 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1946.04 f
  U5775/op (inv_2)                                       89.24    2035.27 r
  n9662 (net)                                   2         0.00    2035.27 r
  U5634/op (inv_1)                                      395.15    2430.42 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2430.42 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2430.42 f
  data arrival time                                               2430.42
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_34453"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                10.90    1210.90 r
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1210.90 r
  U7837/op (nand2_1)                                     86.18    1297.08 f
  n6682 (net)                                   1         0.00    1297.08 f
  U5782/op (nand4_2)                                    116.08    1413.16 r
  n11348 (net)                                  3         0.00    1413.16 r
  U5633/op (or2_1)                                      447.49    1860.65 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1860.65 r
  U5775/op (inv_2)                                       57.56    1918.21 f
  n9662 (net)                                   2         0.00    1918.21 f
  U5634/op (inv_1)                                      472.52    2390.73 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2390.73 r
  U8050/op (and3_1)                                     311.79    2702.51 r
  n6828 (net)                                   1         0.00    2702.51 r
  U5894/op (nand2_2)                                    136.51    2839.02 f
  n7413 (net)                                   7         0.00    2839.02 f
  U8085/op (nor2_1)                                     115.61    2954.63 r
  n6842 (net)                                   1         0.00    2954.63 r
  U8086/op (nand2_1)                                     73.38    3028.01 f
  n6846 (net)                                   1         0.00    3028.01 f
  U8088/op (nand2_1)                                     53.36    3081.37 r
  n6847 (net)                                   1         0.00    3081.37 r
  U5627/op (nor2_1)                                     130.95    3212.32 f
  n10084 (net)                                  2         0.00    3212.32 f
  U5877/op (nand2_2)                                     84.10    3296.43 r
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    3296.43 r
  U5613/op (nand2_1)                                    176.89    3473.32 f
  n10095 (net)                                  6         0.00    3473.32 f
  U5626/op (nor2_1)                                     400.23    3873.55 r
  n11121 (net)                                  5         0.00    3873.55 r
  U5559/op (buf_2)                                      407.53    4281.08 r
  n11107 (net)                                 20         0.00    4281.08 r
  U10951/op (mux2_1)                                    210.09    4491.17 f
  n4815 (net)                                   1         0.00    4491.17 f
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)     0.00  4491.17 f
  data arrival time                                               4491.17
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_37912"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_38140"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hrdata[31]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hrdata[31] (net)       1         0.00    1211.33 f
  U7679/op (nand2_1)                                     50.34    1261.68 r
  n6518 (net)                                   1         0.00    1261.68 r
  U5741/op (nand4_1)                                    471.24    1732.92 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (net)     1     0.00    1732.92 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)           0.00    1732.92 f
  data arrival time                                               1732.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_39399"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_39628"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1211.33 f
  U7840/op (nand2_1)                                     68.28    1279.61 r
  n6679 (net)                                   1         0.00    1279.61 r
  U5782/op (nand4_2)                                    177.91    1457.52 f
  n11348 (net)                                  3         0.00    1457.52 f
  U5633/op (or2_1)                                      477.49    1935.01 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1935.01 f
  U5775/op (inv_2)                                       89.24    2024.24 r
  n9662 (net)                                   2         0.00    2024.24 r
  U5634/op (inv_1)                                      395.15    2419.40 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2419.40 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2419.40 f
  data arrival time                                               2419.40
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_41231"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_Slave_RAM_hready_resp (in)                10.90    1210.90 r
  ex_i_ahb_AHB_Slave_RAM_hready_resp (net)      1         0.00    1210.90 r
  U7840/op (nand2_1)                                     89.37    1300.27 f
  n6679 (net)                                   1         0.00    1300.27 f
  U5782/op (nand4_2)                                     78.83    1379.11 r
  n11348 (net)                                  3         0.00    1379.11 r
  U5633/op (or2_1)                                      447.49    1826.59 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1826.59 r
  U5775/op (inv_2)                                       57.56    1884.15 f
  n9662 (net)                                   2         0.00    1884.15 f
  U5634/op (inv_1)                                      472.52    2356.68 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2356.68 r
  U8050/op (and3_1)                                     311.79    2668.46 r
  n6828 (net)                                   1         0.00    2668.46 r
  U5894/op (nand2_2)                                    136.51    2804.97 f
  n7413 (net)                                   7         0.00    2804.97 f
  U8085/op (nor2_1)                                     115.61    2920.58 r
  n6842 (net)                                   1         0.00    2920.58 r
  U8086/op (nand2_1)                                     73.38    2993.96 f
  n6846 (net)                                   1         0.00    2993.96 f
  U8088/op (nand2_1)                                     53.36    3047.32 r
  n6847 (net)                                   1         0.00    3047.32 r
  U5627/op (nor2_1)                                     130.95    3178.27 f
  n10084 (net)                                  2         0.00    3178.27 f
  U5877/op (nand2_2)                                     84.10    3262.37 r
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    3262.37 r
  U5613/op (nand2_1)                                    176.89    3439.26 f
  n10095 (net)                                  6         0.00    3439.26 f
  U5626/op (nor2_1)                                     400.23    3839.49 r
  n11121 (net)                                  5         0.00    3839.49 r
  U5559/op (buf_2)                                      407.53    4247.02 r
  n11107 (net)                                 20         0.00    4247.02 r
  U10951/op (mux2_1)                                    210.09    4457.11 f
  n4815 (net)                                   1         0.00    4457.11 f
  i_apb_U_DW_apb_ahbsif_saved_hwdata32_reg_0_/ip (drp_1)     0.00  4457.11 f
  data arrival time                                               4457.11
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_44637"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_44863"></A>  Startpoint: ex_i_ahb_AHB_Slave_RAM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_RAM_hresp[0] (net)         1         0.00    1211.33 f
  U7675/op (nand2_1)                                     50.89    1262.22 r
  n6512 (net)                                   1         0.00    1262.22 r
  U7676/op (nand4_1)                                    471.36    1733.58 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1733.58 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1733.58 f
  data arrival time                                               1733.58
  --------------------------------------------------------------------------

RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_46163"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_46371"></A>  Startpoint: i_apb_pclk_en
              (input port clocked by HCLK_hclk)
  Endpoint: i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_
            (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 3960.00    3960.00 r
  i_apb_pclk_en (in)                                    128.29    4088.29 r
  i_apb_pclk_en (net)                          12         0.00    4088.29 r
  U8081/op (nand2_1)                                    116.81    4205.11 f
  n6856 (net)                                   2         0.00    4205.11 f
  U8082/op (nor2_1)                                      97.48    4302.58 r
  n6839 (net)                                   1         0.00    4302.58 r
  U8083/op (nor2_1)                                      75.75    4378.33 f
  n6848 (net)                                   1         0.00    4378.33 f
  U5627/op (nor2_1)                                     146.66    4525.00 r
  n10084 (net)                                  2         0.00    4525.00 r
  U5877/op (nand2_2)                                    126.81    4651.81 f
  i_apb_U_DW_apb_ahbsif_nextstate[0] (net)      4         0.00    4651.81 f
  U5602/op (nor2_1)                                     191.45    4843.26 r
  n7406 (net)                                   4         0.00    4843.26 r
  U8407/op (nand2_1)                                     90.56    4933.82 f
  n7174 (net)                                   1         0.00    4933.82 f
  U8408/op (nand2_1)                                     58.58    4992.41 r
  n7175 (net)                                   1         0.00    4992.41 r
  U8409/op (and2_1)                                     150.17    5142.58 r
  n7177 (net)                                   2         0.00    5142.58 r
  U5562/op (nor2_2)                                     428.21    5570.79 f
  n7201 (net)                                  26         0.00    5570.79 f
  U10857/op (nand2_1)                                    85.70    5656.49 r
  n9615 (net)                                   1         0.00    5656.49 r
  U10860/op (nand3_1)                                   114.98    5771.47 f
  n4746 (net)                                   1         0.00    5771.47 f
  i_apb_U_DW_apb_ahbsif_saved_haddr_reg_12_/ip (drp_1)     0.00   5771.47 f
  data arrival time                                               5771.47
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_49166"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_49378"></A>  Startpoint: i_i2c_ic_clk_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_clk_in_a (in)                                 10.57    2410.57 f
  i_i2c_ic_clk_in_a (net)                       1         0.00    2410.57 f
  U8756/op (inv_1)                                       42.63    2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_N2 (net)     1     0.00  2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_scl_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)     0.00  2453.20 r
  data arrival time                                               2453.20
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_50562"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_50775"></A>  Startpoint: i_i2c_ic_data_in_a
              (input port clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 2400.00    2400.00 f
  i_i2c_ic_data_in_a (in)                                10.57    2410.57 f
  i_i2c_ic_data_in_a (net)                      1         0.00    2410.57 f
  U8757/op (inv_1)                                       42.63    2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_N2 (net)     1     0.00  2453.20 r
  i_i2c_U_DW_apb_i2c_rx_filter_U_sda_sync_U_SYNC_sample_meta_reg_0_/ip (drp_1)     0.00  2453.20 r
  data arrival time                                               2453.20
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_51959"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_52201"></A>  Startpoint: i_ssi_rxd (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_fsm_multi_mst_reg
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                34000.00   34000.00 r
  i_ssi_rxd (in)                                         31.83   34031.83 r
  i_ssi_rxd (net)                               3         0.00   34031.83 r
  U6818/op (nand2_1)                                     70.86   34102.69 f
  n5789 (net)                                   1         0.00   34102.69 f
  U6819/op (nand2_1)                                     48.18   34150.88 r
  n5790 (net)                                   1         0.00   34150.88 r
  U6820/op (and2_1)                                     162.05   34312.93 r
  n10982 (net)                                  4         0.00   34312.93 r
  U6821/op (inv_1)                                       56.14   34369.07 f
  n10988 (net)                                  2         0.00   34369.07 f
  U6073/op (or4_1)                                      264.45   34633.52 f
  n5355 (net)                                   2         0.00   34633.52 f
  U6122/op (and2_1)                                     121.15   34754.67 f
  n11851 (net)                                  2         0.00   34754.67 f
  U8607/op (nand2_1)                                     59.65   34814.32 r
  n7321 (net)                                   1         0.00   34814.32 r
  U8608/op (xnor2_1)                                    140.00   34954.32 f
  n7323 (net)                                   1         0.00   34954.32 f
  U8609/op (inv_1)                                       38.61   34992.93 r
  n4241 (net)                                   1         0.00   34992.93 r
  i_ssi_U_mstfsm_fsm_multi_mst_reg/ip (drp_2)             0.00   34992.93 r
  data arrival time                                              34992.93
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_54487"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_54695"></A>  Startpoint: i_ssi_ss_in_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_
            (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Path Group: REGIN
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                36000.00   36000.00 f
  i_ssi_ss_in_n (in)                                      9.57   36009.57 f
  i_ssi_ss_in_n (net)                           1         0.00   36009.57 f
  i_ssi_U_mstfsm_U_ss_in_n_sync_sample_meta_reg_0_/ip (drp_1)     0.00 36009.57 f
  data arrival time                                              36009.57
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_55687"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_55897"></A>  Startpoint: i_ssi_ssi_rst_n
              (input port clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_U_mstfsm_tx_load_en_reg/s (internal pin)
  Path Group: (none)
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                16000.00   16000.00 r
  i_ssi_ssi_rst_n (in)                                 2530.07   18530.07 r
  i_ssi_ssi_rst_n (net)                       130         0.00   18530.07 r
  U8705/op (inv_1)                                      202.08   18732.15 f
  n11841 (net)                                  1         0.00   18732.15 f
  i_ssi_U_mstfsm_tx_load_en_reg/s (drsp_1)                0.00   18732.15 f
  data arrival time                                              18732.15
  --------------------------------------------------------------------------

RPT_INFO:Output Ports  
RPT_INFO:Port Group Interface ex_i_ahb_AHB_MASTER_CORTEXM0
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_57046"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_57275"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U7837/op (nand2_1)                                     65.81    1277.14 r
  n6682 (net)                                   1         0.00    1277.14 r
  U5782/op (nand4_2)                                    191.41    1468.55 f
  n11348 (net)                                  3         0.00    1468.55 f
  U5633/op (or2_1)                                      477.49    1946.04 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1946.04 f
  U5775/op (inv_2)                                       89.24    2035.27 r
  n9662 (net)                                   2         0.00    2035.27 r
  U5634/op (inv_1)                                      395.15    2430.42 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2430.42 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    2430.42 f
  data arrival time                                               2430.42
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_58872"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     440.83 f
  U5614/op (nor3_1)                                    1523.84    1964.67 r
  n6676 (net)                                  32         0.00    1964.67 r
  U7838/op (nand2_1)                                    381.40    2346.07 f
  n6681 (net)                                   1         0.00    2346.07 f
  U5782/op (nand4_2)                                    136.38    2482.44 r
  n11348 (net)                                  3         0.00    2482.44 r
  U5633/op (or2_1)                                      447.49    2929.93 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    2929.93 r
  U5775/op (inv_2)                                       57.56    2987.49 f
  n9662 (net)                                   2         0.00    2987.49 f
  U5634/op (inv_1)                                      472.52    3460.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    3460.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (out)               0.00    3460.01 r
  data arrival time                                               3460.01
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_60751"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_60977"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hresp[0]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (in)                   11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hresp[0] (net)         1         0.00    1211.33 f
  U7670/op (nand2_1)                                     49.33    1260.66 r
  n6515 (net)                                   1         0.00    1260.66 r
  U7676/op (nand4_1)                                    482.10    1742.76 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1742.76 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1742.76 f
  data arrival time                                               1742.76
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_62120"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     440.83 f
  U5567/op (nor2_2)                                     639.38    1080.21 r
  n11153 (net)                                 35         0.00    1080.21 r
  U7670/op (nand2_1)                                    166.79    1247.00 f
  n6515 (net)                                   1         0.00    1247.00 f
  U7676/op (nand4_1)                                    253.97    1500.97 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (net)     1       0.00    1500.97 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hresp[0] (out)             0.00    1500.97 r
  data arrival time                                               1500.97
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_63545"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_63773"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hrdata[30]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[30] (in)                 11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hrdata[30] (net)       1         0.00    1211.33 f
  U7821/op (nand2_1)                                     50.89    1262.22 r
  n6657 (net)                                   1         0.00    1262.22 r
  U5755/op (nand4_1)                                    482.92    1745.15 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (net)     1     0.00    1745.15 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[30] (out)           0.00    1745.15 f
  data arrival time                                               1745.15
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_64918"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31]
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     440.83 f
  U5614/op (nor3_1)                                    1523.84    1964.67 r
  n6676 (net)                                  32         0.00    1964.67 r
  U7681/op (and2_1)                                     427.41    2392.08 r
  n6521 (net)                                   2         0.00    2392.08 r
  U7682/op (nand2_1)                                     78.39    2470.47 f
  n6517 (net)                                   1         0.00    2470.47 f
  U5741/op (nand4_1)                                    204.78    2675.25 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (net)     1     0.00    2675.25 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hrdata[31] (out)           0.00    2675.25 r
  data arrival time                                               2675.25
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PID
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_66550"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_66783"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.92    1497.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.92 r
  ex_i_ahb_AHB_Slave_PID_haddr[12] (out)                  0.00    1497.92 r
  data arrival time                                               1497.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_67731"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_67964"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_68912"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_69136"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_70100"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_70332"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_71279"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_71508"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U7837/op (nand2_1)                                     65.81    1277.14 r
  n6682 (net)                                   1         0.00    1277.14 r
  U5782/op (nand4_2)                                    191.41    1468.55 f
  n11348 (net)                                  3         0.00    1468.55 f
  U5633/op (or2_1)                                      477.49    1946.04 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1946.04 f
  ex_i_ahb_AHB_Slave_PID_hready (out)                     0.00    1946.04 f
  data arrival time                                               1946.04
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_72795"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     440.83 f
  U5614/op (nor3_1)                                    1523.84    1964.67 r
  n6676 (net)                                  32         0.00    1964.67 r
  U7838/op (nand2_1)                                    381.40    2346.07 f
  n6681 (net)                                   1         0.00    2346.07 f
  U5782/op (nand4_2)                                    136.38    2482.44 r
  n11348 (net)                                  3         0.00    2482.44 r
  U5633/op (or2_1)                                      447.49    2929.93 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    2929.93 r
  ex_i_ahb_AHB_Slave_PID_hready (out)                     0.00    2929.93 r
  data arrival time                                               2929.93
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_74364"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_74597"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (net)     6      0.00    1462.84 f
  U8044/op (nor4_1)                                     303.94    1766.78 r
  n6824 (net)                                   1         0.00    1766.78 r
  U5967/op (and3_1)                                     207.01    1973.79 r
  n6825 (net)                                   1         0.00    1973.79 r
  U8048/op (nand2_1)                                     87.53    2061.32 f
  n11158 (net)                                  2         0.00    2061.32 f
  U5628/op (nor2_1)                                     224.23    2285.55 r
  n11162 (net)                                  4         0.00    2285.55 r
  U12630/op (and3_1)                                    266.74    2552.29 r
  ex_i_ahb_AHB_Slave_PID_hsel (net)             2         0.00    2552.29 r
  ex_i_ahb_AHB_Slave_PID_hsel (out)                       0.00    2552.29 r
  data arrival time                                               2552.29
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_76300"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_76532"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PID_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_77479"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_77712"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1475.36 r
  ex_i_ahb_AHB_Slave_PID_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_78660"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_78894"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PID_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_79843"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_80073"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PID_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     6         0.00    1481.35 r
  ex_i_ahb_AHB_Slave_PID_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_PWM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_81071"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_81303"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_82250"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_82479"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U7837/op (nand2_1)                                     65.81    1277.14 r
  n6682 (net)                                   1         0.00    1277.14 r
  U5782/op (nand4_2)                                    191.41    1468.55 f
  n11348 (net)                                  3         0.00    1468.55 f
  U5633/op (or2_1)                                      477.49    1946.04 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1946.04 f
  ex_i_ahb_AHB_Slave_PWM_hready (out)                     0.00    1946.04 f
  data arrival time                                               1946.04
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_83766"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     440.83 f
  U5614/op (nor3_1)                                    1523.84    1964.67 r
  n6676 (net)                                  32         0.00    1964.67 r
  U7838/op (nand2_1)                                    381.40    2346.07 f
  n6681 (net)                                   1         0.00    2346.07 f
  U5782/op (nand4_2)                                    136.38    2482.44 r
  n11348 (net)                                  3         0.00    2482.44 r
  U5633/op (or2_1)                                      447.49    2929.93 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    2929.93 r
  ex_i_ahb_AHB_Slave_PWM_hready (out)                     0.00    2929.93 r
  data arrival time                                               2929.93
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_85335"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_85568"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1475.36 r
  ex_i_ahb_AHB_Slave_PWM_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_86516"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_86750"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_PWM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_87699"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_87929"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     6         0.00    1481.35 r
  ex_i_ahb_AHB_Slave_PWM_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_88874"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_89107"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (net)     6      0.00    1462.84 f
  U8044/op (nor4_1)                                     303.94    1766.78 r
  n6824 (net)                                   1         0.00    1766.78 r
  U5967/op (and3_1)                                     207.01    1973.79 r
  n6825 (net)                                   1         0.00    1973.79 r
  U8048/op (nand2_1)                                     87.53    2061.32 f
  n11158 (net)                                  2         0.00    2061.32 f
  U5628/op (nor2_1)                                     224.23    2285.55 r
  n11162 (net)                                  4         0.00    2285.55 r
  U10904/op (inv_1)                                      71.01    2356.56 f
  n11160 (net)                                  2         0.00    2356.56 f
  U10905/op (nor3_1)                                    282.80    2639.37 r
  ex_i_ahb_AHB_Slave_PWM_hsel (net)             2         0.00    2639.37 r
  ex_i_ahb_AHB_Slave_PWM_hsel (out)                       0.00    2639.37 r
  data arrival time                                               2639.37
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_90962"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_91194"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_92141"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_92365"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.73 f
  ex_i_ahb_AHB_Slave_PWM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_93329"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_93562"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_PWM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_94510"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_94743"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_PWM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.92    1497.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.92 r
  ex_i_ahb_AHB_Slave_PWM_haddr[12] (out)                  0.00    1497.92 r
  data arrival time                                               1497.92
  --------------------------------------------------------------------------

RPT_INFO:Port Group Interface ex_i_ahb_AHB_Slave_RAM
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_95744"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_95977"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_haddr[12]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (in)           297.92    1497.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[12] (net)     8      0.00    1497.92 r
  ex_i_ahb_AHB_Slave_RAM_haddr[12] (out)                  0.00    1497.92 r
  data arrival time                                               1497.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_96925"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_97158"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hburst[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (in)           258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hburst[2] (net)     3      0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hburst[2] (out)                  0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_98106"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_98330"></A>  Startpoint: i_ahb_U_arblite_hmastlock_reg
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hmastlock
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_arblite_hmastlock_reg/ck (drp_1)                0.00       0.00 r
  i_ahb_U_arblite_hmastlock_reg/q (drp_1)               311.73     311.73 f
  ex_i_ahb_AHB_Slave_PID_hmastlock (net)        4         0.00     311.73 f
  ex_i_ahb_AHB_Slave_RAM_hmastlock (out)                  0.00     311.73 f
  data arrival time                                                311.73
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_99294"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_99526"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hprot[3]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hprot[3] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hprot[3] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_100473"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_100702"></A>  Startpoint: ex_i_ahb_AHB_Slave_PWM_hready_resp
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (in)                11.33    1211.33 f
  ex_i_ahb_AHB_Slave_PWM_hready_resp (net)      1         0.00    1211.33 f
  U7837/op (nand2_1)                                     65.81    1277.14 r
  n6682 (net)                                   1         0.00    1277.14 r
  U5782/op (nand4_2)                                    191.41    1468.55 f
  n11348 (net)                                  3         0.00    1468.55 f
  U5633/op (or2_1)                                      477.49    1946.04 f
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    1946.04 f
  U5775/op (inv_2)                                       89.24    2035.27 r
  n9662 (net)                                   2         0.00    2035.27 r
  U5634/op (inv_1)                                      395.15    2430.42 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    2430.42 f
  ex_i_ahb_AHB_Slave_RAM_hready (out)                     0.00    2430.42 f
  data arrival time                                               2430.42
  --------------------------------------------------------------------------

<A NAME="interconnect_ip_102293"></A>  Startpoint: i_ahb_U_mux_hsel_prev_reg_4_
              (rising edge-triggered flip-flop clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hready
            (output port clocked by HCLK_hclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ahb_U_mux_hsel_prev_reg_4_/ck (drp_4)                 0.00       0.00 r
  i_ahb_U_mux_hsel_prev_reg_4_/q (drp_4)                440.83     440.83 f
  i_ahb_U_mux_hsel_prev[4] (net)               40         0.00     440.83 f
  U5614/op (nor3_1)                                    1523.84    1964.67 r
  n6676 (net)                                  32         0.00    1964.67 r
  U7838/op (nand2_1)                                    381.40    2346.07 f
  n6681 (net)                                   1         0.00    2346.07 f
  U5782/op (nand4_2)                                    136.38    2482.44 r
  n11348 (net)                                  3         0.00    2482.44 r
  U5633/op (or2_1)                                      447.49    2929.93 r
  ex_i_ahb_AHB_Slave_PID_hready (net)           4         0.00    2929.93 r
  U5775/op (inv_2)                                       57.56    2987.49 f
  n9662 (net)                                   2         0.00    2987.49 f
  U5634/op (inv_1)                                      472.52    3460.01 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hready (net)     7         0.00    3460.01 r
  ex_i_ahb_AHB_Slave_RAM_hready (out)                     0.00    3460.01 r
  data arrival time                                               3460.01
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_104166"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_104399"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsel
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (in)           262.84    1462.84 f
  ex_i_ahb_AHB_MASTER_CORTEXM0_haddr[24] (net)     6      0.00    1462.84 f
  U8044/op (nor4_1)                                     303.94    1766.78 r
  n6824 (net)                                   1         0.00    1766.78 r
  U5967/op (and3_1)                                     207.01    1973.79 r
  n6825 (net)                                   1         0.00    1973.79 r
  U8048/op (nand2_1)                                     87.53    2061.32 f
  n11158 (net)                                  2         0.00    2061.32 f
  U12625/op (nor2_1)                                    215.66    2276.98 r
  ex_i_ahb_AHB_Slave_RAM_hsel (net)             3         0.00    2276.98 r
  ex_i_ahb_AHB_Slave_RAM_hsel (out)                       0.00    2276.98 r
  data arrival time                                               2276.98
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_105950"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_106182"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hsize[2]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (in)            258.14    1458.14 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hsize[2] (net)     3       0.00    1458.14 r
  ex_i_ahb_AHB_Slave_RAM_hsize[2] (out)                   0.00    1458.14 r
  data arrival time                                               1458.14
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_107129"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_107362"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_htrans[1]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (in)           275.36    1475.36 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_htrans[1] (net)     5      0.00    1475.36 r
  ex_i_ahb_AHB_Slave_RAM_htrans[1] (out)                  0.00    1475.36 r
  data arrival time                                               1475.36
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_108310"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_108544"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23]
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwdata[23]
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (in)          274.92    1474.92 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwdata[23] (net)     5     0.00    1474.92 r
  ex_i_ahb_AHB_Slave_RAM_hwdata[23] (out)                 0.00    1474.92 r
  data arrival time                                               1474.92
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_109493"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_109723"></A>  Startpoint: ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite
              (input port clocked by HCLK_hclk)
  Endpoint: ex_i_ahb_AHB_Slave_RAM_hwrite
            (output port clocked by HCLK_hclk)
  Path Group: FEEDTHROUGH
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  input external delay                                 1200.00    1200.00 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (in)              281.35    1481.35 r
  ex_i_ahb_AHB_MASTER_CORTEXM0_hwrite (net)     6         0.00    1481.35 r
  ex_i_ahb_AHB_Slave_RAM_hwrite (out)                     0.00    1481.35 r
  data arrival time                                               1481.35
  --------------------------------------------------------------------------

RPT_INFO:Port Group Manually exported pins
 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_110711"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_110952"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_stop_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_stop_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_stop_det_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_stop_det_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_111913"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_112153"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_abrt_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_abrt_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_abrt_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_tx_abrt_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_113111"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_113351"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_over_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_tx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_114309"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_114550"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_tx_empty_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_tx_empty_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_tx_empty_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_tx_empty_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_115511"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_115751"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_done_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_done_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_done_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_done_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_116709"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_116951"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_start_det_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_start_det_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_start_det_intr (net)                 1         0.00     224.51 f
  i_i2c_ic_start_det_intr (out)                           0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_117915"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_118156"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_under_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_under_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_under_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_rx_under_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_119117"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_119357"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_over_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_over_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_over_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_over_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_120315"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_120555"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rx_full_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rx_full_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rx_full_intr (net)                   1         0.00     224.51 f
  i_i2c_ic_rx_full_intr (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_121513"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_121742"></A>  Startpoint: i_ssi_U_shift_U_tx_shifter_txd_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_txd (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_shift_U_tx_shifter_txd_reg/ck (drp_2)           0.00       0.00 r
  i_ssi_U_shift_U_tx_shifter_txd_reg/q (drp_2)          257.91     257.91 f
  i_ssi_txd (net)                               3         0.00     257.91 f
  i_ssi_txd (out)                                         0.00     257.91 f
  data arrival time                                                257.91
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_122679"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_122902"></A>  Startpoint: i_ssi_U_sclkgen_sclk_out_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_sclk_out
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_sclkgen_sclk_out_reg/ck (drp_2)                 0.00       0.00 r
  i_ssi_U_sclkgen_sclk_out_reg/q (drp_2)                249.83     249.83 f
  i_ssi_sclk_out (net)                          2         0.00     249.83 f
  i_ssi_sclk_out (out)                                    0.00     249.83 f
  data arrival time                                                249.83
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_123856"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_124076"></A>  Startpoint: i_ssi_U_shift_ss_n_reg_0_
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ss_0_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_shift_ss_n_reg_0_/ck (drp_2)                    0.00       0.00 r
  i_ssi_U_shift_ss_n_reg_0_/q (drp_2)                   221.97     221.97 f
  n11816 (net)                                  1         0.00     221.97 f
  U6503/op (inv_1)                                       75.41     297.38 r
  i_ssi_ss_0_n (net)                            1         0.00     297.38 r
  i_ssi_ss_0_n (out)                                      0.00     297.38 r
  data arrival time                                                297.38
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_125180"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_125413"></A>  Startpoint: i_ssi_U_intctl_irisr_mst_collision_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_mst_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_intctl_irisr_mst_collision_reg/ck (drp_1)       0.00       0.00 r
  i_ssi_U_intctl_irisr_mst_collision_reg/q (drp_1)      260.44     260.44 f
  i_ssi_risr[5] (net)                           5         0.00     260.44 f
  U11315/op (nand2_1)                                   127.18     387.62 r
  i_ssi_ssi_mst_intr_n (net)                    3         0.00     387.62 r
  i_ssi_ssi_mst_intr_n (out)                              0.00     387.62 r
  data arrival time                                                387.62
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_126517"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_126739"></A>  Startpoint: i_ssi_U_mstfsm_ssi_oe_n_reg
              (rising edge-triggered flip-flop clocked by i_ssi_ssi_clk)
  Endpoint: i_ssi_ssi_oe_n
            (output port clocked by i_ssi_ssi_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_mstfsm_ssi_oe_n_reg/ck (drp_2)                  0.00       0.00 r
  i_ssi_U_mstfsm_ssi_oe_n_reg/q (drp_2)                 221.97     221.97 f
  n11795 (net)                                  1         0.00     221.97 f
  U6502/op (inv_1)                                       75.41     297.38 r
  i_ssi_ssi_oe_n (net)                          1         0.00     297.38 r
  i_ssi_ssi_oe_n (out)                                    0.00     297.38 r
  data arrival time                                                297.38
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_127845"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_128069"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_4_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxf_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_4_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_4_/q (drsp_1)              235.45     235.45 f
  i_ssi_imr[4] (net)                            3         0.00     235.45 f
  U12279/op (nand2_1)                                   108.97     344.41 r
  i_ssi_ssi_rxf_intr_n (net)                    2         0.00     344.41 r
  i_ssi_ssi_rxf_intr_n (out)                              0.00     344.41 r
  data arrival time                                                344.41
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_129173"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_129397"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_3_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_3_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_3_/q (drsp_1)              233.77     233.77 f
  i_ssi_imr[3] (net)                            3         0.00     233.77 f
  U12156/op (nand2_1)                                   140.80     374.57 r
  i_ssi_ssi_rxo_intr_n (net)                    4         0.00     374.57 r
  i_ssi_ssi_rxo_intr_n (out)                              0.00     374.57 r
  data arrival time                                                374.57
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_130501"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_130725"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_2_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_rxu_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_2_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_2_/q (drsp_1)              236.94     236.94 f
  i_ssi_imr[2] (net)                            3         0.00     236.94 f
  U12134/op (nand2_1)                                   135.09     372.03 r
  i_ssi_ssi_rxu_intr_n (net)                    4         0.00     372.03 r
  i_ssi_ssi_rxu_intr_n (out)                              0.00     372.03 r
  data arrival time                                                372.03
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_131829"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_132056"></A>  Startpoint: i_ssi_U_regfile_ssi_sleep_ir_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_sleep
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_ssi_sleep_ir_reg/ck (drp_1)             0.00       0.00 r
  i_ssi_U_regfile_ssi_sleep_ir_reg/q (drp_1)            224.51     224.51 f
  i_ssi_ssi_sleep (net)                         1         0.00     224.51 f
  i_ssi_ssi_sleep (out)                                   0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_133003"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_133227"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_0_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txe_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_0_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_0_/q (drsp_1)              235.45     235.45 f
  i_ssi_imr[0] (net)                            3         0.00     235.45 f
  U12192/op (nand2_1)                                   108.97     344.41 r
  i_ssi_ssi_txe_intr_n (net)                    2         0.00     344.41 r
  i_ssi_ssi_txe_intr_n (out)                              0.00     344.41 r
  data arrival time                                                344.41
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_134331"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_134555"></A>  Startpoint: i_ssi_U_regfile_imr_ir_reg_1_
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_ssi_ssi_txo_intr_n
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_ssi_U_regfile_imr_ir_reg_1_/ck (drsp_1)               0.00       0.00 r
  i_ssi_U_regfile_imr_ir_reg_1_/q (drsp_1)              234.85     234.85 f
  i_ssi_imr[1] (net)                            3         0.00     234.85 f
  U12145/op (and2_1)                                    129.87     364.73 f
  n11460 (net)                                  2         0.00     364.73 f
  U12146/op (inv_1)                                     100.02     464.75 r
  i_ssi_ssi_txo_intr_n (net)                    3         0.00     464.75 r
  i_ssi_ssi_txo_intr_n (out)                              0.00     464.75 r
  data arrival time                                                464.75
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_135811"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_136047"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_s_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_s_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_s_gen (net)                       1         0.00     224.51 f
  i_i2c_debug_s_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_137002"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top
No paths.

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_137349"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_137584"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_addr (net)                        1         0.00     224.51 f
  i_i2c_debug_addr (out)                                  0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_138538"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_138779"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_addr_10bit
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_addr_10bit_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_addr_10bit (net)                  1         0.00     224.51 f
  i_i2c_debug_addr_10bit (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_139746"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_139981"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_data_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_data
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/ck (drp_1)     0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_data_reg/q (drp_1)    224.51     224.51 f
  i_i2c_debug_data (net)                        1         0.00     224.51 f
  i_i2c_debug_data (out)                                  0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_140935"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_141168"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_hs
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_hs_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_hs (net)                          1         0.00     224.51 f
  i_i2c_debug_hs (out)                                    0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_142120"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_142361"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_master_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_master_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_master_act (net)                  1         0.00     224.51 f
  i_i2c_debug_master_act (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_143328"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_143572"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_mst_cstate[4]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_mst_cstate_reg_4_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_mst_cstate[4] (net)               1         0.00     224.51 f
  i_i2c_debug_mst_cstate[4] (out)                         0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_144548"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_144784"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_p_gen
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_p_gen_reg/q (drp_1)   224.51     224.51 f
  i_i2c_debug_p_gen (net)                       1         0.00     224.51 f
  i_i2c_debug_p_gen (out)                                 0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_145739"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_145972"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_rd
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/ck (drp_1)       0.00       0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_rd_reg/q (drp_1)      224.51     224.51 f
  i_i2c_debug_rd (net)                          1         0.00     224.51 f
  i_i2c_debug_rd (out)                                    0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_146924"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_147163"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_rd_req_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_rd_req_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_rd_req_intr (net)                    1         0.00     224.51 f
  i_i2c_ic_rd_req_intr (out)                              0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_148118"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_148358"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slave_act
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slave_act_reg/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slave_act (net)                   1         0.00     224.51 f
  i_i2c_debug_slave_act (out)                             0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_149322"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_149566"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_slv_cstate[3]
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_debug_slv_cstate_reg_3_/q (drp_1)   224.51   224.51 f
  i_i2c_debug_slv_cstate[3] (net)               1         0.00     224.51 f
  i_i2c_debug_slv_cstate[3] (out)                         0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_150542"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_150784"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_debug_wr
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_tx_data_capture_reg/q (drp_1)   324.66   324.66 f
  i_i2c_debug_wr (net)                          8         0.00     324.66 f
  i_i2c_debug_wr (out)                                    0.00     324.66 f
  data arrival time                                                324.66
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_151745"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_151986"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_activity_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_activity_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_activity_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_activity_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_152947"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_153183"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_clk_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/ck (drp_1)     0.00      0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_clk_oe_reg/q (drp_1)   252.62     252.62 f
  i_i2c_ic_clk_oe (net)                         3         0.00     252.62 f
  i_i2c_ic_clk_oe (out)                                   0.00     252.62 f
  data arrival time                                                252.62
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_154136"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_154378"></A>  Startpoint: i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_current_src_en
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_toggle_ic_current_src_en_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_current_src_en (net)                 1         0.00     224.51 f
  i_i2c_ic_current_src_en (out)                           0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_155348"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_155585"></A>  Startpoint: i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg
              (rising edge-triggered flip-flop clocked by i_i2c_ic_clk)
  Endpoint: i_i2c_ic_data_oe
            (output port clocked by i_i2c_ic_clk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_tx_shift_ic_data_oe_reg/q (drp_1)   264.57    264.57 f
  i_i2c_ic_data_oe (net)                        3         0.00     264.57 f
  i_i2c_ic_data_oe (out)                                  0.00     264.57 f
  data arrival time                                                264.57
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_156539"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_156769"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_en_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_en
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/ck (drp_1)          0.00       0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_en_reg/q (drp_1)         252.97     252.97 f
  i_i2c_ic_en (net)                             3         0.00     252.97 f
  i_i2c_ic_en (out)                                       0.00     252.97 f
  data arrival time                                                252.97
  --------------------------------------------------------------------------

 
****************************************
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV><A NAME="interconnect_ip_157712"></A>Report : timing
        -path only
        -delay max
        -nets
        -max_paths 1
Design : interconnect_ip
Version: J-2014.09-SP5
Date   : Tue Dec  1 10:48:06 2015
****************************************

Operating Conditions: nom_pvt   Library: vtvt_tsmc180
Wire Load Model Mode: top

<A NAME="interconnect_ip_157953"></A>  Startpoint: i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg
              (rising edge-triggered flip-flop clocked by PCLK_pclk)
  Endpoint: i_i2c_ic_gen_call_intr
            (output port clocked by PCLK_pclk)
  Path Group: REGOUT
  Path Type: max

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/ck (drp_1)     0.00     0.00 r
  i_i2c_U_DW_apb_i2c_intctl_ic_gen_call_intr_reg/q (drp_1)   224.51   224.51 f
  i_i2c_ic_gen_call_intr (net)                  1         0.00     224.51 f
  i_i2c_ic_gen_call_intr (out)                            0.00     224.51 f
  data arrival time                                                224.51
  --------------------------------------------------------------------------

1
<DIV ALIGN=right><A HREF="#TOP"><div ALIGN=right>Top of report.</div></A></DIV>
</PRE>
<div align=right><A HREF="index.html">Report Summary Page</A></div>
    <table COLS=2 WIDTH="100%">
      <tr>
         <td><IMG SRC="synopsys_logo.gif" ALT="Synopsys"></td>
         <td><div align=right></div></td>
      </tr>
    </table>
</BODY>
</HTML>
