<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/pipeline/scr1_pipe_ifu.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">core/pipeline</a> - scr1_pipe_ifu.sv<span style="font-size: 80%;"> (source / <a href="scr1_pipe_ifu.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryHi">91.8&nbsp;%</td>
            <td class="headerCovTableEntry">110</td>
            <td class="headerCovTableEntry">101</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_pipe_ifu.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      Instruction Fetch Unit (IFU)</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : //------------------------------------------------------------------------------</span>
<span id="L7"><span class="lineNum">       7</span>              :  //</span>
<span id="L8"><span class="lineNum">       8</span>              :  // Functionality:</span>
<span id="L9"><span class="lineNum">       9</span>              :  // - Controls instruction fetching process:</span>
<span id="L10"><span class="lineNum">      10</span>              :  //   - Fetches instructions either from IMEM or from Program Buffer, supporting</span>
<span id="L11"><span class="lineNum">      11</span>              :  //     pending IMEM instructions handling</span>
<span id="L12"><span class="lineNum">      12</span>              :  //   - Handles new PC misalignment and constructs the correct instruction (supports</span>
<span id="L13"><span class="lineNum">      13</span>              :  //     RVI and RVC instructions)</span>
<span id="L14"><span class="lineNum">      14</span>              :  //   - Either stores instructions in the instruction queue or bypasses to the</span>
<span id="L15"><span class="lineNum">      15</span>              :  //     IDU if the corresponding option is used</span>
<span id="L16"><span class="lineNum">      16</span>              :  //   - Flushes instruction queue if requested</span>
<span id="L17"><span class="lineNum">      17</span>              :  //</span>
<span id="L18"><span class="lineNum">      18</span>              :  // Structure:</span>
<span id="L19"><span class="lineNum">      19</span>              :  // - Instruction queue</span>
<span id="L20"><span class="lineNum">      20</span>              :  // - IFU FSM</span>
<span id="L21"><span class="lineNum">      21</span>              :  // - IFU &lt;-&gt; IMEM i/f</span>
<span id="L22"><span class="lineNum">      22</span>              :  // - IFU &lt;-&gt; IDU i/f</span>
<span id="L23"><span class="lineNum">      23</span>              :  // - IFU &lt;-&gt; HDU i/f</span>
<span id="L24"><span class="lineNum">      24</span>              :  //</span>
<span id="L25"><span class="lineNum">      25</span>              : //------------------------------------------------------------------------------</span>
<span id="L26"><span class="lineNum">      26</span>              : </span>
<span id="L27"><span class="lineNum">      27</span>              : `include &quot;scr1_memif.svh&quot;</span>
<span id="L28"><span class="lineNum">      28</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L29"><span class="lineNum">      29</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L30"><span class="lineNum">      30</span>              : `include &quot;scr1_hdu.svh&quot;</span>
<span id="L31"><span class="lineNum">      31</span>              : `endif // SCR1_DBG_EN</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : module scr1_pipe_ifu</span>
<span id="L34"><span class="lineNum">      34</span>              : (</span>
<span id="L35"><span class="lineNum">      35</span>              :     // Control signals</span>
<span id="L36"><span class="lineNum">      36</span>              :     input   logic                                   rst_n,                      // IFU reset</span>
<span id="L37"><span class="lineNum">      37</span>              :     input   logic                                   clk,                        // IFU clock</span>
<span id="L38"><span class="lineNum">      38</span>              :     input   logic                                   pipe2ifu_stop_fetch_i,      // Stop instruction fetch</span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span>              :     // IFU &lt;-&gt; IMEM interface</span>
<span id="L41"><span class="lineNum">      41</span>              :     input   logic                                   imem2ifu_req_ack_i,         // Instruction memory request acknowledgement</span>
<span id="L42"><span class="lineNum">      42</span>              :     output  logic                                   ifu2imem_req_o,             // Instruction memory request</span>
<span id="L43"><span class="lineNum">      43</span>              :     output  type_scr1_mem_cmd_e                     ifu2imem_cmd_o,             // Instruction memory command (READ/WRITE)</span>
<span id="L44"><span class="lineNum">      44</span>              :     output  logic [`SCR1_IMEM_AWIDTH-1:0]           ifu2imem_addr_o,            // Instruction memory address</span>
<span id="L45"><span class="lineNum">      45</span>              :     input   logic [`SCR1_IMEM_DWIDTH-1:0]           imem2ifu_rdata_i,           // Instruction memory read data</span>
<span id="L46"><span class="lineNum">      46</span>              :     input   type_scr1_mem_resp_e                    imem2ifu_resp_i,            // Instruction memory response</span>
<span id="L47"><span class="lineNum">      47</span>              : </span>
<span id="L48"><span class="lineNum">      48</span>              :     // IFU &lt;-&gt; EXU New PC interface</span>
<span id="L49"><span class="lineNum">      49</span>              :     input   logic                                   exu2ifu_pc_new_req_i,       // New PC request (jumps, branches, traps etc)</span>
<span id="L50"><span class="lineNum">      50</span>              :     input   logic [`SCR1_XLEN-1:0]                  exu2ifu_pc_new_i,           // New PC</span>
<span id="L51"><span class="lineNum">      51</span>              : </span>
<span id="L52"><span class="lineNum">      52</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L53"><span class="lineNum">      53</span>              :     // IFU &lt;-&gt; HDU Program Buffer interface</span>
<span id="L54"><span class="lineNum">      54</span>              :     input   logic                                   hdu2ifu_pbuf_fetch_i,       // Fetch instructions provided by Program Buffer</span>
<span id="L55"><span class="lineNum">      55</span>              :     output  logic                                   ifu2hdu_pbuf_rdy_o,         // Program Buffer Instruction i/f ready</span>
<span id="L56"><span class="lineNum">      56</span>              :     input   logic                                   hdu2ifu_pbuf_vd_i,          // Program Buffer Instruction valid</span>
<span id="L57"><span class="lineNum">      57</span>              :     input   logic                                   hdu2ifu_pbuf_err_i,         // Program Buffer Instruction i/f error</span>
<span id="L58"><span class="lineNum">      58</span>              :     input   logic [SCR1_HDU_CORE_INSTR_WIDTH-1:0]   hdu2ifu_pbuf_instr_i,       // Program Buffer Instruction itself</span>
<span id="L59"><span class="lineNum">      59</span>              : `endif // SCR1_DBG_EN</span>
<span id="L60"><span class="lineNum">      60</span>              : </span>
<span id="L61"><span class="lineNum">      61</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L62"><span class="lineNum">      62</span>              :     output  logic                                   ifu2pipe_imem_txns_pnd_o,   // There are pending imem transactions</span>
<span id="L63"><span class="lineNum">      63</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L64"><span class="lineNum">      64</span>              : </span>
<span id="L65"><span class="lineNum">      65</span>              :     // IFU &lt;-&gt; IDU interface</span>
<span id="L66"><span class="lineNum">      66</span>              :     input   logic                                   idu2ifu_rdy_i,              // IDU ready for new data</span>
<span id="L67"><span class="lineNum">      67</span>              :     output  logic [`SCR1_IMEM_DWIDTH-1:0]           ifu2idu_instr_o,            // IFU instruction</span>
<span id="L68"><span class="lineNum">      68</span>              :     output  logic                                   ifu2idu_imem_err_o,         // Instruction access fault exception</span>
<span id="L69"><span class="lineNum">      69</span>              :     output  logic                                   ifu2idu_err_rvi_hi_o,       // 1 - imem fault when trying to fetch second half of an unaligned RVI instruction</span>
<span id="L70"><span class="lineNum">      70</span>              :     output  logic                                   ifu2idu_vd_o                // IFU request</span>
<span id="L71"><span class="lineNum">      71</span>              : );</span>
<span id="L72"><span class="lineNum">      72</span>              : </span>
<span id="L73"><span class="lineNum">      73</span>              : //------------------------------------------------------------------------------</span>
<span id="L74"><span class="lineNum">      74</span>              : // Local parameters declaration</span>
<span id="L75"><span class="lineNum">      75</span>              : //------------------------------------------------------------------------------</span>
<span id="L76"><span class="lineNum">      76</span>              : </span>
<span id="L77"><span class="lineNum">      77</span>              : localparam SCR1_IFU_Q_SIZE_WORD     = 2;</span>
<span id="L78"><span class="lineNum">      78</span>              : localparam SCR1_IFU_Q_SIZE_HALF     = SCR1_IFU_Q_SIZE_WORD * 2;</span>
<span id="L79"><span class="lineNum">      79</span>              : localparam SCR1_TXN_CNT_W           = 3;</span>
<span id="L80"><span class="lineNum">      80</span>              : </span>
<span id="L81"><span class="lineNum">      81</span>              : localparam SCR1_IFU_QUEUE_ADR_W     = $clog2(SCR1_IFU_Q_SIZE_HALF);</span>
<span id="L82"><span class="lineNum">      82</span>              : localparam SCR1_IFU_QUEUE_PTR_W     = SCR1_IFU_QUEUE_ADR_W + 1;</span>
<span id="L83"><span class="lineNum">      83</span>              : </span>
<span id="L84"><span class="lineNum">      84</span>              : localparam SCR1_IFU_Q_FREE_H_W      = $clog2(SCR1_IFU_Q_SIZE_HALF + 1);</span>
<span id="L85"><span class="lineNum">      85</span>              : localparam SCR1_IFU_Q_FREE_W_W      = $clog2(SCR1_IFU_Q_SIZE_WORD + 1);</span>
<span id="L86"><span class="lineNum">      86</span>              : </span>
<span id="L87"><span class="lineNum">      87</span>              : //------------------------------------------------------------------------------</span>
<span id="L88"><span class="lineNum">      88</span>              : // Local types declaration</span>
<span id="L89"><span class="lineNum">      89</span>              : //------------------------------------------------------------------------------</span>
<span id="L90"><span class="lineNum">      90</span>              : </span>
<span id="L91"><span class="lineNum">      91</span>              : typedef enum logic {</span>
<span id="L92"><span class="lineNum">      92</span>              :     SCR1_IFU_FSM_IDLE,</span>
<span id="L93"><span class="lineNum">      93</span>              :     SCR1_IFU_FSM_FETCH</span>
<span id="L94"><span class="lineNum">      94</span>              : } type_scr1_ifu_fsm_e;</span>
<span id="L95"><span class="lineNum">      95</span>              : </span>
<span id="L96"><span class="lineNum">      96</span>              : typedef enum logic[1:0] {</span>
<span id="L97"><span class="lineNum">      97</span>              :     SCR1_IFU_QUEUE_WR_NONE,      // No write to queue</span>
<span id="L98"><span class="lineNum">      98</span>              :     SCR1_IFU_QUEUE_WR_FULL,      // Write 32 rdata bits to queue</span>
<span id="L99"><span class="lineNum">      99</span>              :     SCR1_IFU_QUEUE_WR_HI         // Write 16 upper rdata bits to queue</span>
<span id="L100"><span class="lineNum">     100</span>              : } type_scr1_ifu_queue_wr_e;</span>
<span id="L101"><span class="lineNum">     101</span>              : </span>
<span id="L102"><span class="lineNum">     102</span>              : typedef enum logic[1:0] {</span>
<span id="L103"><span class="lineNum">     103</span>              :     SCR1_IFU_QUEUE_RD_NONE,      // No queue read</span>
<span id="L104"><span class="lineNum">     104</span>              :     SCR1_IFU_QUEUE_RD_HWORD,     // Read halfword</span>
<span id="L105"><span class="lineNum">     105</span>              :     SCR1_IFU_QUEUE_RD_WORD       // Read word</span>
<span id="L106"><span class="lineNum">     106</span>              : } type_scr1_ifu_queue_rd_e;</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              : `ifdef SCR1_NO_DEC_STAGE</span>
<span id="L109"><span class="lineNum">     109</span>              : typedef enum logic[1:0] {</span>
<span id="L110"><span class="lineNum">     110</span>              :     SCR1_BYPASS_NONE,               // No bypass</span>
<span id="L111"><span class="lineNum">     111</span>              :     SCR1_BYPASS_RVC,                // Bypass RVC</span>
<span id="L112"><span class="lineNum">     112</span>              :     SCR1_BYPASS_RVI_RDATA_QUEUE,    // Bypass RVI, rdata+queue</span>
<span id="L113"><span class="lineNum">     113</span>              :     SCR1_BYPASS_RVI_RDATA           // Bypass RVI, rdata only</span>
<span id="L114"><span class="lineNum">     114</span>              : } type_scr1_bypass_e;</span>
<span id="L115"><span class="lineNum">     115</span>              : `endif // SCR1_NO_DEC_STAGE</span>
<span id="L116"><span class="lineNum">     116</span>              : </span>
<span id="L117"><span class="lineNum">     117</span>              : typedef enum logic [2:0] {</span>
<span id="L118"><span class="lineNum">     118</span>              :     // SCR1_IFU_INSTR_&lt;UPPER_16_BITS&gt;_&lt;LOWER_16_BITS&gt;</span>
<span id="L119"><span class="lineNum">     119</span>              :     SCR1_IFU_INSTR_NONE,                // No valid instruction</span>
<span id="L120"><span class="lineNum">     120</span>              :     SCR1_IFU_INSTR_RVI_HI_RVI_LO,       // Full RV32I instruction</span>
<span id="L121"><span class="lineNum">     121</span>              :     SCR1_IFU_INSTR_RVC_RVC,</span>
<span id="L122"><span class="lineNum">     122</span>              :     SCR1_IFU_INSTR_RVI_LO_RVC,</span>
<span id="L123"><span class="lineNum">     123</span>              :     SCR1_IFU_INSTR_RVC_RVI_HI,</span>
<span id="L124"><span class="lineNum">     124</span>              :     SCR1_IFU_INSTR_RVI_LO_RVI_HI,</span>
<span id="L125"><span class="lineNum">     125</span>              :     SCR1_IFU_INSTR_RVC_NV,              // Instruction after unaligned new_pc</span>
<span id="L126"><span class="lineNum">     126</span>              :     SCR1_IFU_INSTR_RVI_LO_NV            // Instruction after unaligned new_pc</span>
<span id="L127"><span class="lineNum">     127</span>              : } type_scr1_ifu_instr_e;</span>
<span id="L128"><span class="lineNum">     128</span>              : </span>
<span id="L129"><span class="lineNum">     129</span>              : //------------------------------------------------------------------------------</span>
<span id="L130"><span class="lineNum">     130</span>              : // Local signals declaration</span>
<span id="L131"><span class="lineNum">     131</span>              : //------------------------------------------------------------------------------</span>
<span id="L132"><span class="lineNum">     132</span>              : </span>
<span id="L133"><span class="lineNum">     133</span>              : // Instruction queue signals</span>
<span id="L134"><span class="lineNum">     134</span>              : //------------------------------------------------------------------------------</span>
<span id="L135"><span class="lineNum">     135</span>              : </span>
<span id="L136"><span class="lineNum">     136</span>              : // New PC unaligned flag register</span>
<span id="L137"><span class="lineNum">     137</span>              : logic                               new_pc_unaligned_ff;</span>
<span id="L138"><span class="lineNum">     138</span>              : logic                               new_pc_unaligned_next;</span>
<span id="L139"><span class="lineNum">     139</span>              : logic                               new_pc_unaligned_upd;</span>
<span id="L140"><span class="lineNum">     140</span>              : </span>
<span id="L141"><span class="lineNum">     141</span>              : // IMEM instruction type decoder</span>
<span id="L142"><span class="lineNum">     142</span>              : logic                               instr_hi_is_rvi;</span>
<span id="L143"><span class="lineNum">     143</span>              : logic                               instr_lo_is_rvi;</span>
<span id="L144"><span class="lineNum">     144</span>              : type_scr1_ifu_instr_e               instr_type;</span>
<span id="L145"><span class="lineNum">     145</span>              : </span>
<span id="L146"><span class="lineNum">     146</span>              : // Register to store if the previous IMEM instruction had low part of RVI instruction</span>
<span id="L147"><span class="lineNum">     147</span>              : // in its high part</span>
<span id="L148"><span class="lineNum">     148</span>              : logic                               instr_hi_rvi_lo_ff;</span>
<span id="L149"><span class="lineNum">     149</span>              : logic                               instr_hi_rvi_lo_next;</span>
<span id="L150"><span class="lineNum">     150</span>              : </span>
<span id="L151"><span class="lineNum">     151</span>              : // Queue read/write size decoders</span>
<span id="L152"><span class="lineNum">     152</span>              : type_scr1_ifu_queue_rd_e            q_rd_size;</span>
<span id="L153"><span class="lineNum">     153</span>              : logic                               q_rd_vd;</span>
<span id="L154"><span class="lineNum">     154</span>              : logic                               q_rd_none;</span>
<span id="L155"><span class="lineNum">     155</span>              : logic                               q_rd_hword;</span>
<span id="L156"><span class="lineNum">     156</span>              : type_scr1_ifu_queue_wr_e            q_wr_size;</span>
<span id="L157"><span class="lineNum">     157</span>              : logic                               q_wr_none;</span>
<span id="L158"><span class="lineNum">     158</span>              : logic                               q_wr_full;</span>
<span id="L159"><span class="lineNum">     159</span>              : </span>
<span id="L160"><span class="lineNum">     160</span>              : // Write/read pointer registers</span>
<span id="L161"><span class="lineNum">     161</span>              : logic [SCR1_IFU_QUEUE_PTR_W-1:0]    q_rptr;</span>
<span id="L162"><span class="lineNum">     162</span>              : logic [SCR1_IFU_QUEUE_PTR_W-1:0]    q_rptr_next;</span>
<span id="L163"><span class="lineNum">     163</span>              : logic                               q_rptr_upd;</span>
<span id="L164"><span class="lineNum">     164</span>              : logic [SCR1_IFU_QUEUE_PTR_W-1:0]    q_wptr;</span>
<span id="L165"><span class="lineNum">     165</span>              : logic [SCR1_IFU_QUEUE_PTR_W-1:0]    q_wptr_next;</span>
<span id="L166"><span class="lineNum">     166</span>              : logic                               q_wptr_upd;</span>
<span id="L167"><span class="lineNum">     167</span>              : </span>
<span id="L168"><span class="lineNum">     168</span>              : // Instruction queue control signals</span>
<span id="L169"><span class="lineNum">     169</span>              : logic                               q_wr_en;</span>
<span id="L170"><span class="lineNum">     170</span>              : logic                               q_flush_req;</span>
<span id="L171"><span class="lineNum">     171</span>              : </span>
<span id="L172"><span class="lineNum">     172</span>              : // Queue data registers</span>
<span id="L173"><span class="lineNum">     173</span>              : logic [`SCR1_IMEM_DWIDTH/2-1:0]     q_data  [SCR1_IFU_Q_SIZE_HALF];</span>
<span id="L174"><span class="lineNum">     174</span>              : logic [`SCR1_IMEM_DWIDTH/2-1:0]     q_data_head;</span>
<span id="L175"><span class="lineNum">     175</span>              : logic [`SCR1_IMEM_DWIDTH/2-1:0]     q_data_next;</span>
<span id="L176"><span class="lineNum">     176</span>              : </span>
<span id="L177"><span class="lineNum">     177</span>              : // Queue error flags registers</span>
<span id="L178"><span class="lineNum">     178</span>              : logic                               q_err   [SCR1_IFU_Q_SIZE_HALF];</span>
<span id="L179"><span class="lineNum">     179</span>              : logic                               q_err_head;</span>
<span id="L180"><span class="lineNum">     180</span>              : logic                               q_err_next;</span>
<span id="L181"><span class="lineNum">     181</span>              : </span>
<span id="L182"><span class="lineNum">     182</span>              : // Instruction queue status signals</span>
<span id="L183"><span class="lineNum">     183</span>              : logic                               q_is_empty;</span>
<span id="L184"><span class="lineNum">     184</span>              : logic                               q_has_free_slots;</span>
<span id="L185"><span class="lineNum">     185</span>              : logic                               q_has_1_ocpd_hw;</span>
<span id="L186"><span class="lineNum">     186</span>              : logic                               q_head_is_rvc;</span>
<span id="L187"><span class="lineNum">     187</span>              : logic                               q_head_is_rvi;</span>
<span id="L188"><span class="lineNum">     188</span>              : logic [SCR1_IFU_Q_FREE_H_W-1:0]     q_ocpd_h;</span>
<span id="L189"><span class="lineNum">     189</span>              : logic [SCR1_IFU_Q_FREE_H_W-1:0]     q_free_h_next;</span>
<span id="L190"><span class="lineNum">     190</span>              : logic [SCR1_IFU_Q_FREE_W_W-1:0]     q_free_w_next;</span>
<span id="L191"><span class="lineNum">     191</span>              : </span>
<span id="L192"><span class="lineNum">     192</span>              : // IFU FSM signals</span>
<span id="L193"><span class="lineNum">     193</span>              : //------------------------------------------------------------------------------</span>
<span id="L194"><span class="lineNum">     194</span>              : </span>
<span id="L195"><span class="lineNum">     195</span>              : // IFU FSM control signals</span>
<span id="L196"><span class="lineNum">     196</span>              : logic                               ifu_fetch_req;</span>
<span id="L197"><span class="lineNum">     197</span>              : logic                               ifu_stop_req;</span>
<span id="L198"><span class="lineNum">     198</span>              : </span>
<span id="L199"><span class="lineNum">     199</span>              : type_scr1_ifu_fsm_e                 ifu_fsm_curr;</span>
<span id="L200"><span class="lineNum">     200</span>              : type_scr1_ifu_fsm_e                 ifu_fsm_next;</span>
<span id="L201"><span class="lineNum">     201</span>              : logic                               ifu_fsm_fetch;</span>
<span id="L202"><span class="lineNum">     202</span>              : </span>
<span id="L203"><span class="lineNum">     203</span>              : // IMEM signals</span>
<span id="L204"><span class="lineNum">     204</span>              : //------------------------------------------------------------------------------</span>
<span id="L205"><span class="lineNum">     205</span>              : </span>
<span id="L206"><span class="lineNum">     206</span>              : // IMEM response signals</span>
<span id="L207"><span class="lineNum">     207</span>              : logic                               imem_resp_ok;</span>
<span id="L208"><span class="lineNum">     208</span>              : logic                               imem_resp_er;</span>
<span id="L209"><span class="lineNum">     209</span>              : logic                               imem_resp_er_discard_pnd;</span>
<span id="L210"><span class="lineNum">     210</span>              : logic                               imem_resp_discard_req;</span>
<span id="L211"><span class="lineNum">     211</span>              : logic                               imem_resp_received;</span>
<span id="L212"><span class="lineNum">     212</span>              : logic                               imem_resp_vd;</span>
<span id="L213"><span class="lineNum">     213</span>              : logic                               imem_handshake_done;</span>
<span id="L214"><span class="lineNum">     214</span>              : </span>
<span id="L215"><span class="lineNum">     215</span>              : logic [15:0]                        imem_rdata_lo;</span>
<span id="L216"><span class="lineNum">     216</span>              : logic [31:16]                       imem_rdata_hi;</span>
<span id="L217"><span class="lineNum">     217</span>              : </span>
<span id="L218"><span class="lineNum">     218</span>              : // IMEM address signals</span>
<span id="L219"><span class="lineNum">     219</span>              : logic                               imem_addr_upd;</span>
<span id="L220"><span class="lineNum">     220</span>              : logic [`SCR1_XLEN-1:2]              imem_addr_ff;</span>
<span id="L221"><span class="lineNum">     221</span>              : logic [`SCR1_XLEN-1:2]              imem_addr_next;</span>
<span id="L222"><span class="lineNum">     222</span>              : </span>
<span id="L223"><span class="lineNum">     223</span>              : // IMEM pending transactions counter</span>
<span id="L224"><span class="lineNum">     224</span>              : logic                               imem_pnd_txns_cnt_upd;</span>
<span id="L225"><span class="lineNum">     225</span>              : logic [SCR1_TXN_CNT_W-1:0]          imem_pnd_txns_cnt;</span>
<span id="L226"><span class="lineNum">     226</span>              : logic [SCR1_TXN_CNT_W-1:0]          imem_pnd_txns_cnt_next;</span>
<span id="L227"><span class="lineNum">     227</span>              : logic [SCR1_TXN_CNT_W-1:0]          imem_vd_pnd_txns_cnt;</span>
<span id="L228"><span class="lineNum">     228</span>              : logic                               imem_pnd_txns_q_full;</span>
<span id="L229"><span class="lineNum">     229</span>              : </span>
<span id="L230"><span class="lineNum">     230</span>              : // IMEM responses discard counter</span>
<span id="L231"><span class="lineNum">     231</span>              : logic                               imem_resp_discard_cnt_upd;</span>
<span id="L232"><span class="lineNum">     232</span>              : logic [SCR1_TXN_CNT_W-1:0]          imem_resp_discard_cnt;</span>
<span id="L233"><span class="lineNum">     233</span>              : logic [SCR1_TXN_CNT_W-1:0]          imem_resp_discard_cnt_next;</span>
<span id="L234"><span class="lineNum">     234</span>              : </span>
<span id="L235"><span class="lineNum">     235</span>              : `ifdef SCR1_NEW_PC_REG</span>
<span id="L236"><span class="lineNum">     236</span>              : logic                               new_pc_req_ff;</span>
<span id="L237"><span class="lineNum">     237</span>              : `endif // SCR1_NEW_PC_REG</span>
<span id="L238"><span class="lineNum">     238</span>              : </span>
<span id="L239"><span class="lineNum">     239</span>              : // Instruction bypass signals</span>
<span id="L240"><span class="lineNum">     240</span>              : `ifdef SCR1_NO_DEC_STAGE</span>
<span id="L241"><span class="lineNum">     241</span>              : type_scr1_bypass_e                  instr_bypass_type;</span>
<span id="L242"><span class="lineNum">     242</span>              : logic                               instr_bypass_vd;</span>
<span id="L243"><span class="lineNum">     243</span>              : `endif // SCR1_NO_DEC_STAGE</span>
<span id="L244"><span class="lineNum">     244</span>              : </span>
<span id="L245"><span class="lineNum">     245</span>              : //------------------------------------------------------------------------------</span>
<span id="L246"><span class="lineNum">     246</span>              : // Instruction queue</span>
<span id="L247"><span class="lineNum">     247</span>              : //------------------------------------------------------------------------------</span>
<span id="L248"><span class="lineNum">     248</span>              : //</span>
<span id="L249"><span class="lineNum">     249</span>              :  // Instruction queue consists of the following functional units:</span>
<span id="L250"><span class="lineNum">     250</span>              :  // - New PC unaligned flag register</span>
<span id="L251"><span class="lineNum">     251</span>              :  // - Instruction type decoder, including register to store if the previous</span>
<span id="L252"><span class="lineNum">     252</span>              :  //   IMEM instruction had low part of RVI instruction in its high part</span>
<span id="L253"><span class="lineNum">     253</span>              :  // - Read/write size decoders</span>
<span id="L254"><span class="lineNum">     254</span>              :  // - Read/write pointer registers</span>
<span id="L255"><span class="lineNum">     255</span>              :  // - Data and error flag registers</span>
<span id="L256"><span class="lineNum">     256</span>              :  // - Status logic</span>
<span id="L257"><span class="lineNum">     257</span>              : //</span>
<span id="L258"><span class="lineNum">     258</span>              : </span>
<span id="L259"><span class="lineNum">     259</span>              : // New PC unaligned flag register</span>
<span id="L260"><span class="lineNum">     260</span>              : //------------------------------------------------------------------------------</span>
<span id="L261"><span class="lineNum">     261</span>              : </span>
<span id="L262"><span class="lineNum">     262</span>              : assign new_pc_unaligned_upd = exu2ifu_pc_new_req_i | imem_resp_vd;</span>
<span id="L263"><span class="lineNum">     263</span>              : </span>
<span id="L264"><span class="lineNum">     264</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L265"><span class="lineNum">     265</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L266"><span class="lineNum">     266</span> <span class="tlaGNC">        1793 :         new_pc_unaligned_ff &lt;= 1'b0;</span></span>
<span id="L267"><span class="lineNum">     267</span> <span class="tlaGNC">      505132 :     end else if (new_pc_unaligned_upd) begin</span></span>
<span id="L268"><span class="lineNum">     268</span> <span class="tlaGNC">      777571 :         new_pc_unaligned_ff &lt;= new_pc_unaligned_next;</span></span>
<span id="L269"><span class="lineNum">     269</span>              :     end</span>
<span id="L270"><span class="lineNum">     270</span>              : end</span>
<span id="L271"><span class="lineNum">     271</span>              : </span>
<span id="L272"><span class="lineNum">     272</span>              : assign new_pc_unaligned_next = exu2ifu_pc_new_req_i ? exu2ifu_pc_new_i[1]</span>
<span id="L273"><span class="lineNum">     273</span>              :                              : ~imem_resp_vd        ? new_pc_unaligned_ff</span>
<span id="L274"><span class="lineNum">     274</span>              :                                                     : 1'b0;</span>
<span id="L275"><span class="lineNum">     275</span>              : </span>
<span id="L276"><span class="lineNum">     276</span>              : // Instruction type decoder</span>
<span id="L277"><span class="lineNum">     277</span>              : //------------------------------------------------------------------------------</span>
<span id="L278"><span class="lineNum">     278</span>              : </span>
<span id="L279"><span class="lineNum">     279</span>              : assign instr_hi_is_rvi = &amp;imem2ifu_rdata_i[17:16];</span>
<span id="L280"><span class="lineNum">     280</span>              : assign instr_lo_is_rvi = &amp;imem2ifu_rdata_i[1:0];</span>
<span id="L281"><span class="lineNum">     281</span>              : </span>
<span id="L282"><span class="lineNum">     282</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L283"><span class="lineNum">     283</span> <span class="tlaGNC">           1 :     instr_type = SCR1_IFU_INSTR_NONE;</span></span>
<span id="L284"><span class="lineNum">     284</span>              : </span>
<span id="L285"><span class="lineNum">     285</span> <span class="tlaGNC">      520234 :     if (imem_resp_ok &amp; ~imem_resp_discard_req) begin</span></span>
<span id="L286"><span class="lineNum">     286</span> <span class="tlaGNC">       66270 :         if (new_pc_unaligned_ff) begin</span></span>
<span id="L287"><span class="lineNum">     287</span> <span class="tlaGNC">       33135 :             instr_type = instr_hi_is_rvi ? SCR1_IFU_INSTR_RVI_LO_NV</span></span>
<span id="L288"><span class="lineNum">     288</span> <span class="tlaGNC">       33135 :                                          : SCR1_IFU_INSTR_RVC_NV;</span></span>
<span id="L289"><span class="lineNum">     289</span> <span class="tlaGNC">      731351 :         end else begin // ~new_pc_unaligned_ff</span></span>
<span id="L290"><span class="lineNum">     290</span> <span class="tlaGNC">      423212 :             if (instr_hi_rvi_lo_ff) begin</span></span>
<span id="L291"><span class="lineNum">     291</span> <span class="tlaGNC">      211606 :                 instr_type = instr_hi_is_rvi ? SCR1_IFU_INSTR_RVI_LO_RVI_HI</span></span>
<span id="L292"><span class="lineNum">     292</span> <span class="tlaGNC">      211606 :                                              : SCR1_IFU_INSTR_RVC_RVI_HI;</span></span>
<span id="L293"><span class="lineNum">     293</span> <span class="tlaGNC">      519745 :             end else begin // SCR1_OTHER</span></span>
<span id="L294"><span class="lineNum">     294</span> <span class="tlaGNC">      519745 :                 case ({instr_hi_is_rvi, instr_lo_is_rvi})</span></span>
<span id="L295"><span class="lineNum">     295</span> <span class="tlaGNC">      142556 :                     2'b00   : instr_type   = SCR1_IFU_INSTR_RVC_RVC;</span></span>
<span id="L296"><span class="lineNum">     296</span> <span class="tlaGNC">      133680 :                     2'b10   : instr_type   = SCR1_IFU_INSTR_RVI_LO_RVC;</span></span>
<span id="L297"><span class="lineNum">     297</span> <span class="tlaGNC">      763254 :                     default : instr_type   = SCR1_IFU_INSTR_RVI_HI_RVI_LO;</span></span>
<span id="L298"><span class="lineNum">     298</span>              :                 endcase</span>
<span id="L299"><span class="lineNum">     299</span>              :             end</span>
<span id="L300"><span class="lineNum">     300</span>              :         end</span>
<span id="L301"><span class="lineNum">     301</span>              :     end</span>
<span id="L302"><span class="lineNum">     302</span>              : end</span>
<span id="L303"><span class="lineNum">     303</span>              : </span>
<span id="L304"><span class="lineNum">     304</span>              : // Register to store if the previous IMEM instruction had low part of RVI</span>
<span id="L305"><span class="lineNum">     305</span>              : // instruction in its high part</span>
<span id="L306"><span class="lineNum">     306</span>              : //------------------------------------------------------------------------------</span>
<span id="L307"><span class="lineNum">     307</span>              : </span>
<span id="L308"><span class="lineNum">     308</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L309"><span class="lineNum">     309</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L310"><span class="lineNum">     310</span> <span class="tlaGNC">        1793 :         instr_hi_rvi_lo_ff &lt;= 1'b0;</span></span>
<span id="L311"><span class="lineNum">     311</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L312"><span class="lineNum">     312</span> <span class="tlaGNC">      156790 :         if (exu2ifu_pc_new_req_i) begin</span></span>
<span id="L313"><span class="lineNum">     313</span> <span class="tlaGNC">       78395 :             instr_hi_rvi_lo_ff &lt;= 1'b0;</span></span>
<span id="L314"><span class="lineNum">     314</span> <span class="tlaGNC">      505132 :         end else if (imem_resp_vd) begin</span></span>
<span id="L315"><span class="lineNum">     315</span> <span class="tlaGNC">      699176 :             instr_hi_rvi_lo_ff &lt;= instr_hi_rvi_lo_next;</span></span>
<span id="L316"><span class="lineNum">     316</span>              :         end</span>
<span id="L317"><span class="lineNum">     317</span>              :     end</span>
<span id="L318"><span class="lineNum">     318</span>              : end</span>
<span id="L319"><span class="lineNum">     319</span>              : </span>
<span id="L320"><span class="lineNum">     320</span>              : assign instr_hi_rvi_lo_next = (instr_type == SCR1_IFU_INSTR_RVI_LO_NV)</span>
<span id="L321"><span class="lineNum">     321</span>              :                             | (instr_type == SCR1_IFU_INSTR_RVI_LO_RVI_HI)</span>
<span id="L322"><span class="lineNum">     322</span>              :                             | (instr_type == SCR1_IFU_INSTR_RVI_LO_RVC);</span>
<span id="L323"><span class="lineNum">     323</span>              : </span>
<span id="L324"><span class="lineNum">     324</span>              : // Queue write/read size decoders</span>
<span id="L325"><span class="lineNum">     325</span>              : //------------------------------------------------------------------------------</span>
<span id="L326"><span class="lineNum">     326</span>              : </span>
<span id="L327"><span class="lineNum">     327</span>              : // Queue read size decoder</span>
<span id="L328"><span class="lineNum">     328</span>              : assign q_rd_vd    = ~q_is_empty &amp; ifu2idu_vd_o &amp; idu2ifu_rdy_i;</span>
<span id="L329"><span class="lineNum">     329</span>              : assign q_rd_hword = q_head_is_rvc | q_err_head</span>
<span id="L330"><span class="lineNum">     330</span>              : `ifdef SCR1_NO_DEC_STAGE</span>
<span id="L331"><span class="lineNum">     331</span>              :                   | (q_head_is_rvi &amp; instr_bypass_vd)</span>
<span id="L332"><span class="lineNum">     332</span>              : `endif // SCR1_NO_DEC_STAGE</span>
<span id="L333"><span class="lineNum">     333</span>              :                   ;</span>
<span id="L334"><span class="lineNum">     334</span>              : assign q_rd_size  = ~q_rd_vd   ? SCR1_IFU_QUEUE_RD_NONE</span>
<span id="L335"><span class="lineNum">     335</span>              :                   : q_rd_hword ? SCR1_IFU_QUEUE_RD_HWORD</span>
<span id="L336"><span class="lineNum">     336</span>              :                                : SCR1_IFU_QUEUE_RD_WORD;</span>
<span id="L337"><span class="lineNum">     337</span>              : assign q_rd_none  = (q_rd_size == SCR1_IFU_QUEUE_RD_NONE);</span>
<span id="L338"><span class="lineNum">     338</span>              : </span>
<span id="L339"><span class="lineNum">     339</span>              : // Queue write size decoder</span>
<span id="L340"><span class="lineNum">     340</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L341"><span class="lineNum">     341</span> <span class="tlaGNC">           1 :     q_wr_size = SCR1_IFU_QUEUE_WR_NONE;</span></span>
<span id="L342"><span class="lineNum">     342</span> <span class="tlaUNC tlaBgUNC">           0 :     if (~imem_resp_discard_req) begin</span></span>
<span id="L343"><span class="lineNum">     343</span> <span class="tlaGNC tlaBgGNC">     1528972 :         if (imem_resp_ok) begin</span></span>
<span id="L344"><span class="lineNum">     344</span>              : `ifdef SCR1_NO_DEC_STAGE</span>
<span id="L345"><span class="lineNum">     345</span>              :             case (instr_type)</span>
<span id="L346"><span class="lineNum">     346</span>              :                 SCR1_IFU_INSTR_NONE         : q_wr_size = SCR1_IFU_QUEUE_WR_NONE;</span>
<span id="L347"><span class="lineNum">     347</span>              :                 SCR1_IFU_INSTR_RVI_LO_NV    : q_wr_size = SCR1_IFU_QUEUE_WR_HI;</span>
<span id="L348"><span class="lineNum">     348</span>              :                 SCR1_IFU_INSTR_RVC_NV       : q_wr_size = (instr_bypass_vd &amp; idu2ifu_rdy_i)</span>
<span id="L349"><span class="lineNum">     349</span>              :                                                         ? SCR1_IFU_QUEUE_WR_NONE</span>
<span id="L350"><span class="lineNum">     350</span>              :                                                         : SCR1_IFU_QUEUE_WR_HI;</span>
<span id="L351"><span class="lineNum">     351</span>              :                 SCR1_IFU_INSTR_RVI_HI_RVI_LO: q_wr_size = (instr_bypass_vd &amp; idu2ifu_rdy_i)</span>
<span id="L352"><span class="lineNum">     352</span>              :                                                         ? SCR1_IFU_QUEUE_WR_NONE</span>
<span id="L353"><span class="lineNum">     353</span>              :                                                         : SCR1_IFU_QUEUE_WR_FULL;</span>
<span id="L354"><span class="lineNum">     354</span>              :                 SCR1_IFU_INSTR_RVC_RVC,</span>
<span id="L355"><span class="lineNum">     355</span>              :                 SCR1_IFU_INSTR_RVI_LO_RVC,</span>
<span id="L356"><span class="lineNum">     356</span>              :                 SCR1_IFU_INSTR_RVC_RVI_HI,</span>
<span id="L357"><span class="lineNum">     357</span>              :                 SCR1_IFU_INSTR_RVI_LO_RVI_HI: q_wr_size = (instr_bypass_vd &amp; idu2ifu_rdy_i)</span>
<span id="L358"><span class="lineNum">     358</span>              :                                                         ? SCR1_IFU_QUEUE_WR_HI</span>
<span id="L359"><span class="lineNum">     359</span>              :                                                         : SCR1_IFU_QUEUE_WR_FULL;</span>
<span id="L360"><span class="lineNum">     360</span>              :             endcase // instr_type</span>
<span id="L361"><span class="lineNum">     361</span>              : `else // SCR1_NO_DEC_STAGE</span>
<span id="L362"><span class="lineNum">     362</span> <span class="tlaGNC">      764486 :             case (instr_type)</span></span>
<span id="L363"><span class="lineNum">     363</span> <span class="tlaUNC tlaBgUNC">           0 :                 SCR1_IFU_INSTR_NONE         : q_wr_size = SCR1_IFU_QUEUE_WR_NONE;</span></span>
<span id="L364"><span class="lineNum">     364</span>              :                 SCR1_IFU_INSTR_RVC_NV,</span>
<span id="L365"><span class="lineNum">     365</span> <span class="tlaGNC tlaBgGNC">       66270 :                 SCR1_IFU_INSTR_RVI_LO_NV    : q_wr_size = SCR1_IFU_QUEUE_WR_HI;</span></span>
<span id="L366"><span class="lineNum">     366</span> <span class="tlaGNC">     1462702 :                 default                     : q_wr_size = SCR1_IFU_QUEUE_WR_FULL;</span></span>
<span id="L367"><span class="lineNum">     367</span>              :             endcase // instr_type</span>
<span id="L368"><span class="lineNum">     368</span>              : `endif // SCR1_NO_DEC_STAGE</span>
<span id="L369"><span class="lineNum">     369</span> <span class="tlaUNC tlaBgUNC">           0 :         end else if (imem_resp_er) begin</span></span>
<span id="L370"><span class="lineNum">     370</span> <span class="tlaUNC">           0 :             q_wr_size = SCR1_IFU_QUEUE_WR_FULL;</span></span>
<span id="L371"><span class="lineNum">     371</span>              :         end // imem_resp_er</span>
<span id="L372"><span class="lineNum">     372</span>              :     end // ~imem_resp_discard_req</span>
<span id="L373"><span class="lineNum">     373</span>              : end</span>
<span id="L374"><span class="lineNum">     374</span>              : </span>
<span id="L375"><span class="lineNum">     375</span>              : assign q_wr_none   = (q_wr_size == SCR1_IFU_QUEUE_WR_NONE);</span>
<span id="L376"><span class="lineNum">     376</span>              : assign q_wr_full   = (q_wr_size == SCR1_IFU_QUEUE_WR_FULL);</span>
<span id="L377"><span class="lineNum">     377</span>              : </span>
<span id="L378"><span class="lineNum">     378</span>              : // Write/read pointer registers</span>
<span id="L379"><span class="lineNum">     379</span>              : //------------------------------------------------------------------------------</span>
<span id="L380"><span class="lineNum">     380</span>              : </span>
<span id="L381"><span class="lineNum">     381</span>              : assign q_flush_req = exu2ifu_pc_new_req_i | pipe2ifu_stop_fetch_i;</span>
<span id="L382"><span class="lineNum">     382</span>              : </span>
<span id="L383"><span class="lineNum">     383</span>              : // Queue write pointer register</span>
<span id="L384"><span class="lineNum">     384</span>              : assign q_wptr_upd  = q_flush_req | ~q_wr_none;</span>
<span id="L385"><span class="lineNum">     385</span>              : </span>
<span id="L386"><span class="lineNum">     386</span> <span class="tlaGNC tlaBgGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L387"><span class="lineNum">     387</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L388"><span class="lineNum">     388</span> <span class="tlaGNC">        1793 :         q_wptr &lt;= '0;</span></span>
<span id="L389"><span class="lineNum">     389</span> <span class="tlaGNC">      505132 :     end else if (q_wptr_upd) begin</span></span>
<span id="L390"><span class="lineNum">     390</span> <span class="tlaGNC">      777571 :         q_wptr &lt;= q_wptr_next;</span></span>
<span id="L391"><span class="lineNum">     391</span>              :     end</span>
<span id="L392"><span class="lineNum">     392</span>              : end</span>
<span id="L393"><span class="lineNum">     393</span>              : </span>
<span id="L394"><span class="lineNum">     394</span>              : assign q_wptr_next = q_flush_req ? '0</span>
<span id="L395"><span class="lineNum">     395</span>              :                    : ~q_wr_none  ? q_wptr + (q_wr_full ? SCR1_IFU_QUEUE_PTR_W'('b010) : SCR1_IFU_QUEUE_PTR_W'('b001))</span>
<span id="L396"><span class="lineNum">     396</span>              :                                  : q_wptr;</span>
<span id="L397"><span class="lineNum">     397</span>              : </span>
<span id="L398"><span class="lineNum">     398</span>              : // Queue read pointer register</span>
<span id="L399"><span class="lineNum">     399</span>              : assign q_rptr_upd  = q_flush_req | ~q_rd_none;</span>
<span id="L400"><span class="lineNum">     400</span>              : </span>
<span id="L401"><span class="lineNum">     401</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L402"><span class="lineNum">     402</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L403"><span class="lineNum">     403</span> <span class="tlaGNC">        1793 :         q_rptr &lt;= '0;</span></span>
<span id="L404"><span class="lineNum">     404</span> <span class="tlaGNC">      483007 :     end else if (q_rptr_upd) begin</span></span>
<span id="L405"><span class="lineNum">     405</span> <span class="tlaGNC">      799696 :         q_rptr &lt;= q_rptr_next;</span></span>
<span id="L406"><span class="lineNum">     406</span>              :     end</span>
<span id="L407"><span class="lineNum">     407</span>              : end</span>
<span id="L408"><span class="lineNum">     408</span>              : </span>
<span id="L409"><span class="lineNum">     409</span>              : assign q_rptr_next = q_flush_req ? '0</span>
<span id="L410"><span class="lineNum">     410</span>              :                    : ~q_rd_none  ? q_rptr + (q_rd_hword ? SCR1_IFU_QUEUE_PTR_W'('b001) : SCR1_IFU_QUEUE_PTR_W'('b010))</span>
<span id="L411"><span class="lineNum">     411</span>              :                                  : q_rptr;</span>
<span id="L412"><span class="lineNum">     412</span>              : </span>
<span id="L413"><span class="lineNum">     413</span>              : // Queue data and error flag registers</span>
<span id="L414"><span class="lineNum">     414</span>              : //------------------------------------------------------------------------------</span>
<span id="L415"><span class="lineNum">     415</span>              : </span>
<span id="L416"><span class="lineNum">     416</span>              : assign imem_rdata_hi = imem2ifu_rdata_i[31:16];</span>
<span id="L417"><span class="lineNum">     417</span>              : assign imem_rdata_lo = imem2ifu_rdata_i[15:0];</span>
<span id="L418"><span class="lineNum">     418</span>              : </span>
<span id="L419"><span class="lineNum">     419</span>              : assign q_wr_en = imem_resp_vd &amp; ~q_flush_req;</span>
<span id="L420"><span class="lineNum">     420</span>              : </span>
<span id="L421"><span class="lineNum">     421</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L422"><span class="lineNum">     422</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L423"><span class="lineNum">     423</span> <span class="tlaGNC">        1793 :         q_data  &lt;= '{SCR1_IFU_Q_SIZE_HALF{'0}};</span></span>
<span id="L424"><span class="lineNum">     424</span> <span class="tlaGNC">        1793 :         q_err   &lt;= '{SCR1_IFU_Q_SIZE_HALF{1'b0}};</span></span>
<span id="L425"><span class="lineNum">     425</span> <span class="tlaGNC">      583528 :     end else if (q_wr_en) begin</span></span>
<span id="L426"><span class="lineNum">     426</span> <span class="tlaGNC">      699175 :         case (q_wr_size)</span></span>
<span id="L427"><span class="lineNum">     427</span> <span class="tlaGNC">       66270 :             SCR1_IFU_QUEUE_WR_HI    : begin</span></span>
<span id="L428"><span class="lineNum">     428</span> <span class="tlaGNC">       33135 :                 q_data[SCR1_IFU_QUEUE_ADR_W'(q_wptr)]         &lt;= imem_rdata_hi;</span></span>
<span id="L429"><span class="lineNum">     429</span> <span class="tlaGNC">       33135 :                 q_err [SCR1_IFU_QUEUE_ADR_W'(q_wptr)]         &lt;= imem_resp_er;</span></span>
<span id="L430"><span class="lineNum">     430</span>              :             end</span>
<span id="L431"><span class="lineNum">     431</span> <span class="tlaGNC">     1332080 :             SCR1_IFU_QUEUE_WR_FULL  : begin</span></span>
<span id="L432"><span class="lineNum">     432</span> <span class="tlaGNC">      666040 :                 q_data[SCR1_IFU_QUEUE_ADR_W'(q_wptr)]         &lt;= imem_rdata_lo;</span></span>
<span id="L433"><span class="lineNum">     433</span> <span class="tlaGNC">      666040 :                 q_err [SCR1_IFU_QUEUE_ADR_W'(q_wptr)]         &lt;= imem_resp_er;</span></span>
<span id="L434"><span class="lineNum">     434</span> <span class="tlaGNC">      666040 :                 q_data[SCR1_IFU_QUEUE_ADR_W'(q_wptr + 1'b1)]  &lt;= imem_rdata_hi;</span></span>
<span id="L435"><span class="lineNum">     435</span> <span class="tlaGNC">      666040 :                 q_err [SCR1_IFU_QUEUE_ADR_W'(q_wptr + 1'b1)]  &lt;= imem_resp_er;</span></span>
<span id="L436"><span class="lineNum">     436</span>              :             end</span>
<span id="L437"><span class="lineNum">     437</span>              :         endcase</span>
<span id="L438"><span class="lineNum">     438</span>              :     end</span>
<span id="L439"><span class="lineNum">     439</span>              : end</span>
<span id="L440"><span class="lineNum">     440</span>              : </span>
<span id="L441"><span class="lineNum">     441</span>              : assign q_data_head = q_data [SCR1_IFU_QUEUE_ADR_W'(q_rptr)];</span>
<span id="L442"><span class="lineNum">     442</span>              : assign q_data_next = q_data [SCR1_IFU_QUEUE_ADR_W'(q_rptr + 1'b1)];</span>
<span id="L443"><span class="lineNum">     443</span>              : assign q_err_head  = q_err  [SCR1_IFU_QUEUE_ADR_W'(q_rptr)];</span>
<span id="L444"><span class="lineNum">     444</span>              : assign q_err_next  = q_err  [SCR1_IFU_QUEUE_ADR_W'(q_rptr + 1'b1)];</span>
<span id="L445"><span class="lineNum">     445</span>              : </span>
<span id="L446"><span class="lineNum">     446</span>              : // Queue status logic</span>
<span id="L447"><span class="lineNum">     447</span>              : //------------------------------------------------------------------------------</span>
<span id="L448"><span class="lineNum">     448</span>              : </span>
<span id="L449"><span class="lineNum">     449</span>              : assign q_ocpd_h         = SCR1_IFU_Q_FREE_H_W'(q_wptr - q_rptr);</span>
<span id="L450"><span class="lineNum">     450</span>              : assign q_free_h_next    = SCR1_IFU_Q_FREE_H_W'(SCR1_IFU_Q_SIZE_HALF - (q_wptr - q_rptr_next));</span>
<span id="L451"><span class="lineNum">     451</span>              : assign q_free_w_next    = SCR1_IFU_Q_FREE_W_W'(q_free_h_next &gt;&gt; 1'b1);</span>
<span id="L452"><span class="lineNum">     452</span>              : </span>
<span id="L453"><span class="lineNum">     453</span>              : assign q_is_empty       = (q_rptr == q_wptr);</span>
<span id="L454"><span class="lineNum">     454</span>              : assign q_has_free_slots = (SCR1_TXN_CNT_W'(q_free_w_next) &gt; imem_vd_pnd_txns_cnt);</span>
<span id="L455"><span class="lineNum">     455</span>              : assign q_has_1_ocpd_hw  = (q_ocpd_h == SCR1_IFU_Q_FREE_H_W'(1));</span>
<span id="L456"><span class="lineNum">     456</span>              : </span>
<span id="L457"><span class="lineNum">     457</span>              : assign q_head_is_rvi    = &amp;(q_data_head[1:0]);</span>
<span id="L458"><span class="lineNum">     458</span>              : assign q_head_is_rvc    = ~q_head_is_rvi;</span>
<span id="L459"><span class="lineNum">     459</span>              : </span>
<span id="L460"><span class="lineNum">     460</span>              : //------------------------------------------------------------------------------</span>
<span id="L461"><span class="lineNum">     461</span>              : // IFU FSM</span>
<span id="L462"><span class="lineNum">     462</span>              : //------------------------------------------------------------------------------</span>
<span id="L463"><span class="lineNum">     463</span>              : </span>
<span id="L464"><span class="lineNum">     464</span>              : // IFU FSM control signals</span>
<span id="L465"><span class="lineNum">     465</span>              : assign ifu_fetch_req = exu2ifu_pc_new_req_i &amp; ~pipe2ifu_stop_fetch_i;</span>
<span id="L466"><span class="lineNum">     466</span>              : assign ifu_stop_req  = pipe2ifu_stop_fetch_i</span>
<span id="L467"><span class="lineNum">     467</span>              :                      | (imem_resp_er_discard_pnd &amp; ~exu2ifu_pc_new_req_i);</span>
<span id="L468"><span class="lineNum">     468</span>              : </span>
<span id="L469"><span class="lineNum">     469</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L470"><span class="lineNum">     470</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L471"><span class="lineNum">     471</span> <span class="tlaGNC">        1793 :         ifu_fsm_curr &lt;= SCR1_IFU_FSM_IDLE;</span></span>
<span id="L472"><span class="lineNum">     472</span> <span class="tlaGNC">     1282703 :     end else begin</span></span>
<span id="L473"><span class="lineNum">     473</span> <span class="tlaGNC">     1282703 :         ifu_fsm_curr &lt;= ifu_fsm_next;</span></span>
<span id="L474"><span class="lineNum">     474</span>              :     end</span>
<span id="L475"><span class="lineNum">     475</span>              : end</span>
<span id="L476"><span class="lineNum">     476</span>              : </span>
<span id="L477"><span class="lineNum">     477</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L478"><span class="lineNum">     478</span> <span class="tlaGNC">           1 :     case (ifu_fsm_curr)</span></span>
<span id="L479"><span class="lineNum">     479</span> <span class="tlaGNC">        5422 :         SCR1_IFU_FSM_IDLE   : begin</span></span>
<span id="L480"><span class="lineNum">     480</span> <span class="tlaGNC">        2711 :             ifu_fsm_next = ifu_fetch_req ? SCR1_IFU_FSM_FETCH</span></span>
<span id="L481"><span class="lineNum">     481</span> <span class="tlaGNC">        2711 :                                          : SCR1_IFU_FSM_IDLE;</span></span>
<span id="L482"><span class="lineNum">     482</span>              :         end</span>
<span id="L483"><span class="lineNum">     483</span> <span class="tlaGNC">     2563572 :         SCR1_IFU_FSM_FETCH  : begin</span></span>
<span id="L484"><span class="lineNum">     484</span> <span class="tlaGNC">     1281786 :             ifu_fsm_next = ifu_stop_req  ? SCR1_IFU_FSM_IDLE</span></span>
<span id="L485"><span class="lineNum">     485</span> <span class="tlaGNC">     1281786 :                                          : SCR1_IFU_FSM_FETCH;</span></span>
<span id="L486"><span class="lineNum">     486</span>              :         end</span>
<span id="L487"><span class="lineNum">     487</span>              :     endcase</span>
<span id="L488"><span class="lineNum">     488</span>              : end</span>
<span id="L489"><span class="lineNum">     489</span>              : </span>
<span id="L490"><span class="lineNum">     490</span>              : assign ifu_fsm_fetch = (ifu_fsm_curr == SCR1_IFU_FSM_FETCH);</span>
<span id="L491"><span class="lineNum">     491</span>              : </span>
<span id="L492"><span class="lineNum">     492</span>              : //------------------------------------------------------------------------------</span>
<span id="L493"><span class="lineNum">     493</span>              : // IFU &lt;-&gt; IMEM interface</span>
<span id="L494"><span class="lineNum">     494</span>              : //------------------------------------------------------------------------------</span>
<span id="L495"><span class="lineNum">     495</span>              : //</span>
<span id="L496"><span class="lineNum">     496</span>              :  // IFU &lt;-&gt; IMEM interface consists of the following functional units:</span>
<span id="L497"><span class="lineNum">     497</span>              :  // - IMEM response logic</span>
<span id="L498"><span class="lineNum">     498</span>              :  // - IMEM address register</span>
<span id="L499"><span class="lineNum">     499</span>              :  // - Pending IMEM transactions counter</span>
<span id="L500"><span class="lineNum">     500</span>              :  // - IMEM discard responses counter</span>
<span id="L501"><span class="lineNum">     501</span>              :  // - IFU &lt;-&gt; IMEM interface output signals</span>
<span id="L502"><span class="lineNum">     502</span>              : //</span>
<span id="L503"><span class="lineNum">     503</span>              : </span>
<span id="L504"><span class="lineNum">     504</span>              : // IMEM response logic</span>
<span id="L505"><span class="lineNum">     505</span>              : //------------------------------------------------------------------------------</span>
<span id="L506"><span class="lineNum">     506</span>              : </span>
<span id="L507"><span class="lineNum">     507</span>              : assign imem_resp_er             = (imem2ifu_resp_i == SCR1_MEM_RESP_RDY_ER);</span>
<span id="L508"><span class="lineNum">     508</span>              : assign imem_resp_ok             = (imem2ifu_resp_i == SCR1_MEM_RESP_RDY_OK);</span>
<span id="L509"><span class="lineNum">     509</span>              : assign imem_resp_received       = imem_resp_ok | imem_resp_er;</span>
<span id="L510"><span class="lineNum">     510</span>              : assign imem_resp_vd             = imem_resp_received &amp; ~imem_resp_discard_req;</span>
<span id="L511"><span class="lineNum">     511</span>              : assign imem_resp_er_discard_pnd = imem_resp_er &amp; ~imem_resp_discard_req;</span>
<span id="L512"><span class="lineNum">     512</span>              : </span>
<span id="L513"><span class="lineNum">     513</span>              : assign imem_handshake_done = ifu2imem_req_o &amp; imem2ifu_req_ack_i;</span>
<span id="L514"><span class="lineNum">     514</span>              : </span>
<span id="L515"><span class="lineNum">     515</span>              : // IMEM address register</span>
<span id="L516"><span class="lineNum">     516</span>              : //------------------------------------------------------------------------------</span>
<span id="L517"><span class="lineNum">     517</span>              : </span>
<span id="L518"><span class="lineNum">     518</span>              : assign imem_addr_upd = imem_handshake_done | exu2ifu_pc_new_req_i;</span>
<span id="L519"><span class="lineNum">     519</span>              : </span>
<span id="L520"><span class="lineNum">     520</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L521"><span class="lineNum">     521</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L522"><span class="lineNum">     522</span> <span class="tlaGNC">        1793 :         imem_addr_ff &lt;= '0;</span></span>
<span id="L523"><span class="lineNum">     523</span> <span class="tlaGNC">      518440 :     end else if (imem_addr_upd) begin</span></span>
<span id="L524"><span class="lineNum">     524</span> <span class="tlaGNC">      764263 :         imem_addr_ff &lt;= imem_addr_next;</span></span>
<span id="L525"><span class="lineNum">     525</span>              :     end</span>
<span id="L526"><span class="lineNum">     526</span>              : end</span>
<span id="L527"><span class="lineNum">     527</span>              : </span>
<span id="L528"><span class="lineNum">     528</span>              : `ifndef SCR1_NEW_PC_REG</span>
<span id="L529"><span class="lineNum">     529</span>              : assign imem_addr_next = exu2ifu_pc_new_req_i ? exu2ifu_pc_new_i[`SCR1_XLEN-1:2]                 + imem_handshake_done</span>
<span id="L530"><span class="lineNum">     530</span>              :                       : &amp;imem_addr_ff[5:2]   ? imem_addr_ff                                     + imem_handshake_done</span>
<span id="L531"><span class="lineNum">     531</span>              :                                              : {imem_addr_ff[`SCR1_XLEN-1:6], imem_addr_ff[5:2] + imem_handshake_done};</span>
<span id="L532"><span class="lineNum">     532</span>              : `else // SCR1_NEW_PC_REG</span>
<span id="L533"><span class="lineNum">     533</span>              : assign imem_addr_next = exu2ifu_pc_new_req_i ? exu2ifu_pc_new_i[`SCR1_XLEN-1:2]</span>
<span id="L534"><span class="lineNum">     534</span>              :                       : &amp;imem_addr_ff[5:2]   ? imem_addr_ff                                     + imem_handshake_done</span>
<span id="L535"><span class="lineNum">     535</span>              :                                              : {imem_addr_ff[`SCR1_XLEN-1:6], imem_addr_ff[5:2] + imem_handshake_done};</span>
<span id="L536"><span class="lineNum">     536</span>              : `endif // SCR1_NEW_PC_REG</span>
<span id="L537"><span class="lineNum">     537</span>              : </span>
<span id="L538"><span class="lineNum">     538</span>              : // Pending IMEM transactions counter</span>
<span id="L539"><span class="lineNum">     539</span>              : //------------------------------------------------------------------------------</span>
<span id="L540"><span class="lineNum">     540</span>              : // Pending IMEM transactions occur if IFU request has been acknowledged, but</span>
<span id="L541"><span class="lineNum">     541</span>              : // response comes in the next cycle or later</span>
<span id="L542"><span class="lineNum">     542</span>              : </span>
<span id="L543"><span class="lineNum">     543</span>              : assign imem_pnd_txns_cnt_upd  = imem_handshake_done ^ imem_resp_received;</span>
<span id="L544"><span class="lineNum">     544</span>              : </span>
<span id="L545"><span class="lineNum">     545</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L546"><span class="lineNum">     546</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L547"><span class="lineNum">     547</span> <span class="tlaGNC">        1793 :         imem_pnd_txns_cnt &lt;= '0;</span></span>
<span id="L548"><span class="lineNum">     548</span> <span class="tlaGNC">      581977 :     end else if (imem_pnd_txns_cnt_upd) begin</span></span>
<span id="L549"><span class="lineNum">     549</span> <span class="tlaGNC">      700726 :         imem_pnd_txns_cnt &lt;= imem_pnd_txns_cnt_next;</span></span>
<span id="L550"><span class="lineNum">     550</span>              :     end</span>
<span id="L551"><span class="lineNum">     551</span>              : end</span>
<span id="L552"><span class="lineNum">     552</span>              : </span>
<span id="L553"><span class="lineNum">     553</span>              : assign imem_pnd_txns_cnt_next = imem_pnd_txns_cnt + (imem_handshake_done - imem_resp_received);</span>
<span id="L554"><span class="lineNum">     554</span>              : assign imem_pnd_txns_q_full   = &amp;imem_pnd_txns_cnt;</span>
<span id="L555"><span class="lineNum">     555</span>              : </span>
<span id="L556"><span class="lineNum">     556</span>              : // IMEM discard responses counter</span>
<span id="L557"><span class="lineNum">     557</span>              : //------------------------------------------------------------------------------</span>
<span id="L558"><span class="lineNum">     558</span>              : // IMEM instructions should be discarded in the following 2 cases:</span>
<span id="L559"><span class="lineNum">     559</span>              : // 1. New PC is requested by jump, branch, mret or other instruction</span>
<span id="L560"><span class="lineNum">     560</span>              : // 2. IMEM response was erroneous and not discarded</span>
<span id="L561"><span class="lineNum">     561</span>              : //</span>
<span id="L562"><span class="lineNum">     562</span>              : // In both cases the number of instructions to be discarded equals to the number</span>
<span id="L563"><span class="lineNum">     563</span>              : // of pending instructions.</span>
<span id="L564"><span class="lineNum">     564</span>              : // In the 1st case we don't need all the instructions that haven't been fetched</span>
<span id="L565"><span class="lineNum">     565</span>              : // yet, since the PC has changed.</span>
<span id="L566"><span class="lineNum">     566</span>              : // In the 2nd case, since the IMEM responce was erroneous there is no guarantee</span>
<span id="L567"><span class="lineNum">     567</span>              : // that subsequent IMEM instructions would be valid.</span>
<span id="L568"><span class="lineNum">     568</span>              : </span>
<span id="L569"><span class="lineNum">     569</span>              : assign imem_resp_discard_cnt_upd = exu2ifu_pc_new_req_i | imem_resp_er</span>
<span id="L570"><span class="lineNum">     570</span>              :                                  | (imem_resp_ok &amp; imem_resp_discard_req);</span>
<span id="L571"><span class="lineNum">     571</span>              : </span>
<span id="L572"><span class="lineNum">     572</span> <span class="tlaGNC">     2568992 : always_ff @(posedge clk, negedge rst_n) begin</span></span>
<span id="L573"><span class="lineNum">     573</span> <span class="tlaGNC">        3586 :     if (~rst_n) begin</span></span>
<span id="L574"><span class="lineNum">     574</span> <span class="tlaGNC">        1793 :         imem_resp_discard_cnt &lt;= '0;</span></span>
<span id="L575"><span class="lineNum">     575</span> <span class="tlaGNC">      156790 :     end else if (imem_resp_discard_cnt_upd) begin</span></span>
<span id="L576"><span class="lineNum">     576</span> <span class="tlaGNC">       78395 :         imem_resp_discard_cnt &lt;= imem_resp_discard_cnt_next;</span></span>
<span id="L577"><span class="lineNum">     577</span>              :     end</span>
<span id="L578"><span class="lineNum">     578</span>              : end</span>
<span id="L579"><span class="lineNum">     579</span>              : </span>
<span id="L580"><span class="lineNum">     580</span>              : `ifndef SCR1_NEW_PC_REG</span>
<span id="L581"><span class="lineNum">     581</span>              : assign imem_resp_discard_cnt_next = exu2ifu_pc_new_req_i     ? imem_pnd_txns_cnt_next - imem_handshake_done</span>
<span id="L582"><span class="lineNum">     582</span>              :                                   : imem_resp_er_discard_pnd ? imem_pnd_txns_cnt_next</span>
<span id="L583"><span class="lineNum">     583</span>              :                                                              : imem_resp_discard_cnt - 1'b1;</span>
<span id="L584"><span class="lineNum">     584</span>              : `else // SCR1_NEW_PC_REG</span>
<span id="L585"><span class="lineNum">     585</span>              : assign imem_resp_discard_cnt_next = exu2ifu_pc_new_req_i | imem_resp_er_discard_pnd</span>
<span id="L586"><span class="lineNum">     586</span>              :                                   ? imem_pnd_txns_cnt_next</span>
<span id="L587"><span class="lineNum">     587</span>              :                                   : imem_resp_discard_cnt - 1'b1;</span>
<span id="L588"><span class="lineNum">     588</span>              : `endif // SCR1_NEW_PC_REG</span>
<span id="L589"><span class="lineNum">     589</span>              : </span>
<span id="L590"><span class="lineNum">     590</span>              : assign imem_vd_pnd_txns_cnt  = imem_pnd_txns_cnt - imem_resp_discard_cnt;</span>
<span id="L591"><span class="lineNum">     591</span>              : assign imem_resp_discard_req = |imem_resp_discard_cnt;</span>
<span id="L592"><span class="lineNum">     592</span>              : </span>
<span id="L593"><span class="lineNum">     593</span>              : // IFU &lt;-&gt; IMEM interface output signals</span>
<span id="L594"><span class="lineNum">     594</span>              : //------------------------------------------------------------------------------</span>
<span id="L595"><span class="lineNum">     595</span>              : </span>
<span id="L596"><span class="lineNum">     596</span>              : `ifndef SCR1_NEW_PC_REG</span>
<span id="L597"><span class="lineNum">     597</span>              : assign ifu2imem_req_o  = (exu2ifu_pc_new_req_i &amp; ~imem_pnd_txns_q_full &amp; ~pipe2ifu_stop_fetch_i)</span>
<span id="L598"><span class="lineNum">     598</span>              :                        | (ifu_fsm_fetch        &amp; ~imem_pnd_txns_q_full &amp; q_has_free_slots);</span>
<span id="L599"><span class="lineNum">     599</span>              : assign ifu2imem_addr_o = exu2ifu_pc_new_req_i</span>
<span id="L600"><span class="lineNum">     600</span>              :                        ? {exu2ifu_pc_new_i[`SCR1_XLEN-1:2], 2'b00}</span>
<span id="L601"><span class="lineNum">     601</span>              :                        : {imem_addr_ff, 2'b00};</span>
<span id="L602"><span class="lineNum">     602</span>              : `else // SCR1_NEW_PC_REG</span>
<span id="L603"><span class="lineNum">     603</span>              : assign ifu2imem_req_o  = ifu_fsm_fetch &amp; ~imem_pnd_txns_q_full &amp; q_has_free_slots;</span>
<span id="L604"><span class="lineNum">     604</span>              : assign ifu2imem_addr_o = {imem_addr_ff, 2'b00};</span>
<span id="L605"><span class="lineNum">     605</span>              : `endif // SCR1_NEW_PC_REG</span>
<span id="L606"><span class="lineNum">     606</span>              : </span>
<span id="L607"><span class="lineNum">     607</span>              : assign ifu2imem_cmd_o  = SCR1_MEM_CMD_RD;</span>
<span id="L608"><span class="lineNum">     608</span>              : </span>
<span id="L609"><span class="lineNum">     609</span>              : `ifdef SCR1_CLKCTRL_EN</span>
<span id="L610"><span class="lineNum">     610</span>              : assign ifu2pipe_imem_txns_pnd_o = |imem_pnd_txns_cnt;</span>
<span id="L611"><span class="lineNum">     611</span>              : `endif // SCR1_CLKCTRL_EN</span>
<span id="L612"><span class="lineNum">     612</span>              : </span>
<span id="L613"><span class="lineNum">     613</span>              : //------------------------------------------------------------------------------</span>
<span id="L614"><span class="lineNum">     614</span>              : // IFU &lt;-&gt; IDU interface</span>
<span id="L615"><span class="lineNum">     615</span>              : //------------------------------------------------------------------------------</span>
<span id="L616"><span class="lineNum">     616</span>              : //</span>
<span id="L617"><span class="lineNum">     617</span>              :  // IFU &lt;-&gt; IDU interface consists of the following functional units:</span>
<span id="L618"><span class="lineNum">     618</span>              :  // - Instruction bypass type decoder</span>
<span id="L619"><span class="lineNum">     619</span>              :  // - IFU &lt;-&gt; IDU status signals</span>
<span id="L620"><span class="lineNum">     620</span>              :  // - Output instruction multiplexer</span>
<span id="L621"><span class="lineNum">     621</span>              : //</span>
<span id="L622"><span class="lineNum">     622</span>              : </span>
<span id="L623"><span class="lineNum">     623</span>              : `ifdef SCR1_NO_DEC_STAGE</span>
<span id="L624"><span class="lineNum">     624</span>              : </span>
<span id="L625"><span class="lineNum">     625</span>              : // Instruction bypass type decoder</span>
<span id="L626"><span class="lineNum">     626</span>              : //------------------------------------------------------------------------------</span>
<span id="L627"><span class="lineNum">     627</span>              : </span>
<span id="L628"><span class="lineNum">     628</span>              : assign instr_bypass_vd  = (instr_bypass_type != SCR1_BYPASS_NONE);</span>
<span id="L629"><span class="lineNum">     629</span>              : </span>
<span id="L630"><span class="lineNum">     630</span>              : always_comb begin</span>
<span id="L631"><span class="lineNum">     631</span>              :     instr_bypass_type    = SCR1_BYPASS_NONE;</span>
<span id="L632"><span class="lineNum">     632</span>              : </span>
<span id="L633"><span class="lineNum">     633</span>              :     if (imem_resp_vd) begin</span>
<span id="L634"><span class="lineNum">     634</span>              :         if (q_is_empty) begin</span>
<span id="L635"><span class="lineNum">     635</span>              :             case (instr_type)</span>
<span id="L636"><span class="lineNum">     636</span>              :                 SCR1_IFU_INSTR_RVC_NV,</span>
<span id="L637"><span class="lineNum">     637</span>              :                 SCR1_IFU_INSTR_RVC_RVC,</span>
<span id="L638"><span class="lineNum">     638</span>              :                 SCR1_IFU_INSTR_RVI_LO_RVC       : begin</span>
<span id="L639"><span class="lineNum">     639</span>              :                     instr_bypass_type = SCR1_BYPASS_RVC;</span>
<span id="L640"><span class="lineNum">     640</span>              :                 end</span>
<span id="L641"><span class="lineNum">     641</span>              :                 SCR1_IFU_INSTR_RVI_HI_RVI_LO    : begin</span>
<span id="L642"><span class="lineNum">     642</span>              :                     instr_bypass_type = SCR1_BYPASS_RVI_RDATA;</span>
<span id="L643"><span class="lineNum">     643</span>              :                 end</span>
<span id="L644"><span class="lineNum">     644</span>              :                 default : begin end</span>
<span id="L645"><span class="lineNum">     645</span>              :             endcase // instr_type</span>
<span id="L646"><span class="lineNum">     646</span>              :         end else if (q_has_1_ocpd_hw &amp; q_head_is_rvi) begin</span>
<span id="L647"><span class="lineNum">     647</span>              :             if (instr_hi_rvi_lo_ff) begin</span>
<span id="L648"><span class="lineNum">     648</span>              :                 instr_bypass_type = SCR1_BYPASS_RVI_RDATA_QUEUE;</span>
<span id="L649"><span class="lineNum">     649</span>              :             end</span>
<span id="L650"><span class="lineNum">     650</span>              :         end</span>
<span id="L651"><span class="lineNum">     651</span>              :     end // imem_resp_vd</span>
<span id="L652"><span class="lineNum">     652</span>              : end</span>
<span id="L653"><span class="lineNum">     653</span>              : </span>
<span id="L654"><span class="lineNum">     654</span>              : // IFU &lt;-&gt; IDU interface status signals</span>
<span id="L655"><span class="lineNum">     655</span>              : //------------------------------------------------------------------------------</span>
<span id="L656"><span class="lineNum">     656</span>              : </span>
<span id="L657"><span class="lineNum">     657</span>              : always_comb begin</span>
<span id="L658"><span class="lineNum">     658</span>              :     ifu2idu_vd_o         = 1'b0;</span>
<span id="L659"><span class="lineNum">     659</span>              :     ifu2idu_imem_err_o   = 1'b0;</span>
<span id="L660"><span class="lineNum">     660</span>              :     ifu2idu_err_rvi_hi_o = 1'b0;</span>
<span id="L661"><span class="lineNum">     661</span>              : </span>
<span id="L662"><span class="lineNum">     662</span>              :     if (ifu_fsm_fetch | ~q_is_empty) begin</span>
<span id="L663"><span class="lineNum">     663</span>              :         if (instr_bypass_vd) begin</span>
<span id="L664"><span class="lineNum">     664</span>              :             ifu2idu_vd_o          = 1'b1;</span>
<span id="L665"><span class="lineNum">     665</span>              :             ifu2idu_imem_err_o    = (instr_bypass_type == SCR1_BYPASS_RVI_RDATA_QUEUE)</span>
<span id="L666"><span class="lineNum">     666</span>              :                                   ? (imem_resp_er | q_err_head)</span>
<span id="L667"><span class="lineNum">     667</span>              :                                   : imem_resp_er;</span>
<span id="L668"><span class="lineNum">     668</span>              :             ifu2idu_err_rvi_hi_o  = (instr_bypass_type == SCR1_BYPASS_RVI_RDATA_QUEUE) &amp; imem_resp_er;</span>
<span id="L669"><span class="lineNum">     669</span>              :         end else if (~q_is_empty) begin</span>
<span id="L670"><span class="lineNum">     670</span>              :             if (q_has_1_ocpd_hw) begin</span>
<span id="L671"><span class="lineNum">     671</span>              :                 ifu2idu_vd_o         = q_head_is_rvc | q_err_head;</span>
<span id="L672"><span class="lineNum">     672</span>              :                 ifu2idu_imem_err_o   = q_err_head;</span>
<span id="L673"><span class="lineNum">     673</span>              :                 ifu2idu_err_rvi_hi_o = ~q_err_head &amp; q_head_is_rvi &amp; q_err_next;</span>
<span id="L674"><span class="lineNum">     674</span>              :             end else begin</span>
<span id="L675"><span class="lineNum">     675</span>              :                 ifu2idu_vd_o         = 1'b1;</span>
<span id="L676"><span class="lineNum">     676</span>              :                 ifu2idu_imem_err_o   = q_err_head ? 1'b1 : (q_head_is_rvi &amp; q_err_next);</span>
<span id="L677"><span class="lineNum">     677</span>              :             end</span>
<span id="L678"><span class="lineNum">     678</span>              :         end // ~q_is_empty</span>
<span id="L679"><span class="lineNum">     679</span>              :     end</span>
<span id="L680"><span class="lineNum">     680</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L681"><span class="lineNum">     681</span>              :     if (hdu2ifu_pbuf_fetch_i) begin</span>
<span id="L682"><span class="lineNum">     682</span>              :         ifu2idu_vd_o          = hdu2ifu_pbuf_vd_i;</span>
<span id="L683"><span class="lineNum">     683</span>              :         ifu2idu_imem_err_o    = hdu2ifu_pbuf_err_i;</span>
<span id="L684"><span class="lineNum">     684</span>              :     end</span>
<span id="L685"><span class="lineNum">     685</span>              : `endif // SCR1_DBG_EN</span>
<span id="L686"><span class="lineNum">     686</span>              : end</span>
<span id="L687"><span class="lineNum">     687</span>              : </span>
<span id="L688"><span class="lineNum">     688</span>              : // Output instruction multiplexer</span>
<span id="L689"><span class="lineNum">     689</span>              : //------------------------------------------------------------------------------</span>
<span id="L690"><span class="lineNum">     690</span>              : </span>
<span id="L691"><span class="lineNum">     691</span>              : always_comb begin</span>
<span id="L692"><span class="lineNum">     692</span>              :     case (instr_bypass_type)</span>
<span id="L693"><span class="lineNum">     693</span>              :         SCR1_BYPASS_RVC            : begin</span>
<span id="L694"><span class="lineNum">     694</span>              :             ifu2idu_instr_o = `SCR1_IMEM_DWIDTH'(new_pc_unaligned_ff ? imem_rdata_hi</span>
<span id="L695"><span class="lineNum">     695</span>              :                                                                      : imem_rdata_lo);</span>
<span id="L696"><span class="lineNum">     696</span>              :         end</span>
<span id="L697"><span class="lineNum">     697</span>              :         SCR1_BYPASS_RVI_RDATA      : begin</span>
<span id="L698"><span class="lineNum">     698</span>              :             ifu2idu_instr_o = imem2ifu_rdata_i;</span>
<span id="L699"><span class="lineNum">     699</span>              :         end</span>
<span id="L700"><span class="lineNum">     700</span>              :         SCR1_BYPASS_RVI_RDATA_QUEUE: begin</span>
<span id="L701"><span class="lineNum">     701</span>              :             ifu2idu_instr_o = {imem_rdata_lo, q_data_head};</span>
<span id="L702"><span class="lineNum">     702</span>              :         end</span>
<span id="L703"><span class="lineNum">     703</span>              :         default                    : begin</span>
<span id="L704"><span class="lineNum">     704</span>              :             ifu2idu_instr_o = `SCR1_IMEM_DWIDTH'(q_head_is_rvc ? q_data_head</span>
<span id="L705"><span class="lineNum">     705</span>              :                                                                : {q_data_next, q_data_head});</span>
<span id="L706"><span class="lineNum">     706</span>              :         end</span>
<span id="L707"><span class="lineNum">     707</span>              :     endcase // instr_bypass_type</span>
<span id="L708"><span class="lineNum">     708</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L709"><span class="lineNum">     709</span>              :     if (hdu2ifu_pbuf_fetch_i) begin</span>
<span id="L710"><span class="lineNum">     710</span>              :         ifu2idu_instr_o = `SCR1_IMEM_DWIDTH'({'0, hdu2ifu_pbuf_instr_i});</span>
<span id="L711"><span class="lineNum">     711</span>              :     end</span>
<span id="L712"><span class="lineNum">     712</span>              : `endif // SCR1_DBG_EN</span>
<span id="L713"><span class="lineNum">     713</span>              : end</span>
<span id="L714"><span class="lineNum">     714</span>              : </span>
<span id="L715"><span class="lineNum">     715</span>              : `else   // SCR1_NO_DEC_STAGE</span>
<span id="L716"><span class="lineNum">     716</span>              : </span>
<span id="L717"><span class="lineNum">     717</span>              : // IFU &lt;-&gt; IDU interface status signals</span>
<span id="L718"><span class="lineNum">     718</span>              : //------------------------------------------------------------------------------</span>
<span id="L719"><span class="lineNum">     719</span>              : </span>
<span id="L720"><span class="lineNum">     720</span> <span class="tlaGNC">           2 : always_comb begin</span></span>
<span id="L721"><span class="lineNum">     721</span> <span class="tlaGNC">           1 :     ifu2idu_vd_o          = 1'b0;</span></span>
<span id="L722"><span class="lineNum">     722</span> <span class="tlaGNC">           1 :     ifu2idu_imem_err_o    = 1'b0;</span></span>
<span id="L723"><span class="lineNum">     723</span> <span class="tlaGNC">           1 :     ifu2idu_err_rvi_hi_o  = 1'b0;</span></span>
<span id="L724"><span class="lineNum">     724</span> <span class="tlaGNC">       81106 :     if (~q_is_empty) begin</span></span>
<span id="L725"><span class="lineNum">     725</span> <span class="tlaGNC">      415474 :         if (q_has_1_ocpd_hw) begin</span></span>
<span id="L726"><span class="lineNum">     726</span> <span class="tlaGNC">      207737 :             ifu2idu_vd_o          = q_head_is_rvc | q_err_head;</span></span>
<span id="L727"><span class="lineNum">     727</span> <span class="tlaGNC">      207737 :             ifu2idu_imem_err_o    = q_err_head;</span></span>
<span id="L728"><span class="lineNum">     728</span> <span class="tlaGNC">      995654 :         end else begin</span></span>
<span id="L729"><span class="lineNum">     729</span> <span class="tlaGNC">      995654 :             ifu2idu_vd_o          = 1'b1;</span></span>
<span id="L730"><span class="lineNum">     730</span> <span class="tlaGNC">      995654 :             ifu2idu_imem_err_o    = q_err_head ? 1'b1 : (q_head_is_rvi &amp; q_err_next);</span></span>
<span id="L731"><span class="lineNum">     731</span> <span class="tlaGNC">      995654 :             ifu2idu_err_rvi_hi_o  = ~q_err_head &amp; q_head_is_rvi &amp; q_err_next;</span></span>
<span id="L732"><span class="lineNum">     732</span>              :         end</span>
<span id="L733"><span class="lineNum">     733</span>              :     end // ~q_is_empty</span>
<span id="L734"><span class="lineNum">     734</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L735"><span class="lineNum">     735</span> <span class="tlaUNC tlaBgUNC">           0 :     if (hdu2ifu_pbuf_fetch_i) begin</span></span>
<span id="L736"><span class="lineNum">     736</span> <span class="tlaUNC">           0 :         ifu2idu_vd_o          = hdu2ifu_pbuf_vd_i;</span></span>
<span id="L737"><span class="lineNum">     737</span> <span class="tlaUNC">           0 :         ifu2idu_imem_err_o    = hdu2ifu_pbuf_err_i;</span></span>
<span id="L738"><span class="lineNum">     738</span>              :     end</span>
<span id="L739"><span class="lineNum">     739</span>              : `endif // SCR1_DBG_EN</span>
<span id="L740"><span class="lineNum">     740</span>              : end</span>
<span id="L741"><span class="lineNum">     741</span>              : </span>
<span id="L742"><span class="lineNum">     742</span>              : // Output instruction multiplexer</span>
<span id="L743"><span class="lineNum">     743</span>              : //------------------------------------------------------------------------------</span>
<span id="L744"><span class="lineNum">     744</span>              : </span>
<span id="L745"><span class="lineNum">     745</span> <span class="tlaGNC tlaBgGNC">           2 : always_comb begin</span></span>
<span id="L746"><span class="lineNum">     746</span> <span class="tlaGNC">           1 :     ifu2idu_instr_o = q_head_is_rvc ? `SCR1_IMEM_DWIDTH'(q_data_head)</span></span>
<span id="L747"><span class="lineNum">     747</span> <span class="tlaGNC">           1 :                                     : {q_data_next, q_data_head};</span></span>
<span id="L748"><span class="lineNum">     748</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L749"><span class="lineNum">     749</span> <span class="tlaUNC tlaBgUNC">           0 :     if (hdu2ifu_pbuf_fetch_i) begin</span></span>
<span id="L750"><span class="lineNum">     750</span> <span class="tlaUNC">           0 :         ifu2idu_instr_o = `SCR1_IMEM_DWIDTH'({'0, hdu2ifu_pbuf_instr_i});</span></span>
<span id="L751"><span class="lineNum">     751</span>              :     end</span>
<span id="L752"><span class="lineNum">     752</span>              : `endif // SCR1_DBG_EN</span>
<span id="L753"><span class="lineNum">     753</span>              : end</span>
<span id="L754"><span class="lineNum">     754</span>              : </span>
<span id="L755"><span class="lineNum">     755</span>              : `endif  // SCR1_NO_DEC_STAGE</span>
<span id="L756"><span class="lineNum">     756</span>              : </span>
<span id="L757"><span class="lineNum">     757</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L758"><span class="lineNum">     758</span>              : assign ifu2hdu_pbuf_rdy_o = idu2ifu_rdy_i;</span>
<span id="L759"><span class="lineNum">     759</span>              : `endif // SCR1_DBG_EN</span>
<span id="L760"><span class="lineNum">     760</span>              : </span>
<span id="L761"><span class="lineNum">     761</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L762"><span class="lineNum">     762</span>              : </span>
<span id="L763"><span class="lineNum">     763</span>              : //------------------------------------------------------------------------------</span>
<span id="L764"><span class="lineNum">     764</span>              : // Assertions</span>
<span id="L765"><span class="lineNum">     765</span>              : //------------------------------------------------------------------------------</span>
<span id="L766"><span class="lineNum">     766</span>              : </span>
<span id="L767"><span class="lineNum">     767</span>              : // X checks</span>
<span id="L768"><span class="lineNum">     768</span>              : </span>
<span id="L769"><span class="lineNum">     769</span>              : SCR1_SVA_IFU_XCHECK : assert property (</span>
<span id="L770"><span class="lineNum">     770</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L771"><span class="lineNum">     771</span>              :     !$isunknown({imem2ifu_req_ack_i, idu2ifu_rdy_i, exu2ifu_pc_new_req_i})</span>
<span id="L772"><span class="lineNum">     772</span>              :     ) else $error(&quot;IFU Error: unknown values&quot;);</span>
<span id="L773"><span class="lineNum">     773</span>              : </span>
<span id="L774"><span class="lineNum">     774</span>              : SCR1_SVA_IFU_XCHECK_REQ : assert property (</span>
<span id="L775"><span class="lineNum">     775</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L776"><span class="lineNum">     776</span>              :     ifu2imem_req_o |-&gt; !$isunknown({ifu2imem_addr_o, ifu2imem_cmd_o})</span>
<span id="L777"><span class="lineNum">     777</span>              :     ) else $error(&quot;IFU Error: unknown {ifu2imem_addr_o, ifu2imem_cmd_o}&quot;);</span>
<span id="L778"><span class="lineNum">     778</span>              : </span>
<span id="L779"><span class="lineNum">     779</span>              : // Behavior checks</span>
<span id="L780"><span class="lineNum">     780</span>              : </span>
<span id="L781"><span class="lineNum">     781</span>              : SCR1_SVA_IFU_DRC_UNDERFLOW : assert property (</span>
<span id="L782"><span class="lineNum">     782</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L783"><span class="lineNum">     783</span>              :     ~imem_resp_discard_req |=&gt; ~(imem_resp_discard_cnt == SCR1_TXN_CNT_W'('1))</span>
<span id="L784"><span class="lineNum">     784</span>              :     ) else $error(&quot;IFU Error: imem_resp_discard_cnt underflow&quot;);</span>
<span id="L785"><span class="lineNum">     785</span>              : </span>
<span id="L786"><span class="lineNum">     786</span>              : SCR1_SVA_IFU_DRC_RANGE : assert property (</span>
<span id="L787"><span class="lineNum">     787</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L788"><span class="lineNum">     788</span>              :     (imem_resp_discard_cnt &gt;= 0) &amp; (imem_resp_discard_cnt &lt;= imem_pnd_txns_cnt)</span>
<span id="L789"><span class="lineNum">     789</span>              :     ) else $error(&quot;IFU Error: imem_resp_discard_cnt out of range&quot;);</span>
<span id="L790"><span class="lineNum">     790</span>              : </span>
<span id="L791"><span class="lineNum">     791</span>              : SCR1_SVA_IFU_QUEUE_OVF : assert property (</span>
<span id="L792"><span class="lineNum">     792</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L793"><span class="lineNum">     793</span>              :     (q_ocpd_h &gt;= SCR1_IFU_Q_FREE_H_W'(SCR1_IFU_Q_SIZE_HALF-1)) |-&gt;</span>
<span id="L794"><span class="lineNum">     794</span>              :     ((q_ocpd_h == SCR1_IFU_Q_FREE_H_W'(SCR1_IFU_Q_SIZE_HALF-1)) ? (q_wr_size != SCR1_IFU_QUEUE_WR_FULL)</span>
<span id="L795"><span class="lineNum">     795</span>              :                                                                 : (q_wr_size == SCR1_IFU_QUEUE_WR_NONE))</span>
<span id="L796"><span class="lineNum">     796</span>              :     ) else $error(&quot;IFU Error: queue overflow&quot;);</span>
<span id="L797"><span class="lineNum">     797</span>              : </span>
<span id="L798"><span class="lineNum">     798</span>              : SCR1_SVA_IFU_IMEM_ERR_BEH : assert property (</span>
<span id="L799"><span class="lineNum">     799</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L800"><span class="lineNum">     800</span>              :     (imem_resp_er &amp; ~imem_resp_discard_req &amp; ~exu2ifu_pc_new_req_i) |=&gt;</span>
<span id="L801"><span class="lineNum">     801</span>              :     (ifu_fsm_curr == SCR1_IFU_FSM_IDLE) &amp; (imem_resp_discard_cnt == imem_pnd_txns_cnt)</span>
<span id="L802"><span class="lineNum">     802</span>              :     ) else $error(&quot;IFU Error: incorrect behavior after memory error&quot;);</span>
<span id="L803"><span class="lineNum">     803</span>              : </span>
<span id="L804"><span class="lineNum">     804</span>              : SCR1_SVA_IFU_NEW_PC_REQ_BEH : assert property (</span>
<span id="L805"><span class="lineNum">     805</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L806"><span class="lineNum">     806</span>              :     exu2ifu_pc_new_req_i |=&gt; q_is_empty</span>
<span id="L807"><span class="lineNum">     807</span>              :     ) else $error(&quot;IFU Error: incorrect behavior after exu2ifu_pc_new_req_i&quot;);</span>
<span id="L808"><span class="lineNum">     808</span>              : </span>
<span id="L809"><span class="lineNum">     809</span>              : SCR1_SVA_IFU_IMEM_ADDR_ALIGNED : assert property (</span>
<span id="L810"><span class="lineNum">     810</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L811"><span class="lineNum">     811</span>              :     ifu2imem_req_o |-&gt; ~|ifu2imem_addr_o[1:0]</span>
<span id="L812"><span class="lineNum">     812</span>              :     ) else $error(&quot;IFU Error: unaligned IMEM access&quot;);</span>
<span id="L813"><span class="lineNum">     813</span>              : </span>
<span id="L814"><span class="lineNum">     814</span>              : SCR1_SVA_IFU_STOP_FETCH : assert property (</span>
<span id="L815"><span class="lineNum">     815</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L816"><span class="lineNum">     816</span>              :     pipe2ifu_stop_fetch_i |=&gt; (ifu_fsm_curr == SCR1_IFU_FSM_IDLE)</span>
<span id="L817"><span class="lineNum">     817</span>              :     ) else $error(&quot;IFU Error: fetch not stopped&quot;);</span>
<span id="L818"><span class="lineNum">     818</span>              : </span>
<span id="L819"><span class="lineNum">     819</span>              : SCR1_SVA_IFU_IMEM_FAULT_RVI_HI : assert property (</span>
<span id="L820"><span class="lineNum">     820</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L821"><span class="lineNum">     821</span>              :     ifu2idu_err_rvi_hi_o |-&gt; ifu2idu_imem_err_o</span>
<span id="L822"><span class="lineNum">     822</span>              :     ) else $error(&quot;IFU Error: ifu2idu_imem_err_o == 0&quot;);</span>
<span id="L823"><span class="lineNum">     823</span>              : </span>
<span id="L824"><span class="lineNum">     824</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L825"><span class="lineNum">     825</span>              : </span>
<span id="L826"><span class="lineNum">     826</span>              : endmodule : scr1_pipe_ifu</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
