
ArgosV2_I_Save.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016604  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001598  08016790  08016790  00026790  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017d28  08017d28  0003043c  2**0
                  CONTENTS
  4 .ARM          00000008  08017d28  08017d28  00027d28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017d30  08017d30  0003043c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017d30  08017d30  00027d30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017d34  08017d34  00027d34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000043c  20000000  08017d38  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007eac  2000043c  08018174  0003043c  2**2
                  ALLOC
 10 ._user_heap_stack 00000800  200082e8  08018174  000382e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0003043c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0003faf9  00000000  00000000  00030465  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00008209  00000000  00000000  0006ff5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002780  00000000  00000000  00078168  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000023f8  00000000  00000000  0007a8e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000340c3  00000000  00000000  0007cce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000305ed  00000000  00000000  000b0da3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f705e  00000000  00000000  000e1390  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001d83ee  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b2b8  00000000  00000000  001d846c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000043c 	.word	0x2000043c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08016774 	.word	0x08016774

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000440 	.word	0x20000440
 80001c4:	08016774 	.word	0x08016774

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_uldivmod>:
 8000b00:	b953      	cbnz	r3, 8000b18 <__aeabi_uldivmod+0x18>
 8000b02:	b94a      	cbnz	r2, 8000b18 <__aeabi_uldivmod+0x18>
 8000b04:	2900      	cmp	r1, #0
 8000b06:	bf08      	it	eq
 8000b08:	2800      	cmpeq	r0, #0
 8000b0a:	bf1c      	itt	ne
 8000b0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000b10:	f04f 30ff 	movne.w	r0, #4294967295
 8000b14:	f000 b974 	b.w	8000e00 <__aeabi_idiv0>
 8000b18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b20:	f000 f806 	bl	8000b30 <__udivmoddi4>
 8000b24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b2c:	b004      	add	sp, #16
 8000b2e:	4770      	bx	lr

08000b30 <__udivmoddi4>:
 8000b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b34:	468c      	mov	ip, r1
 8000b36:	4604      	mov	r4, r0
 8000b38:	9e08      	ldr	r6, [sp, #32]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d14b      	bne.n	8000bd6 <__udivmoddi4+0xa6>
 8000b3e:	428a      	cmp	r2, r1
 8000b40:	4615      	mov	r5, r2
 8000b42:	d967      	bls.n	8000c14 <__udivmoddi4+0xe4>
 8000b44:	fab2 f282 	clz	r2, r2
 8000b48:	b14a      	cbz	r2, 8000b5e <__udivmoddi4+0x2e>
 8000b4a:	f1c2 0720 	rsb	r7, r2, #32
 8000b4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000b52:	fa20 f707 	lsr.w	r7, r0, r7
 8000b56:	4095      	lsls	r5, r2
 8000b58:	ea47 0c03 	orr.w	ip, r7, r3
 8000b5c:	4094      	lsls	r4, r2
 8000b5e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b62:	fbbc f7fe 	udiv	r7, ip, lr
 8000b66:	fa1f f885 	uxth.w	r8, r5
 8000b6a:	fb0e c317 	mls	r3, lr, r7, ip
 8000b6e:	fb07 f908 	mul.w	r9, r7, r8
 8000b72:	0c21      	lsrs	r1, r4, #16
 8000b74:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000b78:	4599      	cmp	r9, r3
 8000b7a:	d909      	bls.n	8000b90 <__udivmoddi4+0x60>
 8000b7c:	18eb      	adds	r3, r5, r3
 8000b7e:	f107 31ff 	add.w	r1, r7, #4294967295
 8000b82:	f080 811c 	bcs.w	8000dbe <__udivmoddi4+0x28e>
 8000b86:	4599      	cmp	r9, r3
 8000b88:	f240 8119 	bls.w	8000dbe <__udivmoddi4+0x28e>
 8000b8c:	3f02      	subs	r7, #2
 8000b8e:	442b      	add	r3, r5
 8000b90:	eba3 0309 	sub.w	r3, r3, r9
 8000b94:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b98:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b9c:	fb00 f108 	mul.w	r1, r0, r8
 8000ba0:	b2a4      	uxth	r4, r4
 8000ba2:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000ba6:	42a1      	cmp	r1, r4
 8000ba8:	d909      	bls.n	8000bbe <__udivmoddi4+0x8e>
 8000baa:	192c      	adds	r4, r5, r4
 8000bac:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bb0:	f080 8107 	bcs.w	8000dc2 <__udivmoddi4+0x292>
 8000bb4:	42a1      	cmp	r1, r4
 8000bb6:	f240 8104 	bls.w	8000dc2 <__udivmoddi4+0x292>
 8000bba:	3802      	subs	r0, #2
 8000bbc:	442c      	add	r4, r5
 8000bbe:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bc2:	2700      	movs	r7, #0
 8000bc4:	1a64      	subs	r4, r4, r1
 8000bc6:	b11e      	cbz	r6, 8000bd0 <__udivmoddi4+0xa0>
 8000bc8:	2300      	movs	r3, #0
 8000bca:	40d4      	lsrs	r4, r2
 8000bcc:	e9c6 4300 	strd	r4, r3, [r6]
 8000bd0:	4639      	mov	r1, r7
 8000bd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bd6:	428b      	cmp	r3, r1
 8000bd8:	d909      	bls.n	8000bee <__udivmoddi4+0xbe>
 8000bda:	2e00      	cmp	r6, #0
 8000bdc:	f000 80ec 	beq.w	8000db8 <__udivmoddi4+0x288>
 8000be0:	2700      	movs	r7, #0
 8000be2:	e9c6 0100 	strd	r0, r1, [r6]
 8000be6:	4638      	mov	r0, r7
 8000be8:	4639      	mov	r1, r7
 8000bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bee:	fab3 f783 	clz	r7, r3
 8000bf2:	2f00      	cmp	r7, #0
 8000bf4:	d148      	bne.n	8000c88 <__udivmoddi4+0x158>
 8000bf6:	428b      	cmp	r3, r1
 8000bf8:	d302      	bcc.n	8000c00 <__udivmoddi4+0xd0>
 8000bfa:	4282      	cmp	r2, r0
 8000bfc:	f200 80fb 	bhi.w	8000df6 <__udivmoddi4+0x2c6>
 8000c00:	1a84      	subs	r4, r0, r2
 8000c02:	eb61 0303 	sbc.w	r3, r1, r3
 8000c06:	2001      	movs	r0, #1
 8000c08:	469c      	mov	ip, r3
 8000c0a:	2e00      	cmp	r6, #0
 8000c0c:	d0e0      	beq.n	8000bd0 <__udivmoddi4+0xa0>
 8000c0e:	e9c6 4c00 	strd	r4, ip, [r6]
 8000c12:	e7dd      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000c14:	b902      	cbnz	r2, 8000c18 <__udivmoddi4+0xe8>
 8000c16:	deff      	udf	#255	; 0xff
 8000c18:	fab2 f282 	clz	r2, r2
 8000c1c:	2a00      	cmp	r2, #0
 8000c1e:	f040 808f 	bne.w	8000d40 <__udivmoddi4+0x210>
 8000c22:	2701      	movs	r7, #1
 8000c24:	1b49      	subs	r1, r1, r5
 8000c26:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000c2a:	fa1f f985 	uxth.w	r9, r5
 8000c2e:	fbb1 fef8 	udiv	lr, r1, r8
 8000c32:	fb08 111e 	mls	r1, r8, lr, r1
 8000c36:	fb09 f00e 	mul.w	r0, r9, lr
 8000c3a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8000c3e:	ea4c 4301 	orr.w	r3, ip, r1, lsl #16
 8000c42:	4298      	cmp	r0, r3
 8000c44:	d907      	bls.n	8000c56 <__udivmoddi4+0x126>
 8000c46:	18eb      	adds	r3, r5, r3
 8000c48:	f10e 31ff 	add.w	r1, lr, #4294967295
 8000c4c:	d202      	bcs.n	8000c54 <__udivmoddi4+0x124>
 8000c4e:	4298      	cmp	r0, r3
 8000c50:	f200 80cd 	bhi.w	8000dee <__udivmoddi4+0x2be>
 8000c54:	468e      	mov	lr, r1
 8000c56:	1a1b      	subs	r3, r3, r0
 8000c58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000c60:	fb09 f900 	mul.w	r9, r9, r0
 8000c64:	b2a4      	uxth	r4, r4
 8000c66:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c6a:	45a1      	cmp	r9, r4
 8000c6c:	d907      	bls.n	8000c7e <__udivmoddi4+0x14e>
 8000c6e:	192c      	adds	r4, r5, r4
 8000c70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c74:	d202      	bcs.n	8000c7c <__udivmoddi4+0x14c>
 8000c76:	45a1      	cmp	r9, r4
 8000c78:	f200 80b6 	bhi.w	8000de8 <__udivmoddi4+0x2b8>
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	eba4 0409 	sub.w	r4, r4, r9
 8000c82:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
 8000c86:	e79e      	b.n	8000bc6 <__udivmoddi4+0x96>
 8000c88:	f1c7 0520 	rsb	r5, r7, #32
 8000c8c:	40bb      	lsls	r3, r7
 8000c8e:	fa22 fc05 	lsr.w	ip, r2, r5
 8000c92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c96:	fa21 f405 	lsr.w	r4, r1, r5
 8000c9a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c9e:	fbb4 f9fe 	udiv	r9, r4, lr
 8000ca2:	fa1f f88c 	uxth.w	r8, ip
 8000ca6:	fb0e 4419 	mls	r4, lr, r9, r4
 8000caa:	fa20 f305 	lsr.w	r3, r0, r5
 8000cae:	40b9      	lsls	r1, r7
 8000cb0:	fb09 fa08 	mul.w	sl, r9, r8
 8000cb4:	4319      	orrs	r1, r3
 8000cb6:	0c0b      	lsrs	r3, r1, #16
 8000cb8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cbc:	45a2      	cmp	sl, r4
 8000cbe:	fa02 f207 	lsl.w	r2, r2, r7
 8000cc2:	fa00 f307 	lsl.w	r3, r0, r7
 8000cc6:	d90b      	bls.n	8000ce0 <__udivmoddi4+0x1b0>
 8000cc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000ccc:	f109 30ff 	add.w	r0, r9, #4294967295
 8000cd0:	f080 8088 	bcs.w	8000de4 <__udivmoddi4+0x2b4>
 8000cd4:	45a2      	cmp	sl, r4
 8000cd6:	f240 8085 	bls.w	8000de4 <__udivmoddi4+0x2b4>
 8000cda:	f1a9 0902 	sub.w	r9, r9, #2
 8000cde:	4464      	add	r4, ip
 8000ce0:	eba4 040a 	sub.w	r4, r4, sl
 8000ce4:	fbb4 f0fe 	udiv	r0, r4, lr
 8000ce8:	fb0e 4410 	mls	r4, lr, r0, r4
 8000cec:	fb00 fa08 	mul.w	sl, r0, r8
 8000cf0:	b289      	uxth	r1, r1
 8000cf2:	ea41 4404 	orr.w	r4, r1, r4, lsl #16
 8000cf6:	45a2      	cmp	sl, r4
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x1dc>
 8000cfa:	eb1c 0404 	adds.w	r4, ip, r4
 8000cfe:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d02:	d26b      	bcs.n	8000ddc <__udivmoddi4+0x2ac>
 8000d04:	45a2      	cmp	sl, r4
 8000d06:	d969      	bls.n	8000ddc <__udivmoddi4+0x2ac>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4464      	add	r4, ip
 8000d0c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d10:	fba0 8902 	umull	r8, r9, r0, r2
 8000d14:	eba4 040a 	sub.w	r4, r4, sl
 8000d18:	454c      	cmp	r4, r9
 8000d1a:	4641      	mov	r1, r8
 8000d1c:	46ce      	mov	lr, r9
 8000d1e:	d354      	bcc.n	8000dca <__udivmoddi4+0x29a>
 8000d20:	d051      	beq.n	8000dc6 <__udivmoddi4+0x296>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d069      	beq.n	8000dfa <__udivmoddi4+0x2ca>
 8000d26:	1a5a      	subs	r2, r3, r1
 8000d28:	eb64 040e 	sbc.w	r4, r4, lr
 8000d2c:	fa04 f505 	lsl.w	r5, r4, r5
 8000d30:	fa22 f307 	lsr.w	r3, r2, r7
 8000d34:	40fc      	lsrs	r4, r7
 8000d36:	431d      	orrs	r5, r3
 8000d38:	e9c6 5400 	strd	r5, r4, [r6]
 8000d3c:	2700      	movs	r7, #0
 8000d3e:	e747      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000d40:	4095      	lsls	r5, r2
 8000d42:	f1c2 0320 	rsb	r3, r2, #32
 8000d46:	fa21 f003 	lsr.w	r0, r1, r3
 8000d4a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8000d4e:	fbb0 f7f8 	udiv	r7, r0, r8
 8000d52:	fa1f f985 	uxth.w	r9, r5
 8000d56:	fb08 0017 	mls	r0, r8, r7, r0
 8000d5a:	fa24 f303 	lsr.w	r3, r4, r3
 8000d5e:	4091      	lsls	r1, r2
 8000d60:	fb07 fc09 	mul.w	ip, r7, r9
 8000d64:	430b      	orrs	r3, r1
 8000d66:	0c19      	lsrs	r1, r3, #16
 8000d68:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d6c:	458c      	cmp	ip, r1
 8000d6e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d72:	d907      	bls.n	8000d84 <__udivmoddi4+0x254>
 8000d74:	1869      	adds	r1, r5, r1
 8000d76:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d7a:	d231      	bcs.n	8000de0 <__udivmoddi4+0x2b0>
 8000d7c:	458c      	cmp	ip, r1
 8000d7e:	d92f      	bls.n	8000de0 <__udivmoddi4+0x2b0>
 8000d80:	3f02      	subs	r7, #2
 8000d82:	4429      	add	r1, r5
 8000d84:	eba1 010c 	sub.w	r1, r1, ip
 8000d88:	fbb1 f0f8 	udiv	r0, r1, r8
 8000d8c:	fb08 1c10 	mls	ip, r8, r0, r1
 8000d90:	fb00 fe09 	mul.w	lr, r0, r9
 8000d94:	b299      	uxth	r1, r3
 8000d96:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d9a:	458e      	cmp	lr, r1
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x27e>
 8000d9e:	1869      	adds	r1, r5, r1
 8000da0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da4:	d218      	bcs.n	8000dd8 <__udivmoddi4+0x2a8>
 8000da6:	458e      	cmp	lr, r1
 8000da8:	d916      	bls.n	8000dd8 <__udivmoddi4+0x2a8>
 8000daa:	3802      	subs	r0, #2
 8000dac:	4429      	add	r1, r5
 8000dae:	eba1 010e 	sub.w	r1, r1, lr
 8000db2:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000db6:	e73a      	b.n	8000c2e <__udivmoddi4+0xfe>
 8000db8:	4637      	mov	r7, r6
 8000dba:	4630      	mov	r0, r6
 8000dbc:	e708      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dbe:	460f      	mov	r7, r1
 8000dc0:	e6e6      	b.n	8000b90 <__udivmoddi4+0x60>
 8000dc2:	4618      	mov	r0, r3
 8000dc4:	e6fb      	b.n	8000bbe <__udivmoddi4+0x8e>
 8000dc6:	4543      	cmp	r3, r8
 8000dc8:	d2ab      	bcs.n	8000d22 <__udivmoddi4+0x1f2>
 8000dca:	ebb8 0102 	subs.w	r1, r8, r2
 8000dce:	eb69 020c 	sbc.w	r2, r9, ip
 8000dd2:	3801      	subs	r0, #1
 8000dd4:	4696      	mov	lr, r2
 8000dd6:	e7a4      	b.n	8000d22 <__udivmoddi4+0x1f2>
 8000dd8:	4618      	mov	r0, r3
 8000dda:	e7e8      	b.n	8000dae <__udivmoddi4+0x27e>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	e795      	b.n	8000d0c <__udivmoddi4+0x1dc>
 8000de0:	4607      	mov	r7, r0
 8000de2:	e7cf      	b.n	8000d84 <__udivmoddi4+0x254>
 8000de4:	4681      	mov	r9, r0
 8000de6:	e77b      	b.n	8000ce0 <__udivmoddi4+0x1b0>
 8000de8:	3802      	subs	r0, #2
 8000dea:	442c      	add	r4, r5
 8000dec:	e747      	b.n	8000c7e <__udivmoddi4+0x14e>
 8000dee:	f1ae 0e02 	sub.w	lr, lr, #2
 8000df2:	442b      	add	r3, r5
 8000df4:	e72f      	b.n	8000c56 <__udivmoddi4+0x126>
 8000df6:	4638      	mov	r0, r7
 8000df8:	e707      	b.n	8000c0a <__udivmoddi4+0xda>
 8000dfa:	4637      	mov	r7, r6
 8000dfc:	e6e8      	b.n	8000bd0 <__udivmoddi4+0xa0>
 8000dfe:	bf00      	nop

08000e00 <__aeabi_idiv0>:
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e04:	b480      	push	{r7}
 8000e06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e08:	4b04      	ldr	r3, [pc, #16]	; (8000e1c <__NVIC_GetPriorityGrouping+0x18>)
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	f003 0307 	and.w	r3, r3, #7
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	bc80      	pop	{r7}
 8000e18:	4770      	bx	lr
 8000e1a:	bf00      	nop
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b083      	sub	sp, #12
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	4603      	mov	r3, r0
 8000e28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	db0b      	blt.n	8000e4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	f003 021f 	and.w	r2, r3, #31
 8000e38:	4906      	ldr	r1, [pc, #24]	; (8000e54 <__NVIC_EnableIRQ+0x34>)
 8000e3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e3e:	095b      	lsrs	r3, r3, #5
 8000e40:	2001      	movs	r0, #1
 8000e42:	fa00 f202 	lsl.w	r2, r0, r2
 8000e46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e4a:	bf00      	nop
 8000e4c:	370c      	adds	r7, #12
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr
 8000e54:	e000e100 	.word	0xe000e100

08000e58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b083      	sub	sp, #12
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	4603      	mov	r3, r0
 8000e60:	6039      	str	r1, [r7, #0]
 8000e62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db0a      	blt.n	8000e82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	490c      	ldr	r1, [pc, #48]	; (8000ea4 <__NVIC_SetPriority+0x4c>)
 8000e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e76:	0112      	lsls	r2, r2, #4
 8000e78:	b2d2      	uxtb	r2, r2
 8000e7a:	440b      	add	r3, r1
 8000e7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e80:	e00a      	b.n	8000e98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e82:	683b      	ldr	r3, [r7, #0]
 8000e84:	b2da      	uxtb	r2, r3
 8000e86:	4908      	ldr	r1, [pc, #32]	; (8000ea8 <__NVIC_SetPriority+0x50>)
 8000e88:	79fb      	ldrb	r3, [r7, #7]
 8000e8a:	f003 030f 	and.w	r3, r3, #15
 8000e8e:	3b04      	subs	r3, #4
 8000e90:	0112      	lsls	r2, r2, #4
 8000e92:	b2d2      	uxtb	r2, r2
 8000e94:	440b      	add	r3, r1
 8000e96:	761a      	strb	r2, [r3, #24]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	e000e100 	.word	0xe000e100
 8000ea8:	e000ed00 	.word	0xe000ed00

08000eac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b089      	sub	sp, #36	; 0x24
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	f003 0307 	and.w	r3, r3, #7
 8000ebe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ec0:	69fb      	ldr	r3, [r7, #28]
 8000ec2:	f1c3 0307 	rsb	r3, r3, #7
 8000ec6:	2b04      	cmp	r3, #4
 8000ec8:	bf28      	it	cs
 8000eca:	2304      	movcs	r3, #4
 8000ecc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ece:	69fb      	ldr	r3, [r7, #28]
 8000ed0:	3304      	adds	r3, #4
 8000ed2:	2b06      	cmp	r3, #6
 8000ed4:	d902      	bls.n	8000edc <NVIC_EncodePriority+0x30>
 8000ed6:	69fb      	ldr	r3, [r7, #28]
 8000ed8:	3b03      	subs	r3, #3
 8000eda:	e000      	b.n	8000ede <NVIC_EncodePriority+0x32>
 8000edc:	2300      	movs	r3, #0
 8000ede:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ee0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ee4:	69bb      	ldr	r3, [r7, #24]
 8000ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8000eea:	43da      	mvns	r2, r3
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	401a      	ands	r2, r3
 8000ef0:	697b      	ldr	r3, [r7, #20]
 8000ef2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ef4:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	fa01 f303 	lsl.w	r3, r1, r3
 8000efe:	43d9      	mvns	r1, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f04:	4313      	orrs	r3, r2
         );
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3724      	adds	r7, #36	; 0x24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bc80      	pop	{r7}
 8000f0e:	4770      	bx	lr

08000f10 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	601a      	str	r2, [r3, #0]
}
 8000f24:	bf00      	nop
 8000f26:	370c      	adds	r7, #12
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bc80      	pop	{r7}
 8000f2c:	4770      	bx	lr

08000f2e <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
 8000f36:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000f40:	f023 0307 	bic.w	r3, r3, #7
 8000f44:	683a      	ldr	r2, [r7, #0]
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	609a      	str	r2, [r3, #8]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bc80      	pop	{r7}
 8000f54:	4770      	bx	lr

08000f56 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8000f56:	b480      	push	{r7}
 8000f58:	b083      	sub	sp, #12
 8000f5a:	af00      	add	r7, sp, #0
 8000f5c:	6078      	str	r0, [r7, #4]
 8000f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	685b      	ldr	r3, [r3, #4]
 8000f64:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	605a      	str	r2, [r3, #4]
}
 8000f70:	bf00      	nop
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bc80      	pop	{r7}
 8000f78:	4770      	bx	lr

08000f7a <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	b083      	sub	sp, #12
 8000f7e:	af00      	add	r7, sp, #0
 8000f80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	689b      	ldr	r3, [r3, #8]
 8000f86:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bc80      	pop	{r7}
 8000f96:	4770      	bx	lr

08000f98 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	b083      	sub	sp, #12
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	f043 0201 	orr.w	r2, r3, #1
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	60da      	str	r2, [r3, #12]
}
 8000fac:	bf00      	nop
 8000fae:	370c      	adds	r7, #12
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bc80      	pop	{r7}
 8000fb4:	4770      	bx	lr
	...

08000fb8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
  *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b085      	sub	sp, #20
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000fc0:	4b08      	ldr	r3, [pc, #32]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fc4:	4907      	ldr	r1, [pc, #28]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000fcc:	4b05      	ldr	r3, [pc, #20]	; (8000fe4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000fce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
}
 8000fd8:	bf00      	nop
 8000fda:	3714      	adds	r7, #20
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bc80      	pop	{r7}
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop
 8000fe4:	40023800 	.word	0x40023800

08000fe8 <HAL_GPIO_EXTI_Callback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{ // Strobe CHK
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	4603      	mov	r3, r0
 8000ff0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & STROBE0_Pin)
 8000ff2:	88fb      	ldrh	r3, [r7, #6]
 8000ff4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d00c      	beq.n	8001016 <HAL_GPIO_EXTI_Callback+0x2e>
	{
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8000ffc:	2101      	movs	r1, #1
 8000ffe:	4835      	ldr	r0, [pc, #212]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001000:	f005 fb09 	bl	8006616 <HAL_GPIO_TogglePin>
		stbchk0 = 1;
 8001004:	4b34      	ldr	r3, [pc, #208]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001006:	2201      	movs	r2, #1
 8001008:	701a      	strb	r2, [r3, #0]
		stb0++;
 800100a:	4b34      	ldr	r3, [pc, #208]	; (80010dc <HAL_GPIO_EXTI_Callback+0xf4>)
 800100c:	881b      	ldrh	r3, [r3, #0]
 800100e:	3301      	adds	r3, #1
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b32      	ldr	r3, [pc, #200]	; (80010dc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001014:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE1_Pin)
 8001016:	88fb      	ldrh	r3, [r7, #6]
 8001018:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00c      	beq.n	800103a <HAL_GPIO_EXTI_Callback+0x52>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001020:	2180      	movs	r1, #128	; 0x80
 8001022:	482c      	ldr	r0, [pc, #176]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001024:	f005 faf7 	bl	8006616 <HAL_GPIO_TogglePin>
		stbchk1 = 1;
 8001028:	4b2d      	ldr	r3, [pc, #180]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800102a:	2201      	movs	r2, #1
 800102c:	701a      	strb	r2, [r3, #0]
		stb1++;
 800102e:	4b2d      	ldr	r3, [pc, #180]	; (80010e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	3301      	adds	r3, #1
 8001034:	b29a      	uxth	r2, r3
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001038:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE2_Pin)
 800103a:	88fb      	ldrh	r3, [r7, #6]
 800103c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001040:	2b00      	cmp	r3, #0
 8001042:	d008      	beq.n	8001056 <HAL_GPIO_EXTI_Callback+0x6e>
	{
		//HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
		stbchk2 = 1;
 8001044:	4b28      	ldr	r3, [pc, #160]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 8001046:	2201      	movs	r2, #1
 8001048:	701a      	strb	r2, [r3, #0]
		stb2++;
 800104a:	4b28      	ldr	r3, [pc, #160]	; (80010ec <HAL_GPIO_EXTI_Callback+0x104>)
 800104c:	881b      	ldrh	r3, [r3, #0]
 800104e:	3301      	adds	r3, #1
 8001050:	b29a      	uxth	r2, r3
 8001052:	4b26      	ldr	r3, [pc, #152]	; (80010ec <HAL_GPIO_EXTI_Callback+0x104>)
 8001054:	801a      	strh	r2, [r3, #0]
	}
	if (GPIO_Pin & STROBE3_Pin)
 8001056:	88fb      	ldrh	r3, [r7, #6]
 8001058:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800105c:	2b00      	cmp	r3, #0
 800105e:	d008      	beq.n	8001072 <HAL_GPIO_EXTI_Callback+0x8a>
	{
		stbchk3 = 1;
 8001060:	4b23      	ldr	r3, [pc, #140]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]
		stb3++;
 8001066:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001068:	881b      	ldrh	r3, [r3, #0]
 800106a:	3301      	adds	r3, #1
 800106c:	b29a      	uxth	r2, r3
 800106e:	4b21      	ldr	r3, [pc, #132]	; (80010f4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001070:	801a      	strh	r2, [r3, #0]
	 {
	 stb_all++;
	 HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, SET);
	 }
	 */
	if ((stbchk0 == 1 && stbchk1) == 1 || (stbchk2 == 1 && stbchk3 == 1)) // if (stbchk0 == 1 && stbchk1 == 1 && stbchk2 == 1 && stbchk3 == 1)
 8001072:	4b19      	ldr	r3, [pc, #100]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d105      	bne.n	8001086 <HAL_GPIO_EXTI_Callback+0x9e>
 800107a:	4b19      	ldr	r3, [pc, #100]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <HAL_GPIO_EXTI_Callback+0x9e>
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <HAL_GPIO_EXTI_Callback+0xa0>
 8001086:	2300      	movs	r3, #0
 8001088:	2b01      	cmp	r3, #1
 800108a:	d007      	beq.n	800109c <HAL_GPIO_EXTI_Callback+0xb4>
 800108c:	4b16      	ldr	r3, [pc, #88]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d11a      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xe2>
 8001094:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d116      	bne.n	80010ca <HAL_GPIO_EXTI_Callback+0xe2>
	{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800109c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010a0:	480c      	ldr	r0, [pc, #48]	; (80010d4 <HAL_GPIO_EXTI_Callback+0xec>)
 80010a2:	f005 fab8 	bl	8006616 <HAL_GPIO_TogglePin>
		HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ac:	4812      	ldr	r0, [pc, #72]	; (80010f8 <HAL_GPIO_EXTI_Callback+0x110>)
 80010ae:	f005 fa9a 	bl	80065e6 <HAL_GPIO_WritePin>
		stbchk0 = 0;
 80010b2:	4b09      	ldr	r3, [pc, #36]	; (80010d8 <HAL_GPIO_EXTI_Callback+0xf0>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	701a      	strb	r2, [r3, #0]
		stbchk1 = 0;
 80010b8:	4b09      	ldr	r3, [pc, #36]	; (80010e0 <HAL_GPIO_EXTI_Callback+0xf8>)
 80010ba:	2200      	movs	r2, #0
 80010bc:	701a      	strb	r2, [r3, #0]
		stbchk2 = 0;
 80010be:	4b0a      	ldr	r3, [pc, #40]	; (80010e8 <HAL_GPIO_EXTI_Callback+0x100>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	701a      	strb	r2, [r3, #0]
		stbchk3 = 0;
 80010c4:	4b0a      	ldr	r3, [pc, #40]	; (80010f0 <HAL_GPIO_EXTI_Callback+0x108>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
	}
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bd80      	pop	{r7, pc}
 80010d2:	bf00      	nop
 80010d4:	40020400 	.word	0x40020400
 80010d8:	20000f6c 	.word	0x20000f6c
 80010dc:	20000d3c 	.word	0x20000d3c
 80010e0:	20000a18 	.word	0x20000a18
 80010e4:	2000090a 	.word	0x2000090a
 80010e8:	20001108 	.word	0x20001108
 80010ec:	20000860 	.word	0x20000860
 80010f0:	20000908 	.word	0x20000908
 80010f4:	20000f6e 	.word	0x20000f6e
 80010f8:	40021000 	.word	0x40021000

080010fc <CAN_Transmit>:

void CAN_Transmit(int data)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
	TxMailBox = HAL_CAN_GetTxMailboxesFreeLevel(&hcan1);
 8001104:	4809      	ldr	r0, [pc, #36]	; (800112c <CAN_Transmit+0x30>)
 8001106:	f002 fc61 	bl	80039cc <HAL_CAN_GetTxMailboxesFreeLevel>
 800110a:	4602      	mov	r2, r0
 800110c:	4b08      	ldr	r3, [pc, #32]	; (8001130 <CAN_Transmit+0x34>)
 800110e:	601a      	str	r2, [r3, #0]
	TxData[0] = data;
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	b2da      	uxtb	r2, r3
 8001114:	4b07      	ldr	r3, [pc, #28]	; (8001134 <CAN_Transmit+0x38>)
 8001116:	701a      	strb	r2, [r3, #0]
	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailBox);
 8001118:	4b05      	ldr	r3, [pc, #20]	; (8001130 <CAN_Transmit+0x34>)
 800111a:	4a06      	ldr	r2, [pc, #24]	; (8001134 <CAN_Transmit+0x38>)
 800111c:	4906      	ldr	r1, [pc, #24]	; (8001138 <CAN_Transmit+0x3c>)
 800111e:	4803      	ldr	r0, [pc, #12]	; (800112c <CAN_Transmit+0x30>)
 8001120:	f002 fb7a 	bl	8003818 <HAL_CAN_AddTxMessage>
}
 8001124:	bf00      	nop
 8001126:	3708      	adds	r7, #8
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	2000103c 	.word	0x2000103c
 8001130:	200008a4 	.word	0x200008a4
 8001134:	20000cac 	.word	0x20000cac
 8001138:	20001064 	.word	0x20001064

0800113c <ADC_Print>:
	LL_TIM_ClearFlag_UPDATE(TIM3);
	LL_TIM_EnableCounter(TIM3);
}

void ADC_Print()
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*) adcValue, 4);
 8001142:	2204      	movs	r2, #4
 8001144:	491d      	ldr	r1, [pc, #116]	; (80011bc <ADC_Print+0x80>)
 8001146:	481e      	ldr	r0, [pc, #120]	; (80011c0 <ADC_Print+0x84>)
 8001148:	f001 fd42 	bl	8002bd0 <HAL_ADC_Start_DMA>
	for (int i = 0; i < 4; i++)
 800114c:	2300      	movs	r3, #0
 800114e:	607b      	str	r3, [r7, #4]
 8001150:	e008      	b.n	8001164 <ADC_Print+0x28>
	{
		HAL_DMA_PollForTransfer(&hdma_adc1, HAL_DMA_FULL_TRANSFER, 1000);
 8001152:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001156:	2100      	movs	r1, #0
 8001158:	481a      	ldr	r0, [pc, #104]	; (80011c4 <ADC_Print+0x88>)
 800115a:	f003 f95c 	bl	8004416 <HAL_DMA_PollForTransfer>
	for (int i = 0; i < 4; i++)
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	3301      	adds	r3, #1
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	2b03      	cmp	r3, #3
 8001168:	ddf3      	ble.n	8001152 <ADC_Print+0x16>
	}
	HAL_ADC_Stop_DMA(&hadc1);
 800116a:	4815      	ldr	r0, [pc, #84]	; (80011c0 <ADC_Print+0x84>)
 800116c:	f001 fe0e 	bl	8002d8c <HAL_ADC_Stop_DMA>
	switch (setcdsvalue)
 8001170:	4b15      	ldr	r3, [pc, #84]	; (80011c8 <ADC_Print+0x8c>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	3b01      	subs	r3, #1
 8001176:	2b03      	cmp	r3, #3
 8001178:	d80a      	bhi.n	8001190 <ADC_Print+0x54>
 800117a:	a201      	add	r2, pc, #4	; (adr r2, 8001180 <ADC_Print+0x44>)
 800117c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001180:	080011a3 	.word	0x080011a3
 8001184:	080011a3 	.word	0x080011a3
 8001188:	080011a3 	.word	0x080011a3
 800118c:	080011a3 	.word	0x080011a3
	case 4:
		break;
		sprintf(buf, "#%04d%04d%04d%04d\r\n", adcValue[0], adcValue[1],
				adcValue[2], adcValue[3]);
	default:
		sprintf(buf, "#%04d%04d\r\n", adcValue[0], adcValue[1]);
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <ADC_Print+0x80>)
 8001192:	681a      	ldr	r2, [r3, #0]
 8001194:	4b09      	ldr	r3, [pc, #36]	; (80011bc <ADC_Print+0x80>)
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	490c      	ldr	r1, [pc, #48]	; (80011cc <ADC_Print+0x90>)
 800119a:	480d      	ldr	r0, [pc, #52]	; (80011d0 <ADC_Print+0x94>)
 800119c:	f013 faa8 	bl	80146f0 <siprintf>
		break;
 80011a0:	e000      	b.n	80011a4 <ADC_Print+0x68>
		break;
 80011a2:	bf00      	nop
	}
	CDC_Transmit_FS((uint8_t*) buf, strlen(buf));
 80011a4:	480a      	ldr	r0, [pc, #40]	; (80011d0 <ADC_Print+0x94>)
 80011a6:	f7ff f80f 	bl	80001c8 <strlen>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4619      	mov	r1, r3
 80011ae:	4808      	ldr	r0, [pc, #32]	; (80011d0 <ADC_Print+0x94>)
 80011b0:	f012 f8e6 	bl	8013380 <CDC_Transmit_FS>
}
 80011b4:	bf00      	nop
 80011b6:	3708      	adds	r7, #8
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200010f8 	.word	0x200010f8
 80011c0:	2000090c 	.word	0x2000090c
 80011c4:	200009b8 	.word	0x200009b8
 80011c8:	20000909 	.word	0x20000909
 80011cc:	08016790 	.word	0x08016790
 80011d0:	20000f70 	.word	0x20000f70

080011d4 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 80011da:	4b44      	ldr	r3, [pc, #272]	; (80012ec <main+0x118>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	607b      	str	r3, [r7, #4]

	stb0 = 0;
 80011e0:	4b43      	ldr	r3, [pc, #268]	; (80012f0 <main+0x11c>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	801a      	strh	r2, [r3, #0]
	stb1 = 0;
 80011e6:	4b43      	ldr	r3, [pc, #268]	; (80012f4 <main+0x120>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	801a      	strh	r2, [r3, #0]
	stb2 = 0;
 80011ec:	4b42      	ldr	r3, [pc, #264]	; (80012f8 <main+0x124>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	801a      	strh	r2, [r3, #0]
	stb3 = 0;
 80011f2:	4b42      	ldr	r3, [pc, #264]	; (80012fc <main+0x128>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	801a      	strh	r2, [r3, #0]
	stb_all = 0;
 80011f8:	4b41      	ldr	r3, [pc, #260]	; (8001300 <main+0x12c>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	801a      	strh	r2, [r3, #0]
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80011fe:	f001 fad3 	bl	80027a8 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001202:	f000 f895 	bl	8001330 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001206:	f000 fb61 	bl	80018cc <MX_GPIO_Init>
	MX_DMA_Init();
 800120a:	f000 fb01 	bl	8001810 <MX_DMA_Init>
	MX_USART3_UART_Init();
 800120e:	f000 fad5 	bl	80017bc <MX_USART3_UART_Init>
	MX_USB_DEVICE_Init();
 8001212:	f011 fd89 	bl	8012d28 <MX_USB_DEVICE_Init>
	MX_TIM3_Init();
 8001216:	f000 fa0f 	bl	8001638 <MX_TIM3_Init>
	MX_ADC1_Init();
 800121a:	f000 f8d1 	bl	80013c0 <MX_ADC1_Init>
	MX_SDIO_SD_Init();
 800121e:	f000 f9b5 	bl	800158c <MX_SDIO_SD_Init>
	MX_TIM8_Init();
 8001222:	f000 fa49 	bl	80016b8 <MX_TIM8_Init>
	MX_FATFS_Init();
 8001226:	f00b fc9d 	bl	800cb64 <MX_FATFS_Init>
	MX_LWIP_Init();
 800122a:	f00b fd85 	bl	800cd38 <MX_LWIP_Init>
	MX_SPI2_Init();
 800122e:	f000 f9cd 	bl	80015cc <MX_SPI2_Init>
	MX_CAN1_Init();
 8001232:	f000 f941 	bl	80014b8 <MX_CAN1_Init>
	MX_USART2_UART_Init();
 8001236:	f000 fa97 	bl	8001768 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */
	LL_TIM_EnableIT_UPDATE(TIM3);
 800123a:	4832      	ldr	r0, [pc, #200]	; (8001304 <main+0x130>)
 800123c:	f7ff feac 	bl	8000f98 <LL_TIM_EnableIT_UPDATE>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_1); // DMI TIMER
 8001240:	2100      	movs	r1, #0
 8001242:	4831      	ldr	r0, [pc, #196]	; (8001308 <main+0x134>)
 8001244:	f008 fe2f 	bl	8009ea6 <HAL_TIM_Encoder_Start>
	//udp_echoserver_init(); // UDP

	HAL_CAN_Start(&hcan1); // CANBUS
 8001248:	4830      	ldr	r0, [pc, #192]	; (800130c <main+0x138>)
 800124a:	f002 faa1 	bl	8003790 <HAL_CAN_Start>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 800124e:	2102      	movs	r1, #2
 8001250:	482e      	ldr	r0, [pc, #184]	; (800130c <main+0x138>)
 8001252:	f002 fbef 	bl	8003a34 <HAL_CAN_ActivateNotification>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	UFlag = 0;
 8001256:	4b2e      	ldr	r3, [pc, #184]	; (8001310 <main+0x13c>)
 8001258:	2200      	movs	r2, #0
 800125a:	701a      	strb	r2, [r3, #0]
	bFlag = 0;
 800125c:	4b2d      	ldr	r3, [pc, #180]	; (8001314 <main+0x140>)
 800125e:	2200      	movs	r2, #0
 8001260:	701a      	strb	r2, [r3, #0]

	while (1)
	{
		// MX_LWIP_Process();
		// UDP_INPUT();
		switch (UFlag)
 8001262:	4b2b      	ldr	r3, [pc, #172]	; (8001310 <main+0x13c>)
 8001264:	781b      	ldrb	r3, [r3, #0]
 8001266:	2b01      	cmp	r3, #1
 8001268:	d11b      	bne.n	80012a2 <main+0xce>
		{
		/* Key board Input */
		case 1:
			CDC_Transmit_FS((uint8_t*) "Input EncoderTargetCount\r\n", 26);
 800126a:	211a      	movs	r1, #26
 800126c:	482a      	ldr	r0, [pc, #168]	; (8001318 <main+0x144>)
 800126e:	f012 f887 	bl	8013380 <CDC_Transmit_FS>
			while (!EnterFlag)
 8001272:	bf00      	nop
 8001274:	4b29      	ldr	r3, [pc, #164]	; (800131c <main+0x148>)
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d0fb      	beq.n	8001274 <main+0xa0>
			{
			}
			EnterFlag = 0;
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <main+0x148>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
			encoderval = atoi(URxbuf);
 8001282:	4827      	ldr	r0, [pc, #156]	; (8001320 <main+0x14c>)
 8001284:	f012 fcbc 	bl	8013c00 <atoi>
 8001288:	4602      	mov	r2, r0
 800128a:	4b26      	ldr	r3, [pc, #152]	; (8001324 <main+0x150>)
 800128c:	601a      	str	r2, [r3, #0]
			wP.encoderTargetCount = encoderval;
 800128e:	4b25      	ldr	r3, [pc, #148]	; (8001324 <main+0x150>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	607b      	str	r3, [r7, #4]
			UFlag = 0;
 8001294:	4b1e      	ldr	r3, [pc, #120]	; (8001310 <main+0x13c>)
 8001296:	2200      	movs	r2, #0
 8001298:	701a      	strb	r2, [r3, #0]
			bFlag = 0;
 800129a:	4b1e      	ldr	r3, [pc, #120]	; (8001314 <main+0x140>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
			break;
 80012a0:	e002      	b.n	80012a8 <main+0xd4>
		default:
			UFlag = 0;
 80012a2:	4b1b      	ldr	r3, [pc, #108]	; (8001310 <main+0x13c>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
		}

		if (bFlag == 1)
 80012a8:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <main+0x140>)
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d0d8      	beq.n	8001262 <main+0x8e>
		{
			A_PLS_CNT = TIM8->CNT;
 80012b0:	4b1d      	ldr	r3, [pc, #116]	; (8001328 <main+0x154>)
 80012b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012b4:	b21a      	sxth	r2, r3
 80012b6:	4b1d      	ldr	r3, [pc, #116]	; (800132c <main+0x158>)
 80012b8:	801a      	strh	r2, [r3, #0]

			if (A_PLS_CNT >= wP.encoderTargetCount)
 80012ba:	4b1c      	ldr	r3, [pc, #112]	; (800132c <main+0x158>)
 80012bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012c0:	461a      	mov	r2, r3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	db05      	blt.n	80012d4 <main+0x100>
			{
				TIM8->CNT = 0;
 80012c8:	4b17      	ldr	r3, [pc, #92]	; (8001328 <main+0x154>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	625a      	str	r2, [r3, #36]	; 0x24
				ADC_Print();
 80012ce:	f7ff ff35 	bl	800113c <ADC_Print>
 80012d2:	e7c6      	b.n	8001262 <main+0x8e>
				//DSLR_Action(); // Driver Control
			}
			else if (A_PLS_CNT <= 0)
 80012d4:	4b15      	ldr	r3, [pc, #84]	; (800132c <main+0x158>)
 80012d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	dcc1      	bgt.n	8001262 <main+0x8e>
			{
				A_PLS_CNT = 0;
 80012de:	4b13      	ldr	r3, [pc, #76]	; (800132c <main+0x158>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	801a      	strh	r2, [r3, #0]
				//B_PLS_CNT = 0;
				TIM8->CNT = 0;
 80012e4:	4b10      	ldr	r3, [pc, #64]	; (8001328 <main+0x154>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	625a      	str	r2, [r3, #36]	; 0x24
		switch (UFlag)
 80012ea:	e7ba      	b.n	8001262 <main+0x8e>
 80012ec:	080e0000 	.word	0x080e0000
 80012f0:	20000d3c 	.word	0x20000d3c
 80012f4:	2000090a 	.word	0x2000090a
 80012f8:	20000860 	.word	0x20000860
 80012fc:	20000f6e 	.word	0x20000f6e
 8001300:	20000cb4 	.word	0x20000cb4
 8001304:	40000400 	.word	0x40000400
 8001308:	20000818 	.word	0x20000818
 800130c:	2000103c 	.word	0x2000103c
 8001310:	2000045d 	.word	0x2000045d
 8001314:	2000045c 	.word	0x2000045c
 8001318:	0801679c 	.word	0x0801679c
 800131c:	2000045e 	.word	0x2000045e
 8001320:	200079c4 	.word	0x200079c4
 8001324:	20000460 	.word	0x20000460
 8001328:	40010400 	.word	0x40010400
 800132c:	20000458 	.word	0x20000458

08001330 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b092      	sub	sp, #72	; 0x48
 8001334:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8001336:	f107 0318 	add.w	r3, r7, #24
 800133a:	2230      	movs	r2, #48	; 0x30
 800133c:	2100      	movs	r1, #0
 800133e:	4618      	mov	r0, r3
 8001340:	f012 fcb0 	bl	8013ca4 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001352:	2302      	movs	r3, #2
 8001354:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001356:	2301      	movs	r3, #1
 8001358:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800135a:	2310      	movs	r3, #16
 800135c:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800135e:	2302      	movs	r3, #2
 8001360:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001362:	2300      	movs	r3, #0
 8001364:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLM = 13;
 8001366:	230d      	movs	r3, #13
 8001368:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLN = 195;
 800136a:	23c3      	movs	r3, #195	; 0xc3
 800136c:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800136e:	2302      	movs	r3, #2
 8001370:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLQ = 5;
 8001372:	2305      	movs	r3, #5
 8001374:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001376:	f107 0318 	add.w	r3, r7, #24
 800137a:	4618      	mov	r0, r3
 800137c:	f006 fad2 	bl	8007924 <HAL_RCC_OscConfig>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <SystemClock_Config+0x5a>
	{
		Error_Handler();
 8001386:	f000 fbb3 	bl	8001af0 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800138a:	230f      	movs	r3, #15
 800138c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800138e:	2302      	movs	r3, #2
 8001390:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001392:	2300      	movs	r3, #0
 8001394:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001396:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800139a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800139c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013a0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80013a2:	1d3b      	adds	r3, r7, #4
 80013a4:	2103      	movs	r1, #3
 80013a6:	4618      	mov	r0, r3
 80013a8:	f006 fd0c 	bl	8007dc4 <HAL_RCC_ClockConfig>
 80013ac:	4603      	mov	r3, r0
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d001      	beq.n	80013b6 <SystemClock_Config+0x86>
	{
		Error_Handler();
 80013b2:	f000 fb9d 	bl	8001af0 <Error_Handler>
	}
}
 80013b6:	bf00      	nop
 80013b8:	3748      	adds	r7, #72	; 0x48
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}
	...

080013c0 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b084      	sub	sp, #16
 80013c4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig =
 80013c6:	463b      	mov	r3, r7
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN ADC1_Init 1 */

	/* USER CODE END ADC1_Init 1 */
	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80013d2:	4b36      	ldr	r3, [pc, #216]	; (80014ac <MX_ADC1_Init+0xec>)
 80013d4:	4a36      	ldr	r2, [pc, #216]	; (80014b0 <MX_ADC1_Init+0xf0>)
 80013d6:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80013d8:	4b34      	ldr	r3, [pc, #208]	; (80014ac <MX_ADC1_Init+0xec>)
 80013da:	2200      	movs	r2, #0
 80013dc:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_10B;
 80013de:	4b33      	ldr	r3, [pc, #204]	; (80014ac <MX_ADC1_Init+0xec>)
 80013e0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80013e4:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = ENABLE;
 80013e6:	4b31      	ldr	r3, [pc, #196]	; (80014ac <MX_ADC1_Init+0xec>)
 80013e8:	2201      	movs	r2, #1
 80013ea:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80013ec:	4b2f      	ldr	r3, [pc, #188]	; (80014ac <MX_ADC1_Init+0xec>)
 80013ee:	2200      	movs	r2, #0
 80013f0:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013f2:	4b2e      	ldr	r3, [pc, #184]	; (80014ac <MX_ADC1_Init+0xec>)
 80013f4:	2200      	movs	r2, #0
 80013f6:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013fa:	4b2c      	ldr	r3, [pc, #176]	; (80014ac <MX_ADC1_Init+0xec>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	62da      	str	r2, [r3, #44]	; 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001400:	4b2a      	ldr	r3, [pc, #168]	; (80014ac <MX_ADC1_Init+0xec>)
 8001402:	4a2c      	ldr	r2, [pc, #176]	; (80014b4 <MX_ADC1_Init+0xf4>)
 8001404:	629a      	str	r2, [r3, #40]	; 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001406:	4b29      	ldr	r3, [pc, #164]	; (80014ac <MX_ADC1_Init+0xec>)
 8001408:	2200      	movs	r2, #0
 800140a:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 4;
 800140c:	4b27      	ldr	r3, [pc, #156]	; (80014ac <MX_ADC1_Init+0xec>)
 800140e:	2204      	movs	r2, #4
 8001410:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 8001412:	4b26      	ldr	r3, [pc, #152]	; (80014ac <MX_ADC1_Init+0xec>)
 8001414:	2200      	movs	r2, #0
 8001416:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800141a:	4b24      	ldr	r3, [pc, #144]	; (80014ac <MX_ADC1_Init+0xec>)
 800141c:	2201      	movs	r2, #1
 800141e:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001420:	4822      	ldr	r0, [pc, #136]	; (80014ac <MX_ADC1_Init+0xec>)
 8001422:	f001 fa51 	bl	80028c8 <HAL_ADC_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_ADC1_Init+0x70>
	{
		Error_Handler();
 800142c:	f000 fb60 	bl	8001af0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_3;
 8001430:	2303      	movs	r3, #3
 8001432:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 8001434:	2301      	movs	r3, #1
 8001436:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001438:	2300      	movs	r3, #0
 800143a:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143c:	463b      	mov	r3, r7
 800143e:	4619      	mov	r1, r3
 8001440:	481a      	ldr	r0, [pc, #104]	; (80014ac <MX_ADC1_Init+0xec>)
 8001442:	f001 fd19 	bl	8002e78 <HAL_ADC_ConfigChannel>
 8001446:	4603      	mov	r3, r0
 8001448:	2b00      	cmp	r3, #0
 800144a:	d001      	beq.n	8001450 <MX_ADC1_Init+0x90>
	{
		Error_Handler();
 800144c:	f000 fb50 	bl	8001af0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_4;
 8001450:	2304      	movs	r3, #4
 8001452:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 2;
 8001454:	2302      	movs	r3, #2
 8001456:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001458:	463b      	mov	r3, r7
 800145a:	4619      	mov	r1, r3
 800145c:	4813      	ldr	r0, [pc, #76]	; (80014ac <MX_ADC1_Init+0xec>)
 800145e:	f001 fd0b 	bl	8002e78 <HAL_ADC_ConfigChannel>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <MX_ADC1_Init+0xac>
	{
		Error_Handler();
 8001468:	f000 fb42 	bl	8001af0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_5;
 800146c:	2305      	movs	r3, #5
 800146e:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 3;
 8001470:	2303      	movs	r3, #3
 8001472:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001474:	463b      	mov	r3, r7
 8001476:	4619      	mov	r1, r3
 8001478:	480c      	ldr	r0, [pc, #48]	; (80014ac <MX_ADC1_Init+0xec>)
 800147a:	f001 fcfd 	bl	8002e78 <HAL_ADC_ConfigChannel>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_ADC1_Init+0xc8>
	{
		Error_Handler();
 8001484:	f000 fb34 	bl	8001af0 <Error_Handler>
	}
	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_6;
 8001488:	2306      	movs	r3, #6
 800148a:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 4;
 800148c:	2304      	movs	r3, #4
 800148e:	607b      	str	r3, [r7, #4]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001490:	463b      	mov	r3, r7
 8001492:	4619      	mov	r1, r3
 8001494:	4805      	ldr	r0, [pc, #20]	; (80014ac <MX_ADC1_Init+0xec>)
 8001496:	f001 fcef 	bl	8002e78 <HAL_ADC_ConfigChannel>
 800149a:	4603      	mov	r3, r0
 800149c:	2b00      	cmp	r3, #0
 800149e:	d001      	beq.n	80014a4 <MX_ADC1_Init+0xe4>
	{
		Error_Handler();
 80014a0:	f000 fb26 	bl	8001af0 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 80014a4:	bf00      	nop
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	2000090c 	.word	0x2000090c
 80014b0:	40012000 	.word	0x40012000
 80014b4:	0f000001 	.word	0x0f000001

080014b8 <MX_CAN1_Init>:
 * @brief CAN1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_CAN1_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08a      	sub	sp, #40	; 0x28
 80014bc:	af00      	add	r7, sp, #0
	/* USER CODE END CAN1_Init 0 */

	/* USER CODE BEGIN CAN1_Init 1 */

	/* USER CODE END CAN1_Init 1 */
	hcan1.Instance = CAN1;
 80014be:	4b30      	ldr	r3, [pc, #192]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014c0:	4a30      	ldr	r2, [pc, #192]	; (8001584 <MX_CAN1_Init+0xcc>)
 80014c2:	601a      	str	r2, [r3, #0]
	hcan1.Init.Prescaler = 3;
 80014c4:	4b2e      	ldr	r3, [pc, #184]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014c6:	2203      	movs	r2, #3
 80014c8:	605a      	str	r2, [r3, #4]
	hcan1.Init.Mode = CAN_MODE_NORMAL;
 80014ca:	4b2d      	ldr	r3, [pc, #180]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
	hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80014d0:	4b2b      	ldr	r3, [pc, #172]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
	hcan1.Init.TimeSeg1 = CAN_BS1_8TQ;
 80014d6:	4b2a      	ldr	r3, [pc, #168]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014d8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 80014dc:	611a      	str	r2, [r3, #16]
	hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80014de:	4b28      	ldr	r3, [pc, #160]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	615a      	str	r2, [r3, #20]
	hcan1.Init.TimeTriggeredMode = DISABLE;
 80014e4:	4b26      	ldr	r3, [pc, #152]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	761a      	strb	r2, [r3, #24]
	hcan1.Init.AutoBusOff = DISABLE;
 80014ea:	4b25      	ldr	r3, [pc, #148]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	765a      	strb	r2, [r3, #25]
	hcan1.Init.AutoWakeUp = DISABLE;
 80014f0:	4b23      	ldr	r3, [pc, #140]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	769a      	strb	r2, [r3, #26]
	hcan1.Init.AutoRetransmission = DISABLE;
 80014f6:	4b22      	ldr	r3, [pc, #136]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	76da      	strb	r2, [r3, #27]
	hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014fc:	4b20      	ldr	r3, [pc, #128]	; (8001580 <MX_CAN1_Init+0xc8>)
 80014fe:	2200      	movs	r2, #0
 8001500:	771a      	strb	r2, [r3, #28]
	hcan1.Init.TransmitFifoPriority = DISABLE;
 8001502:	4b1f      	ldr	r3, [pc, #124]	; (8001580 <MX_CAN1_Init+0xc8>)
 8001504:	2200      	movs	r2, #0
 8001506:	775a      	strb	r2, [r3, #29]
	if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001508:	481d      	ldr	r0, [pc, #116]	; (8001580 <MX_CAN1_Init+0xc8>)
 800150a:	f001 ff66 	bl	80033da <HAL_CAN_Init>
 800150e:	4603      	mov	r3, r0
 8001510:	2b00      	cmp	r3, #0
 8001512:	d001      	beq.n	8001518 <MX_CAN1_Init+0x60>
	{
		Error_Handler();
 8001514:	f000 faec 	bl	8001af0 <Error_Handler>
	}
	/* USER CODE BEGIN CAN1_Init 2 */
	sFilterConfig.FilterBank = 0;
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800151c:	2300      	movs	r3, #0
 800151e:	61bb      	str	r3, [r7, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001520:	2301      	movs	r3, #1
 8001522:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterIdHigh = 0x0000 << 5;
 8001524:	2300      	movs	r3, #0
 8001526:	603b      	str	r3, [r7, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
	sFilterConfig.FilterMaskIdHigh = 0x0000 << 5;
 800152c:	2300      	movs	r3, #0
 800152e:	60bb      	str	r3, [r7, #8]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8001530:	2300      	movs	r3, #0
 8001532:	60fb      	str	r3, [r7, #12]
	//sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterFIFOAssignment = 0;
 8001534:	2300      	movs	r3, #0
 8001536:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterActivation = ENABLE;
 8001538:	2301      	movs	r3, #1
 800153a:	623b      	str	r3, [r7, #32]
	//sFilterConfig.SlaveStartFilterBank = 14;
	sFilterConfig.SlaveStartFilterBank = 0;
 800153c:	2300      	movs	r3, #0
 800153e:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001540:	463b      	mov	r3, r7
 8001542:	4619      	mov	r1, r3
 8001544:	480e      	ldr	r0, [pc, #56]	; (8001580 <MX_CAN1_Init+0xc8>)
 8001546:	f002 f843 	bl	80035d0 <HAL_CAN_ConfigFilter>
 800154a:	4603      	mov	r3, r0
 800154c:	2b00      	cmp	r3, #0
 800154e:	d001      	beq.n	8001554 <MX_CAN1_Init+0x9c>
	{
		/* Filter configuration Error */
		Error_Handler();
 8001550:	f000 face 	bl	8001af0 <Error_Handler>
	}

	/*##-5- Configure Transmission process #####################################*/
	TxHeader.StdId = 0x01;
 8001554:	4b0c      	ldr	r3, [pc, #48]	; (8001588 <MX_CAN1_Init+0xd0>)
 8001556:	2201      	movs	r2, #1
 8001558:	601a      	str	r2, [r3, #0]
	TxHeader.ExtId = 0x01;
 800155a:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <MX_CAN1_Init+0xd0>)
 800155c:	2201      	movs	r2, #1
 800155e:	605a      	str	r2, [r3, #4]
	TxHeader.RTR = CAN_RTR_DATA;
 8001560:	4b09      	ldr	r3, [pc, #36]	; (8001588 <MX_CAN1_Init+0xd0>)
 8001562:	2200      	movs	r2, #0
 8001564:	60da      	str	r2, [r3, #12]
	TxHeader.IDE = CAN_ID_STD;
 8001566:	4b08      	ldr	r3, [pc, #32]	; (8001588 <MX_CAN1_Init+0xd0>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
	TxHeader.DLC = 8;
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <MX_CAN1_Init+0xd0>)
 800156e:	2208      	movs	r2, #8
 8001570:	611a      	str	r2, [r3, #16]
	TxHeader.TransmitGlobalTime = DISABLE;
 8001572:	4b05      	ldr	r3, [pc, #20]	; (8001588 <MX_CAN1_Init+0xd0>)
 8001574:	2200      	movs	r2, #0
 8001576:	751a      	strb	r2, [r3, #20]
	/* USER CODE END CAN1_Init 2 */

}
 8001578:	bf00      	nop
 800157a:	3728      	adds	r7, #40	; 0x28
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}
 8001580:	2000103c 	.word	0x2000103c
 8001584:	40006400 	.word	0x40006400
 8001588:	20001064 	.word	0x20001064

0800158c <MX_SDIO_SD_Init>:
 * @brief SDIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_SDIO_SD_Init(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
	/* USER CODE END SDIO_Init 0 */

	/* USER CODE BEGIN SDIO_Init 1 */

	/* USER CODE END SDIO_Init 1 */
	hsd.Instance = SDIO;
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 8001592:	4a0d      	ldr	r2, [pc, #52]	; (80015c8 <MX_SDIO_SD_Init+0x3c>)
 8001594:	601a      	str	r2, [r3, #0]
	hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8001596:	4b0b      	ldr	r3, [pc, #44]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 8001598:	2200      	movs	r2, #0
 800159a:	605a      	str	r2, [r3, #4]
	hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800159c:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 800159e:	2200      	movs	r2, #0
 80015a0:	609a      	str	r2, [r3, #8]
	hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80015a2:	4b08      	ldr	r3, [pc, #32]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	60da      	str	r2, [r3, #12]
	hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80015a8:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	611a      	str	r2, [r3, #16]
	hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80015ae:	4b05      	ldr	r3, [pc, #20]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 80015b0:	2200      	movs	r2, #0
 80015b2:	615a      	str	r2, [r3, #20]
	hsd.Init.ClockDiv = 1;
 80015b4:	4b03      	ldr	r3, [pc, #12]	; (80015c4 <MX_SDIO_SD_Init+0x38>)
 80015b6:	2201      	movs	r2, #1
 80015b8:	619a      	str	r2, [r3, #24]
	/* USER CODE BEGIN SDIO_Init 2 */

	/* USER CODE END SDIO_Init 2 */

}
 80015ba:	bf00      	nop
 80015bc:	46bd      	mov	sp, r7
 80015be:	bc80      	pop	{r7}
 80015c0:	4770      	bx	lr
 80015c2:	bf00      	nop
 80015c4:	20000cb8 	.word	0x20000cb8
 80015c8:	40012c00 	.word	0x40012c00

080015cc <MX_SPI2_Init>:
 * @brief SPI2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI2_Init(void)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI2_Init 1 */

	/* USER CODE END SPI2_Init 1 */
	/* SPI2 parameter configuration*/
	hspi2.Instance = SPI2;
 80015d0:	4b17      	ldr	r3, [pc, #92]	; (8001630 <MX_SPI2_Init+0x64>)
 80015d2:	4a18      	ldr	r2, [pc, #96]	; (8001634 <MX_SPI2_Init+0x68>)
 80015d4:	601a      	str	r2, [r3, #0]
	hspi2.Init.Mode = SPI_MODE_MASTER;
 80015d6:	4b16      	ldr	r3, [pc, #88]	; (8001630 <MX_SPI2_Init+0x64>)
 80015d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015dc:	605a      	str	r2, [r3, #4]
	hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <MX_SPI2_Init+0x64>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	609a      	str	r2, [r3, #8]
	hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80015e4:	4b12      	ldr	r3, [pc, #72]	; (8001630 <MX_SPI2_Init+0x64>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	60da      	str	r2, [r3, #12]
	hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80015ea:	4b11      	ldr	r3, [pc, #68]	; (8001630 <MX_SPI2_Init+0x64>)
 80015ec:	2200      	movs	r2, #0
 80015ee:	611a      	str	r2, [r3, #16]
	hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80015f0:	4b0f      	ldr	r3, [pc, #60]	; (8001630 <MX_SPI2_Init+0x64>)
 80015f2:	2200      	movs	r2, #0
 80015f4:	615a      	str	r2, [r3, #20]
	hspi2.Init.NSS = SPI_NSS_SOFT;
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <MX_SPI2_Init+0x64>)
 80015f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80015fc:	619a      	str	r2, [r3, #24]
	hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80015fe:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <MX_SPI2_Init+0x64>)
 8001600:	2200      	movs	r2, #0
 8001602:	61da      	str	r2, [r3, #28]
	hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001604:	4b0a      	ldr	r3, [pc, #40]	; (8001630 <MX_SPI2_Init+0x64>)
 8001606:	2200      	movs	r2, #0
 8001608:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800160a:	4b09      	ldr	r3, [pc, #36]	; (8001630 <MX_SPI2_Init+0x64>)
 800160c:	2200      	movs	r2, #0
 800160e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001610:	4b07      	ldr	r3, [pc, #28]	; (8001630 <MX_SPI2_Init+0x64>)
 8001612:	2200      	movs	r2, #0
 8001614:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial = 10;
 8001616:	4b06      	ldr	r3, [pc, #24]	; (8001630 <MX_SPI2_Init+0x64>)
 8001618:	220a      	movs	r2, #10
 800161a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800161c:	4804      	ldr	r0, [pc, #16]	; (8001630 <MX_SPI2_Init+0x64>)
 800161e:	f008 f9f5 	bl	8009a0c <HAL_SPI_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 8001628:	f000 fa62 	bl	8001af0 <Error_Handler>
	}
	/* USER CODE BEGIN SPI2_Init 2 */

	/* USER CODE END SPI2_Init 2 */

}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	200007c0 	.word	0x200007c0
 8001634:	40003800 	.word	0x40003800

08001638 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b086      	sub	sp, #24
 800163c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	LL_TIM_InitTypeDef TIM_InitStruct =
 800163e:	1d3b      	adds	r3, r7, #4
 8001640:	2200      	movs	r2, #0
 8001642:	601a      	str	r2, [r3, #0]
 8001644:	605a      	str	r2, [r3, #4]
 8001646:	609a      	str	r2, [r3, #8]
 8001648:	60da      	str	r2, [r3, #12]
 800164a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800164c:	2002      	movs	r0, #2
 800164e:	f7ff fcb3 	bl	8000fb8 <LL_APB1_GRP1_EnableClock>

	/* TIM3 interrupt Init */
	NVIC_SetPriority(TIM3_IRQn,
 8001652:	f7ff fbd7 	bl	8000e04 <__NVIC_GetPriorityGrouping>
 8001656:	4603      	mov	r3, r0
 8001658:	2200      	movs	r2, #0
 800165a:	2101      	movs	r1, #1
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fc25 	bl	8000eac <NVIC_EncodePriority>
 8001662:	4603      	mov	r3, r0
 8001664:	4619      	mov	r1, r3
 8001666:	201d      	movs	r0, #29
 8001668:	f7ff fbf6 	bl	8000e58 <__NVIC_SetPriority>
			NVIC_EncodePriority(NVIC_GetPriorityGrouping(), 1, 0));
	NVIC_EnableIRQ(TIM3_IRQn);
 800166c:	201d      	movs	r0, #29
 800166e:	f7ff fbd7 	bl	8000e20 <__NVIC_EnableIRQ>

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	TIM_InitStruct.Prescaler = 5999;
 8001672:	f241 736f 	movw	r3, #5999	; 0x176f
 8001676:	80bb      	strh	r3, [r7, #4]
	TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001678:	2300      	movs	r3, #0
 800167a:	60bb      	str	r3, [r7, #8]
	TIM_InitStruct.Autoreload = 44;
 800167c:	232c      	movs	r3, #44	; 0x2c
 800167e:	60fb      	str	r3, [r7, #12]
	TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]
	LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001684:	1d3b      	adds	r3, r7, #4
 8001686:	4619      	mov	r1, r3
 8001688:	480a      	ldr	r0, [pc, #40]	; (80016b4 <MX_TIM3_Init+0x7c>)
 800168a:	f009 fed3 	bl	800b434 <LL_TIM_Init>
	LL_TIM_DisableARRPreload(TIM3);
 800168e:	4809      	ldr	r0, [pc, #36]	; (80016b4 <MX_TIM3_Init+0x7c>)
 8001690:	f7ff fc3e 	bl	8000f10 <LL_TIM_DisableARRPreload>
	LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001694:	2100      	movs	r1, #0
 8001696:	4807      	ldr	r0, [pc, #28]	; (80016b4 <MX_TIM3_Init+0x7c>)
 8001698:	f7ff fc49 	bl	8000f2e <LL_TIM_SetClockSource>
	LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 800169c:	2100      	movs	r1, #0
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_TIM3_Init+0x7c>)
 80016a0:	f7ff fc59 	bl	8000f56 <LL_TIM_SetTriggerOutput>
	LL_TIM_DisableMasterSlaveMode(TIM3);
 80016a4:	4803      	ldr	r0, [pc, #12]	; (80016b4 <MX_TIM3_Init+0x7c>)
 80016a6:	f7ff fc68 	bl	8000f7a <LL_TIM_DisableMasterSlaveMode>
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */

}
 80016aa:	bf00      	nop
 80016ac:	3718      	adds	r7, #24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40000400 	.word	0x40000400

080016b8 <MX_TIM8_Init>:
 * @brief TIM8 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM8_Init(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b08c      	sub	sp, #48	; 0x30
 80016bc:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM8_Init 0 */

	/* USER CODE END TIM8_Init 0 */

	TIM_Encoder_InitTypeDef sConfig =
 80016be:	f107 030c 	add.w	r3, r7, #12
 80016c2:	2224      	movs	r2, #36	; 0x24
 80016c4:	2100      	movs	r1, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f012 faec 	bl	8013ca4 <memset>
	{ 0 };
	TIM_MasterConfigTypeDef sMasterConfig =
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
	{ 0 };

	/* USER CODE BEGIN TIM8_Init 1 */

	/* USER CODE END TIM8_Init 1 */
	htim8.Instance = TIM8;
 80016d4:	4b22      	ldr	r3, [pc, #136]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016d6:	4a23      	ldr	r2, [pc, #140]	; (8001764 <MX_TIM8_Init+0xac>)
 80016d8:	601a      	str	r2, [r3, #0]
	htim8.Init.Prescaler = 0;
 80016da:	4b21      	ldr	r3, [pc, #132]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	605a      	str	r2, [r3, #4]
	htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016e0:	4b1f      	ldr	r3, [pc, #124]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
	htim8.Init.Period = 65535;
 80016e6:	4b1e      	ldr	r3, [pc, #120]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016ec:	60da      	str	r2, [r3, #12]
	htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016ee:	4b1c      	ldr	r3, [pc, #112]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	611a      	str	r2, [r3, #16]
	htim8.Init.RepetitionCounter = 0;
 80016f4:	4b1a      	ldr	r3, [pc, #104]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	615a      	str	r2, [r3, #20]
	htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80016fa:	4b19      	ldr	r3, [pc, #100]	; (8001760 <MX_TIM8_Init+0xa8>)
 80016fc:	2280      	movs	r2, #128	; 0x80
 80016fe:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001700:	2301      	movs	r3, #1
 8001702:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001704:	2300      	movs	r3, #0
 8001706:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001708:	2301      	movs	r3, #1
 800170a:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800170c:	2300      	movs	r3, #0
 800170e:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001710:	2300      	movs	r3, #0
 8001712:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001714:	2300      	movs	r3, #0
 8001716:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001718:	2301      	movs	r3, #1
 800171a:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800171c:	2300      	movs	r3, #0
 800171e:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001720:	2300      	movs	r3, #0
 8001722:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001724:	f107 030c 	add.w	r3, r7, #12
 8001728:	4619      	mov	r1, r3
 800172a:	480d      	ldr	r0, [pc, #52]	; (8001760 <MX_TIM8_Init+0xa8>)
 800172c:	f008 fb15 	bl	8009d5a <HAL_TIM_Encoder_Init>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM8_Init+0x82>
	{
		Error_Handler();
 8001736:	f000 f9db 	bl	8001af0 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800173a:	2300      	movs	r3, #0
 800173c:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800173e:	2300      	movs	r3, #0
 8001740:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001742:	1d3b      	adds	r3, r7, #4
 8001744:	4619      	mov	r1, r3
 8001746:	4806      	ldr	r0, [pc, #24]	; (8001760 <MX_TIM8_Init+0xa8>)
 8001748:	f008 fcfc 	bl	800a144 <HAL_TIMEx_MasterConfigSynchronization>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d001      	beq.n	8001756 <MX_TIM8_Init+0x9e>
	{
		Error_Handler();
 8001752:	f000 f9cd 	bl	8001af0 <Error_Handler>
	}
	/* USER CODE BEGIN TIM8_Init 2 */

	/* USER CODE END TIM8_Init 2 */

}
 8001756:	bf00      	nop
 8001758:	3730      	adds	r7, #48	; 0x30
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000818 	.word	0x20000818
 8001764:	40010400 	.word	0x40010400

08001768 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800176c:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 800176e:	4a12      	ldr	r2, [pc, #72]	; (80017b8 <MX_USART2_UART_Init+0x50>)
 8001770:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001772:	4b10      	ldr	r3, [pc, #64]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 8001774:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001778:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800177a:	4b0e      	ldr	r3, [pc, #56]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 800177c:	2200      	movs	r2, #0
 800177e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001780:	4b0c      	ldr	r3, [pc, #48]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 8001782:	2200      	movs	r2, #0
 8001784:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001786:	4b0b      	ldr	r3, [pc, #44]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 8001788:	2200      	movs	r2, #0
 800178a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800178c:	4b09      	ldr	r3, [pc, #36]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 800178e:	220c      	movs	r2, #12
 8001790:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001792:	4b08      	ldr	r3, [pc, #32]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 8001794:	2200      	movs	r2, #0
 8001796:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001798:	4b06      	ldr	r3, [pc, #24]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 800179a:	2200      	movs	r2, #0
 800179c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800179e:	4805      	ldr	r0, [pc, #20]	; (80017b4 <MX_USART2_UART_Init+0x4c>)
 80017a0:	f008 fd4a 	bl	800a238 <HAL_UART_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 80017aa:	f000 f9a1 	bl	8001af0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 80017ae:	bf00      	nop
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	20000ffc 	.word	0x20000ffc
 80017b8:	40004400 	.word	0x40004400

080017bc <MX_USART3_UART_Init>:
 * @brief USART3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART3_UART_Init(void)
{
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	/* USER CODE END USART3_Init 0 */

	/* USER CODE BEGIN USART3_Init 1 */

	/* USER CODE END USART3_Init 1 */
	huart3.Instance = USART3;
 80017c0:	4b11      	ldr	r3, [pc, #68]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017c2:	4a12      	ldr	r2, [pc, #72]	; (800180c <MX_USART3_UART_Init+0x50>)
 80017c4:	601a      	str	r2, [r3, #0]
	huart3.Init.BaudRate = 115200;
 80017c6:	4b10      	ldr	r3, [pc, #64]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80017cc:	605a      	str	r2, [r3, #4]
	huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80017ce:	4b0e      	ldr	r3, [pc, #56]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
	huart3.Init.StopBits = UART_STOPBITS_1;
 80017d4:	4b0c      	ldr	r3, [pc, #48]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
	huart3.Init.Parity = UART_PARITY_NONE;
 80017da:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	611a      	str	r2, [r3, #16]
	huart3.Init.Mode = UART_MODE_TX_RX;
 80017e0:	4b09      	ldr	r3, [pc, #36]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017e2:	220c      	movs	r2, #12
 80017e4:	615a      	str	r2, [r3, #20]
	huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017e6:	4b08      	ldr	r3, [pc, #32]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
	huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80017ec:	4b06      	ldr	r3, [pc, #24]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart3) != HAL_OK)
 80017f2:	4805      	ldr	r0, [pc, #20]	; (8001808 <MX_USART3_UART_Init+0x4c>)
 80017f4:	f008 fd20 	bl	800a238 <HAL_UART_Init>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d001      	beq.n	8001802 <MX_USART3_UART_Init+0x46>
	{
		Error_Handler();
 80017fe:	f000 f977 	bl	8001af0 <Error_Handler>
	}
	/* USER CODE BEGIN USART3_Init 2 */

	/* USER CODE END USART3_Init 2 */

}
 8001802:	bf00      	nop
 8001804:	bd80      	pop	{r7, pc}
 8001806:	bf00      	nop
 8001808:	20000864 	.word	0x20000864
 800180c:	40004800 	.word	0x40004800

08001810 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8001816:	2300      	movs	r3, #0
 8001818:	607b      	str	r3, [r7, #4]
 800181a:	4b2b      	ldr	r3, [pc, #172]	; (80018c8 <MX_DMA_Init+0xb8>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	4a2a      	ldr	r2, [pc, #168]	; (80018c8 <MX_DMA_Init+0xb8>)
 8001820:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001824:	6313      	str	r3, [r2, #48]	; 0x30
 8001826:	4b28      	ldr	r3, [pc, #160]	; (80018c8 <MX_DMA_Init+0xb8>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800182e:	607b      	str	r3, [r7, #4]
 8001830:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	603b      	str	r3, [r7, #0]
 8001836:	4b24      	ldr	r3, [pc, #144]	; (80018c8 <MX_DMA_Init+0xb8>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	4a23      	ldr	r2, [pc, #140]	; (80018c8 <MX_DMA_Init+0xb8>)
 800183c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001840:	6313      	str	r3, [r2, #48]	; 0x30
 8001842:	4b21      	ldr	r3, [pc, #132]	; (80018c8 <MX_DMA_Init+0xb8>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800184a:	603b      	str	r3, [r7, #0]
 800184c:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 1, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	2101      	movs	r1, #1
 8001852:	200e      	movs	r0, #14
 8001854:	f002 fc11 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001858:	200e      	movs	r0, #14
 800185a:	f002 fc2a 	bl	80040b2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 1, 0);
 800185e:	2200      	movs	r2, #0
 8001860:	2101      	movs	r1, #1
 8001862:	200f      	movs	r0, #15
 8001864:	f002 fc09 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001868:	200f      	movs	r0, #15
 800186a:	f002 fc22 	bl	80040b2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream5_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 1, 0);
 800186e:	2200      	movs	r2, #0
 8001870:	2101      	movs	r1, #1
 8001872:	2010      	movs	r0, #16
 8001874:	f002 fc01 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001878:	2010      	movs	r0, #16
 800187a:	f002 fc1a 	bl	80040b2 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 1, 0);
 800187e:	2200      	movs	r2, #0
 8001880:	2101      	movs	r1, #1
 8001882:	2011      	movs	r0, #17
 8001884:	f002 fbf9 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001888:	2011      	movs	r0, #17
 800188a:	f002 fc12 	bl	80040b2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 800188e:	2200      	movs	r2, #0
 8001890:	2101      	movs	r1, #1
 8001892:	2038      	movs	r0, #56	; 0x38
 8001894:	f002 fbf1 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001898:	2038      	movs	r0, #56	; 0x38
 800189a:	f002 fc0a 	bl	80040b2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2101      	movs	r1, #1
 80018a2:	203b      	movs	r0, #59	; 0x3b
 80018a4:	f002 fbe9 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018a8:	203b      	movs	r0, #59	; 0x3b
 80018aa:	f002 fc02 	bl	80040b2 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream6_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 1, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2101      	movs	r1, #1
 80018b2:	2045      	movs	r0, #69	; 0x45
 80018b4:	f002 fbe1 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80018b8:	2045      	movs	r0, #69	; 0x45
 80018ba:	f002 fbfa 	bl	80040b2 <HAL_NVIC_EnableIRQ>

}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800

080018cc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b08e      	sub	sp, #56	; 0x38
 80018d0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct =
 80018d2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80018d6:	2200      	movs	r2, #0
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	605a      	str	r2, [r3, #4]
 80018dc:	609a      	str	r2, [r3, #8]
 80018de:	60da      	str	r2, [r3, #12]
 80018e0:	611a      	str	r2, [r3, #16]
	{ 0 };

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	623b      	str	r3, [r7, #32]
 80018e6:	4b7c      	ldr	r3, [pc, #496]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a7b      	ldr	r2, [pc, #492]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 80018ec:	f043 0304 	orr.w	r3, r3, #4
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b79      	ldr	r3, [pc, #484]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f003 0304 	and.w	r3, r3, #4
 80018fa:	623b      	str	r3, [r7, #32]
 80018fc:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
 8001902:	4b75      	ldr	r3, [pc, #468]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	4a74      	ldr	r2, [pc, #464]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800190c:	6313      	str	r3, [r2, #48]	; 0x30
 800190e:	4b72      	ldr	r3, [pc, #456]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001916:	61fb      	str	r3, [r7, #28]
 8001918:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800191a:	2300      	movs	r3, #0
 800191c:	61bb      	str	r3, [r7, #24]
 800191e:	4b6e      	ldr	r3, [pc, #440]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	4a6d      	ldr	r2, [pc, #436]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001924:	f043 0301 	orr.w	r3, r3, #1
 8001928:	6313      	str	r3, [r2, #48]	; 0x30
 800192a:	4b6b      	ldr	r3, [pc, #428]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 800192c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800192e:	f003 0301 	and.w	r3, r3, #1
 8001932:	61bb      	str	r3, [r7, #24]
 8001934:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	4b67      	ldr	r3, [pc, #412]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	4a66      	ldr	r2, [pc, #408]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	6313      	str	r3, [r2, #48]	; 0x30
 8001946:	4b64      	ldr	r3, [pc, #400]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	617b      	str	r3, [r7, #20]
 8001950:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8001952:	2300      	movs	r3, #0
 8001954:	613b      	str	r3, [r7, #16]
 8001956:	4b60      	ldr	r3, [pc, #384]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	4a5f      	ldr	r2, [pc, #380]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 800195c:	f043 0320 	orr.w	r3, r3, #32
 8001960:	6313      	str	r3, [r2, #48]	; 0x30
 8001962:	4b5d      	ldr	r3, [pc, #372]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001966:	f003 0320 	and.w	r3, r3, #32
 800196a:	613b      	str	r3, [r7, #16]
 800196c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800196e:	2300      	movs	r3, #0
 8001970:	60fb      	str	r3, [r7, #12]
 8001972:	4b59      	ldr	r3, [pc, #356]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001976:	4a58      	ldr	r2, [pc, #352]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001978:	f043 0310 	orr.w	r3, r3, #16
 800197c:	6313      	str	r3, [r2, #48]	; 0x30
 800197e:	4b56      	ldr	r3, [pc, #344]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001982:	f003 0310 	and.w	r3, r3, #16
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	60bb      	str	r3, [r7, #8]
 800198e:	4b52      	ldr	r3, [pc, #328]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001992:	4a51      	ldr	r2, [pc, #324]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 8001994:	f043 0308 	orr.w	r3, r3, #8
 8001998:	6313      	str	r3, [r2, #48]	; 0x30
 800199a:	4b4f      	ldr	r3, [pc, #316]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 800199c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800199e:	f003 0308 	and.w	r3, r3, #8
 80019a2:	60bb      	str	r3, [r7, #8]
 80019a4:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	607b      	str	r3, [r7, #4]
 80019aa:	4b4b      	ldr	r3, [pc, #300]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 80019ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ae:	4a4a      	ldr	r2, [pc, #296]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 80019b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80019b4:	6313      	str	r3, [r2, #48]	; 0x30
 80019b6:	4b48      	ldr	r3, [pc, #288]	; (8001ad8 <MX_GPIO_Init+0x20c>)
 80019b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80019be:	607b      	str	r3, [r7, #4]
 80019c0:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LD1_Pin | LD3_Pin | LD2_Pin, GPIO_PIN_RESET);
 80019c2:	2200      	movs	r2, #0
 80019c4:	f244 0181 	movw	r1, #16513	; 0x4081
 80019c8:	4844      	ldr	r0, [pc, #272]	; (8001adc <MX_GPIO_Init+0x210>)
 80019ca:	f004 fe0c 	bl	80065e6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin, GPIO_PIN_RESET);
 80019ce:	2200      	movs	r2, #0
 80019d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019d4:	4842      	ldr	r0, [pc, #264]	; (8001ae0 <MX_GPIO_Init+0x214>)
 80019d6:	f004 fe06 	bl	80065e6 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOG,
 80019da:	2200      	movs	r2, #0
 80019dc:	f245 7170 	movw	r1, #22384	; 0x5770
 80019e0:	4840      	ldr	r0, [pc, #256]	; (8001ae4 <MX_GPIO_Init+0x218>)
 80019e2:	f004 fe00 	bl	80065e6 <HAL_GPIO_WritePin>
			SIG_SHUTTER_Pin | SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin
					| ENCODER_Z_Pin | CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
	GPIO_InitStruct.Pin = LD1_Pin | LD3_Pin | LD2_Pin;
 80019e6:	f244 0381 	movw	r3, #16513	; 0x4081
 80019ea:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80019f4:	2303      	movs	r3, #3
 80019f6:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019fc:	4619      	mov	r1, r3
 80019fe:	4837      	ldr	r0, [pc, #220]	; (8001adc <MX_GPIO_Init+0x210>)
 8001a00:	f004 fc3c 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pin : PWRCHECK_Pin */
	GPIO_InitStruct.Pin = PWRCHECK_Pin;
 8001a04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a08:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(PWRCHECK_GPIO_Port, &GPIO_InitStruct);
 8001a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a16:	4619      	mov	r1, r3
 8001a18:	4833      	ldr	r0, [pc, #204]	; (8001ae8 <MX_GPIO_Init+0x21c>)
 8001a1a:	f004 fc2f 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pin : STROBE_DRV_Pin */
	GPIO_InitStruct.Pin = STROBE_DRV_Pin;
 8001a1e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a22:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a24:	2301      	movs	r3, #1
 8001a26:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a2c:	2303      	movs	r3, #3
 8001a2e:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(STROBE_DRV_GPIO_Port, &GPIO_InitStruct);
 8001a30:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a34:	4619      	mov	r1, r3
 8001a36:	482a      	ldr	r0, [pc, #168]	; (8001ae0 <MX_GPIO_Init+0x214>)
 8001a38:	f004 fc20 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pins : STROBE0_Pin STROBE1_Pin STROBE2_Pin STROBE3_Pin
	 STROBE_CHK_Pin */
	GPIO_InitStruct.Pin = STROBE0_Pin | STROBE1_Pin | STROBE2_Pin | STROBE3_Pin
 8001a3c:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 8001a40:	627b      	str	r3, [r7, #36]	; 0x24
			| STROBE_CHK_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a42:	4b2a      	ldr	r3, [pc, #168]	; (8001aec <MX_GPIO_Init+0x220>)
 8001a44:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a46:	2300      	movs	r3, #0
 8001a48:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001a4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4823      	ldr	r0, [pc, #140]	; (8001ae0 <MX_GPIO_Init+0x214>)
 8001a52:	f004 fc13 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pin : CardDetect_Pin */
	GPIO_InitStruct.Pin = CardDetect_Pin;
 8001a56:	2304      	movs	r3, #4
 8001a58:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(CardDetect_GPIO_Port, &GPIO_InitStruct);
 8001a62:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a66:	4619      	mov	r1, r3
 8001a68:	481e      	ldr	r0, [pc, #120]	; (8001ae4 <MX_GPIO_Init+0x218>)
 8001a6a:	f004 fc07 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pin : SIG_SHUTTER_Pin */
	GPIO_InitStruct.Pin = SIG_SHUTTER_Pin;
 8001a6e:	2310      	movs	r3, #16
 8001a70:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a72:	2301      	movs	r3, #1
 8001a74:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a76:	2300      	movs	r3, #0
 8001a78:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(SIG_SHUTTER_GPIO_Port, &GPIO_InitStruct);
 8001a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a82:	4619      	mov	r1, r3
 8001a84:	4817      	ldr	r0, [pc, #92]	; (8001ae4 <MX_GPIO_Init+0x218>)
 8001a86:	f004 fbf9 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pins : SIG_AUTOFOCUS_Pin USB_PowerSW_Pin ENCODER_Z_Pin CS0_Pin
	 CS1_Pin CS2_Pin CS3_Pin */
	GPIO_InitStruct.Pin = SIG_AUTOFOCUS_Pin | USB_PowerSW_Pin | ENCODER_Z_Pin
 8001a8a:	f245 7360 	movw	r3, #22368	; 0x5760
 8001a8e:	627b      	str	r3, [r7, #36]	; 0x24
			| CS0_Pin | CS1_Pin | CS2_Pin | CS3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a90:	2301      	movs	r3, #1
 8001a92:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	62fb      	str	r3, [r7, #44]	; 0x2c
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4810      	ldr	r0, [pc, #64]	; (8001ae4 <MX_GPIO_Init+0x218>)
 8001aa4:	f004 fbea 	bl	800627c <HAL_GPIO_Init>

	/*Configure GPIO pin : USB_OverCurrent_Pin */
	GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001aa8:	2380      	movs	r3, #128	; 0x80
 8001aaa:	627b      	str	r3, [r7, #36]	; 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001aac:	2300      	movs	r3, #0
 8001aae:	62bb      	str	r3, [r7, #40]	; 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
	HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001ab4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ab8:	4619      	mov	r1, r3
 8001aba:	480a      	ldr	r0, [pc, #40]	; (8001ae4 <MX_GPIO_Init+0x218>)
 8001abc:	f004 fbde 	bl	800627c <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	2100      	movs	r1, #0
 8001ac4:	2028      	movs	r0, #40	; 0x28
 8001ac6:	f002 fad8 	bl	800407a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001aca:	2028      	movs	r0, #40	; 0x28
 8001acc:	f002 faf1 	bl	80040b2 <HAL_NVIC_EnableIRQ>

}
 8001ad0:	bf00      	nop
 8001ad2:	3738      	adds	r7, #56	; 0x38
 8001ad4:	46bd      	mov	sp, r7
 8001ad6:	bd80      	pop	{r7, pc}
 8001ad8:	40023800 	.word	0x40023800
 8001adc:	40020400 	.word	0x40020400
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40021800 	.word	0x40021800
 8001ae8:	40021400 	.word	0x40021400
 8001aec:	10110000 	.word	0x10110000

08001af0 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8001af4:	bf00      	nop
 8001af6:	46bd      	mov	sp, r7
 8001af8:	bc80      	pop	{r7}
 8001afa:	4770      	bx	lr

08001afc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	4b1e      	ldr	r3, [pc, #120]	; (8001b80 <HAL_MspInit+0x84>)
 8001b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b0a:	4a1d      	ldr	r2, [pc, #116]	; (8001b80 <HAL_MspInit+0x84>)
 8001b0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b10:	6453      	str	r3, [r2, #68]	; 0x44
 8001b12:	4b1b      	ldr	r3, [pc, #108]	; (8001b80 <HAL_MspInit+0x84>)
 8001b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	2300      	movs	r3, #0
 8001b20:	603b      	str	r3, [r7, #0]
 8001b22:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <HAL_MspInit+0x84>)
 8001b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b26:	4a16      	ldr	r2, [pc, #88]	; (8001b80 <HAL_MspInit+0x84>)
 8001b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b2e:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <HAL_MspInit+0x84>)
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b36:	603b      	str	r3, [r7, #0]
 8001b38:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2101      	movs	r1, #1
 8001b3e:	f06f 000b 	mvn.w	r0, #11
 8001b42:	f002 fa9a 	bl	800407a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8001b46:	2200      	movs	r2, #0
 8001b48:	2101      	movs	r1, #1
 8001b4a:	f06f 000a 	mvn.w	r0, #10
 8001b4e:	f002 fa94 	bl	800407a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 8001b52:	2200      	movs	r2, #0
 8001b54:	2101      	movs	r1, #1
 8001b56:	f06f 0009 	mvn.w	r0, #9
 8001b5a:	f002 fa8e 	bl	800407a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 8001b5e:	2200      	movs	r2, #0
 8001b60:	2101      	movs	r1, #1
 8001b62:	f06f 0004 	mvn.w	r0, #4
 8001b66:	f002 fa88 	bl	800407a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	2101      	movs	r1, #1
 8001b6e:	f06f 0001 	mvn.w	r0, #1
 8001b72:	f002 fa82 	bl	800407a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b76:	bf00      	nop
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	40023800 	.word	0x40023800

08001b84 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b08a      	sub	sp, #40	; 0x28
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
 8001b9a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a33      	ldr	r2, [pc, #204]	; (8001c70 <HAL_ADC_MspInit+0xec>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d15f      	bne.n	8001c66 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001ba6:	2300      	movs	r3, #0
 8001ba8:	613b      	str	r3, [r7, #16]
 8001baa:	4b32      	ldr	r3, [pc, #200]	; (8001c74 <HAL_ADC_MspInit+0xf0>)
 8001bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bae:	4a31      	ldr	r2, [pc, #196]	; (8001c74 <HAL_ADC_MspInit+0xf0>)
 8001bb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bb6:	4b2f      	ldr	r3, [pc, #188]	; (8001c74 <HAL_ADC_MspInit+0xf0>)
 8001bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bbe:	613b      	str	r3, [r7, #16]
 8001bc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	60fb      	str	r3, [r7, #12]
 8001bc6:	4b2b      	ldr	r3, [pc, #172]	; (8001c74 <HAL_ADC_MspInit+0xf0>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	4a2a      	ldr	r2, [pc, #168]	; (8001c74 <HAL_ADC_MspInit+0xf0>)
 8001bcc:	f043 0301 	orr.w	r3, r3, #1
 8001bd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd2:	4b28      	ldr	r3, [pc, #160]	; (8001c74 <HAL_ADC_MspInit+0xf0>)
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	f003 0301 	and.w	r3, r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
 8001bdc:	68fb      	ldr	r3, [r7, #12]
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = CDS0_Pin|CDS1_Pin|CDS2_Pin|CDS3_Pin;
 8001bde:	2378      	movs	r3, #120	; 0x78
 8001be0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001be2:	2303      	movs	r3, #3
 8001be4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001be6:	2300      	movs	r3, #0
 8001be8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bea:	f107 0314 	add.w	r3, r7, #20
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4821      	ldr	r0, [pc, #132]	; (8001c78 <HAL_ADC_MspInit+0xf4>)
 8001bf2:	f004 fb43 	bl	800627c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001bf6:	4b21      	ldr	r3, [pc, #132]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001bf8:	4a21      	ldr	r2, [pc, #132]	; (8001c80 <HAL_ADC_MspInit+0xfc>)
 8001bfa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001bfc:	4b1f      	ldr	r3, [pc, #124]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001c02:	4b1e      	ldr	r3, [pc, #120]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c08:	4b1c      	ldr	r3, [pc, #112]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001c0e:	4b1b      	ldr	r3, [pc, #108]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c10:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c14:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001c16:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c1c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001c1e:	4b17      	ldr	r3, [pc, #92]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c20:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c24:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001c26:	4b15      	ldr	r3, [pc, #84]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c2c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001c2e:	4b13      	ldr	r3, [pc, #76]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c34:	4b11      	ldr	r3, [pc, #68]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001c3a:	4810      	ldr	r0, [pc, #64]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c3c:	f002 fa54 	bl	80040e8 <HAL_DMA_Init>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8001c46:	f7ff ff53 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	4a0b      	ldr	r2, [pc, #44]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c4e:	639a      	str	r2, [r3, #56]	; 0x38
 8001c50:	4a0a      	ldr	r2, [pc, #40]	; (8001c7c <HAL_ADC_MspInit+0xf8>)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6393      	str	r3, [r2, #56]	; 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 1, 0);
 8001c56:	2200      	movs	r2, #0
 8001c58:	2101      	movs	r1, #1
 8001c5a:	2012      	movs	r0, #18
 8001c5c:	f002 fa0d 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001c60:	2012      	movs	r0, #18
 8001c62:	f002 fa26 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c66:	bf00      	nop
 8001c68:	3728      	adds	r7, #40	; 0x28
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40012000 	.word	0x40012000
 8001c74:	40023800 	.word	0x40023800
 8001c78:	40020000 	.word	0x40020000
 8001c7c:	200009b8 	.word	0x200009b8
 8001c80:	40026410 	.word	0x40026410

08001c84 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08a      	sub	sp, #40	; 0x28
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8c:	f107 0314 	add.w	r3, r7, #20
 8001c90:	2200      	movs	r2, #0
 8001c92:	601a      	str	r2, [r3, #0]
 8001c94:	605a      	str	r2, [r3, #4]
 8001c96:	609a      	str	r2, [r3, #8]
 8001c98:	60da      	str	r2, [r3, #12]
 8001c9a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	4a29      	ldr	r2, [pc, #164]	; (8001d48 <HAL_CAN_MspInit+0xc4>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d14c      	bne.n	8001d40 <HAL_CAN_MspInit+0xbc>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	613b      	str	r3, [r7, #16]
 8001caa:	4b28      	ldr	r3, [pc, #160]	; (8001d4c <HAL_CAN_MspInit+0xc8>)
 8001cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cae:	4a27      	ldr	r2, [pc, #156]	; (8001d4c <HAL_CAN_MspInit+0xc8>)
 8001cb0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cb6:	4b25      	ldr	r3, [pc, #148]	; (8001d4c <HAL_CAN_MspInit+0xc8>)
 8001cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cbe:	613b      	str	r3, [r7, #16]
 8001cc0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b21      	ldr	r3, [pc, #132]	; (8001d4c <HAL_CAN_MspInit+0xc8>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	4a20      	ldr	r2, [pc, #128]	; (8001d4c <HAL_CAN_MspInit+0xc8>)
 8001ccc:	f043 0302 	orr.w	r3, r3, #2
 8001cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8001cd2:	4b1e      	ldr	r3, [pc, #120]	; (8001d4c <HAL_CAN_MspInit+0xc8>)
 8001cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cde:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cec:	2303      	movs	r3, #3
 8001cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001cf0:	2309      	movs	r3, #9
 8001cf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cf4:	f107 0314 	add.w	r3, r7, #20
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4815      	ldr	r0, [pc, #84]	; (8001d50 <HAL_CAN_MspInit+0xcc>)
 8001cfc:	f004 fabe 	bl	800627c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 1, 0);
 8001d00:	2200      	movs	r2, #0
 8001d02:	2101      	movs	r1, #1
 8001d04:	2013      	movs	r0, #19
 8001d06:	f002 f9b8 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001d0a:	2013      	movs	r0, #19
 8001d0c:	f002 f9d1 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 1, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2101      	movs	r1, #1
 8001d14:	2014      	movs	r0, #20
 8001d16:	f002 f9b0 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001d1a:	2014      	movs	r0, #20
 8001d1c:	f002 f9c9 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 1, 0);
 8001d20:	2200      	movs	r2, #0
 8001d22:	2101      	movs	r1, #1
 8001d24:	2015      	movs	r0, #21
 8001d26:	f002 f9a8 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001d2a:	2015      	movs	r0, #21
 8001d2c:	f002 f9c1 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 1, 0);
 8001d30:	2200      	movs	r2, #0
 8001d32:	2101      	movs	r1, #1
 8001d34:	2016      	movs	r0, #22
 8001d36:	f002 f9a0 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8001d3a:	2016      	movs	r0, #22
 8001d3c:	f002 f9b9 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001d40:	bf00      	nop
 8001d42:	3728      	adds	r7, #40	; 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40006400 	.word	0x40006400
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40020400 	.word	0x40020400

08001d54 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	; 0x28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a70      	ldr	r2, [pc, #448]	; (8001f34 <HAL_SD_MspInit+0x1e0>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	f040 80da 	bne.w	8001f2c <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8001d78:	2300      	movs	r3, #0
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	4b6e      	ldr	r3, [pc, #440]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001d7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d80:	4a6d      	ldr	r2, [pc, #436]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001d82:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d86:	6453      	str	r3, [r2, #68]	; 0x44
 8001d88:	4b6b      	ldr	r3, [pc, #428]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d8c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d94:	2300      	movs	r3, #0
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	4b67      	ldr	r3, [pc, #412]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001d9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9c:	4a66      	ldr	r2, [pc, #408]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001d9e:	f043 0304 	orr.w	r3, r3, #4
 8001da2:	6313      	str	r3, [r2, #48]	; 0x30
 8001da4:	4b64      	ldr	r3, [pc, #400]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001da8:	f003 0304 	and.w	r3, r3, #4
 8001dac:	60fb      	str	r3, [r7, #12]
 8001dae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001db0:	2300      	movs	r3, #0
 8001db2:	60bb      	str	r3, [r7, #8]
 8001db4:	4b60      	ldr	r3, [pc, #384]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001db6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db8:	4a5f      	ldr	r2, [pc, #380]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001dba:	f043 0308 	orr.w	r3, r3, #8
 8001dbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001dc0:	4b5d      	ldr	r3, [pc, #372]	; (8001f38 <HAL_SD_MspInit+0x1e4>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc4:	f003 0308 	and.w	r3, r3, #8
 8001dc8:	60bb      	str	r3, [r7, #8]
 8001dca:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001dcc:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8001dd0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dd2:	2302      	movs	r3, #2
 8001dd4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001dde:	230c      	movs	r3, #12
 8001de0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001de2:	f107 0314 	add.w	r3, r7, #20
 8001de6:	4619      	mov	r1, r3
 8001de8:	4854      	ldr	r0, [pc, #336]	; (8001f3c <HAL_SD_MspInit+0x1e8>)
 8001dea:	f004 fa47 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001dee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001df2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001df4:	2302      	movs	r3, #2
 8001df6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dfc:	2303      	movs	r3, #3
 8001dfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e00:	230c      	movs	r3, #12
 8001e02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e04:	f107 0314 	add.w	r3, r7, #20
 8001e08:	4619      	mov	r1, r3
 8001e0a:	484c      	ldr	r0, [pc, #304]	; (8001f3c <HAL_SD_MspInit+0x1e8>)
 8001e0c:	f004 fa36 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001e10:	2304      	movs	r3, #4
 8001e12:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e14:	2302      	movs	r3, #2
 8001e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e1c:	2303      	movs	r3, #3
 8001e1e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001e20:	230c      	movs	r3, #12
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e24:	f107 0314 	add.w	r3, r7, #20
 8001e28:	4619      	mov	r1, r3
 8001e2a:	4845      	ldr	r0, [pc, #276]	; (8001f40 <HAL_SD_MspInit+0x1ec>)
 8001e2c:	f004 fa26 	bl	800627c <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001e30:	4b44      	ldr	r3, [pc, #272]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e32:	4a45      	ldr	r2, [pc, #276]	; (8001f48 <HAL_SD_MspInit+0x1f4>)
 8001e34:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001e36:	4b43      	ldr	r3, [pc, #268]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e38:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e3c:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e3e:	4b41      	ldr	r3, [pc, #260]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e40:	2200      	movs	r2, #0
 8001e42:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e44:	4b3f      	ldr	r3, [pc, #252]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e46:	2200      	movs	r2, #0
 8001e48:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001e4a:	4b3e      	ldr	r3, [pc, #248]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e50:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e52:	4b3c      	ldr	r3, [pc, #240]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e54:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e58:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e5a:	4b3a      	ldr	r3, [pc, #232]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e5c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e60:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8001e62:	4b38      	ldr	r3, [pc, #224]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e64:	2220      	movs	r2, #32
 8001e66:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001e68:	4b36      	ldr	r3, [pc, #216]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001e6e:	4b35      	ldr	r3, [pc, #212]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e70:	2204      	movs	r2, #4
 8001e72:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001e74:	4b33      	ldr	r3, [pc, #204]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e76:	2203      	movs	r2, #3
 8001e78:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8001e7a:	4b32      	ldr	r3, [pc, #200]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e7c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001e80:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001e82:	4b30      	ldr	r3, [pc, #192]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e84:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001e88:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8001e8a:	482e      	ldr	r0, [pc, #184]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e8c:	f002 f92c 	bl	80040e8 <HAL_DMA_Init>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8001e96:	f7ff fe2b 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a29      	ldr	r2, [pc, #164]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001e9e:	641a      	str	r2, [r3, #64]	; 0x40
 8001ea0:	4a28      	ldr	r2, [pc, #160]	; (8001f44 <HAL_SD_MspInit+0x1f0>)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8001ea6:	4b29      	ldr	r3, [pc, #164]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ea8:	4a29      	ldr	r2, [pc, #164]	; (8001f50 <HAL_SD_MspInit+0x1fc>)
 8001eaa:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8001eac:	4b27      	ldr	r3, [pc, #156]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001eae:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001eb2:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001eb4:	4b25      	ldr	r3, [pc, #148]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001eb6:	2240      	movs	r2, #64	; 0x40
 8001eb8:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001eba:	4b24      	ldr	r3, [pc, #144]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ec0:	4b22      	ldr	r3, [pc, #136]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ec2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ec6:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001ec8:	4b20      	ldr	r3, [pc, #128]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001eca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001ece:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001ed0:	4b1e      	ldr	r3, [pc, #120]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ed2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ed6:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001ed8:	4b1c      	ldr	r3, [pc, #112]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001eda:	2220      	movs	r2, #32
 8001edc:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001ede:	4b1b      	ldr	r3, [pc, #108]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001ee4:	4b19      	ldr	r3, [pc, #100]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ee6:	2204      	movs	r2, #4
 8001ee8:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001eea:	4b18      	ldr	r3, [pc, #96]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001eec:	2203      	movs	r2, #3
 8001eee:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001ef0:	4b16      	ldr	r3, [pc, #88]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001ef2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ef6:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001ef8:	4b14      	ldr	r3, [pc, #80]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001efa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001efe:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001f00:	4812      	ldr	r0, [pc, #72]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001f02:	f002 f8f1 	bl	80040e8 <HAL_DMA_Init>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8001f0c:	f7ff fdf0 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	4a0e      	ldr	r2, [pc, #56]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001f14:	63da      	str	r2, [r3, #60]	; 0x3c
 8001f16:	4a0d      	ldr	r2, [pc, #52]	; (8001f4c <HAL_SD_MspInit+0x1f8>)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 1, 0);
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	2101      	movs	r1, #1
 8001f20:	2031      	movs	r0, #49	; 0x31
 8001f22:	f002 f8aa 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001f26:	2031      	movs	r0, #49	; 0x31
 8001f28:	f002 f8c3 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8001f2c:	bf00      	nop
 8001f2e:	3728      	adds	r7, #40	; 0x28
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}
 8001f34:	40012c00 	.word	0x40012c00
 8001f38:	40023800 	.word	0x40023800
 8001f3c:	40020800 	.word	0x40020800
 8001f40:	40020c00 	.word	0x40020c00
 8001f44:	20000700 	.word	0x20000700
 8001f48:	40026458 	.word	0x40026458
 8001f4c:	20000c4c 	.word	0x20000c4c
 8001f50:	400264a0 	.word	0x400264a0

08001f54 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08a      	sub	sp, #40	; 0x28
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f5c:	f107 0314 	add.w	r3, r7, #20
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a5a      	ldr	r2, [pc, #360]	; (80020dc <HAL_SPI_MspInit+0x188>)
 8001f72:	4293      	cmp	r3, r2
 8001f74:	f040 80ad 	bne.w	80020d2 <HAL_SPI_MspInit+0x17e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	613b      	str	r3, [r7, #16]
 8001f7c:	4b58      	ldr	r3, [pc, #352]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	4a57      	ldr	r2, [pc, #348]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001f82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f86:	6413      	str	r3, [r2, #64]	; 0x40
 8001f88:	4b55      	ldr	r3, [pc, #340]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f90:	613b      	str	r3, [r7, #16]
 8001f92:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f94:	2300      	movs	r3, #0
 8001f96:	60fb      	str	r3, [r7, #12]
 8001f98:	4b51      	ldr	r3, [pc, #324]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9c:	4a50      	ldr	r2, [pc, #320]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001f9e:	f043 0304 	orr.w	r3, r3, #4
 8001fa2:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa4:	4b4e      	ldr	r3, [pc, #312]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001fa6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa8:	f003 0304 	and.w	r3, r3, #4
 8001fac:	60fb      	str	r3, [r7, #12]
 8001fae:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	60bb      	str	r3, [r7, #8]
 8001fb4:	4b4a      	ldr	r3, [pc, #296]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb8:	4a49      	ldr	r2, [pc, #292]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001fba:	f043 0302 	orr.w	r3, r3, #2
 8001fbe:	6313      	str	r3, [r2, #48]	; 0x30
 8001fc0:	4b47      	ldr	r3, [pc, #284]	; (80020e0 <HAL_SPI_MspInit+0x18c>)
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	f003 0302 	and.w	r3, r3, #2
 8001fc8:	60bb      	str	r3, [r7, #8]
 8001fca:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001fcc:	230c      	movs	r3, #12
 8001fce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fd8:	2303      	movs	r3, #3
 8001fda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001fdc:	2305      	movs	r3, #5
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	483f      	ldr	r0, [pc, #252]	; (80020e4 <HAL_SPI_MspInit+0x190>)
 8001fe8:	f004 f948 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001fec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001ffe:	2305      	movs	r3, #5
 8002000:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	4837      	ldr	r0, [pc, #220]	; (80020e8 <HAL_SPI_MspInit+0x194>)
 800200a:	f004 f937 	bl	800627c <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800200e:	4b37      	ldr	r3, [pc, #220]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002010:	4a37      	ldr	r2, [pc, #220]	; (80020f0 <HAL_SPI_MspInit+0x19c>)
 8002012:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002014:	4b35      	ldr	r3, [pc, #212]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002016:	2200      	movs	r2, #0
 8002018:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800201a:	4b34      	ldr	r3, [pc, #208]	; (80020ec <HAL_SPI_MspInit+0x198>)
 800201c:	2200      	movs	r2, #0
 800201e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002020:	4b32      	ldr	r3, [pc, #200]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002022:	2200      	movs	r2, #0
 8002024:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002026:	4b31      	ldr	r3, [pc, #196]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002028:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800202c:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800202e:	4b2f      	ldr	r3, [pc, #188]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002030:	2200      	movs	r2, #0
 8002032:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002034:	4b2d      	ldr	r3, [pc, #180]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002036:	2200      	movs	r2, #0
 8002038:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800203a:	4b2c      	ldr	r3, [pc, #176]	; (80020ec <HAL_SPI_MspInit+0x198>)
 800203c:	2200      	movs	r2, #0
 800203e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002040:	4b2a      	ldr	r3, [pc, #168]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002042:	2200      	movs	r2, #0
 8002044:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002046:	4b29      	ldr	r3, [pc, #164]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002048:	2200      	movs	r2, #0
 800204a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800204c:	4827      	ldr	r0, [pc, #156]	; (80020ec <HAL_SPI_MspInit+0x198>)
 800204e:	f002 f84b 	bl	80040e8 <HAL_DMA_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 8002058:	f7ff fd4a 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	4a23      	ldr	r2, [pc, #140]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002060:	64da      	str	r2, [r3, #76]	; 0x4c
 8002062:	4a22      	ldr	r2, [pc, #136]	; (80020ec <HAL_SPI_MspInit+0x198>)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8002068:	4b22      	ldr	r3, [pc, #136]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 800206a:	4a23      	ldr	r2, [pc, #140]	; (80020f8 <HAL_SPI_MspInit+0x1a4>)
 800206c:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 800206e:	4b21      	ldr	r3, [pc, #132]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 8002070:	2200      	movs	r2, #0
 8002072:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002074:	4b1f      	ldr	r3, [pc, #124]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 8002076:	2240      	movs	r2, #64	; 0x40
 8002078:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800207a:	4b1e      	ldr	r3, [pc, #120]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 800207c:	2200      	movs	r2, #0
 800207e:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002080:	4b1c      	ldr	r3, [pc, #112]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 8002082:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002086:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002088:	4b1a      	ldr	r3, [pc, #104]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 800208a:	2200      	movs	r2, #0
 800208c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800208e:	4b19      	ldr	r3, [pc, #100]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 8002090:	2200      	movs	r2, #0
 8002092:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8002094:	4b17      	ldr	r3, [pc, #92]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 8002096:	2200      	movs	r2, #0
 8002098:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800209a:	4b16      	ldr	r3, [pc, #88]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 800209c:	2200      	movs	r2, #0
 800209e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80020a0:	4b14      	ldr	r3, [pc, #80]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 80020a2:	2200      	movs	r2, #0
 80020a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80020a6:	4813      	ldr	r0, [pc, #76]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 80020a8:	f002 f81e 	bl	80040e8 <HAL_DMA_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <HAL_SPI_MspInit+0x162>
    {
      Error_Handler();
 80020b2:	f7ff fd1d 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4a0e      	ldr	r2, [pc, #56]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 80020ba:	649a      	str	r2, [r3, #72]	; 0x48
 80020bc:	4a0d      	ldr	r2, [pc, #52]	; (80020f4 <HAL_SPI_MspInit+0x1a0>)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 1, 0);
 80020c2:	2200      	movs	r2, #0
 80020c4:	2101      	movs	r1, #1
 80020c6:	2024      	movs	r0, #36	; 0x24
 80020c8:	f001 ffd7 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80020cc:	2024      	movs	r0, #36	; 0x24
 80020ce:	f001 fff0 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80020d2:	bf00      	nop
 80020d4:	3728      	adds	r7, #40	; 0x28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40003800 	.word	0x40003800
 80020e0:	40023800 	.word	0x40023800
 80020e4:	40020800 	.word	0x40020800
 80020e8:	40020400 	.word	0x40020400
 80020ec:	200008a8 	.word	0x200008a8
 80020f0:	40026058 	.word	0x40026058
 80020f4:	2000107c 	.word	0x2000107c
 80020f8:	40026070 	.word	0x40026070

080020fc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b08a      	sub	sp, #40	; 0x28
 8002100:	af00      	add	r7, sp, #0
 8002102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002104:	f107 0314 	add.w	r3, r7, #20
 8002108:	2200      	movs	r2, #0
 800210a:	601a      	str	r2, [r3, #0]
 800210c:	605a      	str	r2, [r3, #4]
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	60da      	str	r2, [r3, #12]
 8002112:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM8)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a19      	ldr	r2, [pc, #100]	; (8002180 <HAL_TIM_Encoder_MspInit+0x84>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d12b      	bne.n	8002176 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	613b      	str	r3, [r7, #16]
 8002122:	4b18      	ldr	r3, [pc, #96]	; (8002184 <HAL_TIM_Encoder_MspInit+0x88>)
 8002124:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002126:	4a17      	ldr	r2, [pc, #92]	; (8002184 <HAL_TIM_Encoder_MspInit+0x88>)
 8002128:	f043 0302 	orr.w	r3, r3, #2
 800212c:	6453      	str	r3, [r2, #68]	; 0x44
 800212e:	4b15      	ldr	r3, [pc, #84]	; (8002184 <HAL_TIM_Encoder_MspInit+0x88>)
 8002130:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002132:	f003 0302 	and.w	r3, r3, #2
 8002136:	613b      	str	r3, [r7, #16]
 8002138:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
 800213e:	4b11      	ldr	r3, [pc, #68]	; (8002184 <HAL_TIM_Encoder_MspInit+0x88>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	4a10      	ldr	r2, [pc, #64]	; (8002184 <HAL_TIM_Encoder_MspInit+0x88>)
 8002144:	f043 0304 	orr.w	r3, r3, #4
 8002148:	6313      	str	r3, [r2, #48]	; 0x30
 800214a:	4b0e      	ldr	r3, [pc, #56]	; (8002184 <HAL_TIM_Encoder_MspInit+0x88>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	f003 0304 	and.w	r3, r3, #4
 8002152:	60fb      	str	r3, [r7, #12]
 8002154:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8002156:	23c0      	movs	r3, #192	; 0xc0
 8002158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800215a:	2302      	movs	r3, #2
 800215c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215e:	2300      	movs	r3, #0
 8002160:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002162:	2300      	movs	r3, #0
 8002164:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002166:	2303      	movs	r3, #3
 8002168:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800216a:	f107 0314 	add.w	r3, r7, #20
 800216e:	4619      	mov	r1, r3
 8002170:	4805      	ldr	r0, [pc, #20]	; (8002188 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002172:	f004 f883 	bl	800627c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002176:	bf00      	nop
 8002178:	3728      	adds	r7, #40	; 0x28
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	40010400 	.word	0x40010400
 8002184:	40023800 	.word	0x40023800
 8002188:	40020800 	.word	0x40020800

0800218c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08c      	sub	sp, #48	; 0x30
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002194:	f107 031c 	add.w	r3, r7, #28
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
 800219e:	609a      	str	r2, [r3, #8]
 80021a0:	60da      	str	r2, [r3, #12]
 80021a2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a65      	ldr	r2, [pc, #404]	; (8002340 <HAL_UART_MspInit+0x1b4>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	f040 8091 	bne.w	80022d2 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
 80021b4:	4b63      	ldr	r3, [pc, #396]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80021b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b8:	4a62      	ldr	r2, [pc, #392]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80021ba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021be:	6413      	str	r3, [r2, #64]	; 0x40
 80021c0:	4b60      	ldr	r3, [pc, #384]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80021c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c8:	61bb      	str	r3, [r7, #24]
 80021ca:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80021cc:	2300      	movs	r3, #0
 80021ce:	617b      	str	r3, [r7, #20]
 80021d0:	4b5c      	ldr	r3, [pc, #368]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80021d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d4:	4a5b      	ldr	r2, [pc, #364]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80021d6:	f043 0308 	orr.w	r3, r3, #8
 80021da:	6313      	str	r3, [r2, #48]	; 0x30
 80021dc:	4b59      	ldr	r3, [pc, #356]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80021de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e0:	f003 0308 	and.w	r3, r3, #8
 80021e4:	617b      	str	r3, [r7, #20]
 80021e6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80021e8:	2360      	movs	r3, #96	; 0x60
 80021ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ec:	2302      	movs	r3, #2
 80021ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f4:	2303      	movs	r3, #3
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021f8:	2307      	movs	r3, #7
 80021fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021fc:	f107 031c 	add.w	r3, r7, #28
 8002200:	4619      	mov	r1, r3
 8002202:	4851      	ldr	r0, [pc, #324]	; (8002348 <HAL_UART_MspInit+0x1bc>)
 8002204:	f004 f83a 	bl	800627c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002208:	4b50      	ldr	r3, [pc, #320]	; (800234c <HAL_UART_MspInit+0x1c0>)
 800220a:	4a51      	ldr	r2, [pc, #324]	; (8002350 <HAL_UART_MspInit+0x1c4>)
 800220c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800220e:	4b4f      	ldr	r3, [pc, #316]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002210:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002214:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002216:	4b4d      	ldr	r3, [pc, #308]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002218:	2200      	movs	r2, #0
 800221a:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800221c:	4b4b      	ldr	r3, [pc, #300]	; (800234c <HAL_UART_MspInit+0x1c0>)
 800221e:	2200      	movs	r2, #0
 8002220:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002222:	4b4a      	ldr	r3, [pc, #296]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002224:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002228:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800222a:	4b48      	ldr	r3, [pc, #288]	; (800234c <HAL_UART_MspInit+0x1c0>)
 800222c:	2200      	movs	r2, #0
 800222e:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002230:	4b46      	ldr	r3, [pc, #280]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002232:	2200      	movs	r2, #0
 8002234:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002236:	4b45      	ldr	r3, [pc, #276]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002238:	2200      	movs	r2, #0
 800223a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800223c:	4b43      	ldr	r3, [pc, #268]	; (800234c <HAL_UART_MspInit+0x1c0>)
 800223e:	2200      	movs	r2, #0
 8002240:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002242:	4b42      	ldr	r3, [pc, #264]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002244:	2200      	movs	r2, #0
 8002246:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002248:	4840      	ldr	r0, [pc, #256]	; (800234c <HAL_UART_MspInit+0x1c0>)
 800224a:	f001 ff4d 	bl	80040e8 <HAL_DMA_Init>
 800224e:	4603      	mov	r3, r0
 8002250:	2b00      	cmp	r3, #0
 8002252:	d001      	beq.n	8002258 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002254:	f7ff fc4c 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	4a3c      	ldr	r2, [pc, #240]	; (800234c <HAL_UART_MspInit+0x1c0>)
 800225c:	635a      	str	r2, [r3, #52]	; 0x34
 800225e:	4a3b      	ldr	r2, [pc, #236]	; (800234c <HAL_UART_MspInit+0x1c0>)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002264:	4b3b      	ldr	r3, [pc, #236]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 8002266:	4a3c      	ldr	r2, [pc, #240]	; (8002358 <HAL_UART_MspInit+0x1cc>)
 8002268:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800226a:	4b3a      	ldr	r3, [pc, #232]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 800226c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002270:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002272:	4b38      	ldr	r3, [pc, #224]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 8002274:	2240      	movs	r2, #64	; 0x40
 8002276:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002278:	4b36      	ldr	r3, [pc, #216]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 800227a:	2200      	movs	r2, #0
 800227c:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800227e:	4b35      	ldr	r3, [pc, #212]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 8002280:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002284:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002286:	4b33      	ldr	r3, [pc, #204]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 8002288:	2200      	movs	r2, #0
 800228a:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800228c:	4b31      	ldr	r3, [pc, #196]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 800228e:	2200      	movs	r2, #0
 8002290:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002292:	4b30      	ldr	r3, [pc, #192]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 8002294:	2200      	movs	r2, #0
 8002296:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002298:	4b2e      	ldr	r3, [pc, #184]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 800229a:	2200      	movs	r2, #0
 800229c:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800229e:	4b2d      	ldr	r3, [pc, #180]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022a4:	482b      	ldr	r0, [pc, #172]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 80022a6:	f001 ff1f 	bl	80040e8 <HAL_DMA_Init>
 80022aa:	4603      	mov	r3, r0
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d001      	beq.n	80022b4 <HAL_UART_MspInit+0x128>
    {
      Error_Handler();
 80022b0:	f7ff fc1e 	bl	8001af0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a27      	ldr	r2, [pc, #156]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 80022b8:	631a      	str	r2, [r3, #48]	; 0x30
 80022ba:	4a26      	ldr	r2, [pc, #152]	; (8002354 <HAL_UART_MspInit+0x1c8>)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 80022c0:	2200      	movs	r2, #0
 80022c2:	2101      	movs	r1, #1
 80022c4:	2026      	movs	r0, #38	; 0x26
 80022c6:	f001 fed8 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80022ca:	2026      	movs	r0, #38	; 0x26
 80022cc:	f001 fef1 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80022d0:	e031      	b.n	8002336 <HAL_UART_MspInit+0x1aa>
  else if(huart->Instance==USART3)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a21      	ldr	r2, [pc, #132]	; (800235c <HAL_UART_MspInit+0x1d0>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d12c      	bne.n	8002336 <HAL_UART_MspInit+0x1aa>
    __HAL_RCC_USART3_CLK_ENABLE();
 80022dc:	2300      	movs	r3, #0
 80022de:	613b      	str	r3, [r7, #16]
 80022e0:	4b18      	ldr	r3, [pc, #96]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	4a17      	ldr	r2, [pc, #92]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80022e6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80022ea:	6413      	str	r3, [r2, #64]	; 0x40
 80022ec:	4b15      	ldr	r3, [pc, #84]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80022ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022f4:	613b      	str	r3, [r7, #16]
 80022f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022f8:	2300      	movs	r3, #0
 80022fa:	60fb      	str	r3, [r7, #12]
 80022fc:	4b11      	ldr	r3, [pc, #68]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 80022fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002300:	4a10      	ldr	r2, [pc, #64]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 8002302:	f043 0308 	orr.w	r3, r3, #8
 8002306:	6313      	str	r3, [r2, #48]	; 0x30
 8002308:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <HAL_UART_MspInit+0x1b8>)
 800230a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800230c:	f003 0308 	and.w	r3, r3, #8
 8002310:	60fb      	str	r3, [r7, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002314:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002318:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800231a:	2302      	movs	r3, #2
 800231c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800231e:	2300      	movs	r3, #0
 8002320:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002322:	2303      	movs	r3, #3
 8002324:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002326:	2307      	movs	r3, #7
 8002328:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800232a:	f107 031c 	add.w	r3, r7, #28
 800232e:	4619      	mov	r1, r3
 8002330:	4805      	ldr	r0, [pc, #20]	; (8002348 <HAL_UART_MspInit+0x1bc>)
 8002332:	f003 ffa3 	bl	800627c <HAL_GPIO_Init>
}
 8002336:	bf00      	nop
 8002338:	3730      	adds	r7, #48	; 0x30
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	40004400 	.word	0x40004400
 8002344:	40023800 	.word	0x40023800
 8002348:	40020c00 	.word	0x40020c00
 800234c:	20000760 	.word	0x20000760
 8002350:	40026088 	.word	0x40026088
 8002354:	20000954 	.word	0x20000954
 8002358:	400260a0 	.word	0x400260a0
 800235c:	40004800 	.word	0x40004800

08002360 <LL_TIM_DisableCounter>:
  * @rmtoll CR1          CEN           LL_TIM_DisableCounter
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f023 0201 	bic.w	r2, r3, #1
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	601a      	str	r2, [r3, #0]
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	bc80      	pop	{r7}
 800237c:	4770      	bx	lr

0800237e <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 800237e:	b480      	push	{r7}
 8002380:	b083      	sub	sp, #12
 8002382:	af00      	add	r7, sp, #0
 8002384:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	f06f 0201 	mvn.w	r2, #1
 800238c:	611a      	str	r2, [r3, #16]
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800239c:	bf00      	nop
 800239e:	46bd      	mov	sp, r7
 80023a0:	bc80      	pop	{r7}
 80023a2:	4770      	bx	lr

080023a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a4:	b480      	push	{r7}
 80023a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <HardFault_Handler+0x4>

080023aa <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023aa:	b480      	push	{r7}
 80023ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023ae:	e7fe      	b.n	80023ae <MemManage_Handler+0x4>

080023b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b4:	e7fe      	b.n	80023b4 <BusFault_Handler+0x4>

080023b6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b6:	b480      	push	{r7}
 80023b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023ba:	e7fe      	b.n	80023ba <UsageFault_Handler+0x4>

080023bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c8:	b480      	push	{r7}
 80023ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023cc:	bf00      	nop
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr

080023d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023d4:	b480      	push	{r7}
 80023d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023d8:	bf00      	nop
 80023da:	46bd      	mov	sp, r7
 80023dc:	bc80      	pop	{r7}
 80023de:	4770      	bx	lr

080023e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023e0:	b580      	push	{r7, lr}
 80023e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023e4:	f000 fa32 	bl	800284c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023e8:	bf00      	nop
 80023ea:	bd80      	pop	{r7, pc}

080023ec <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80023f0:	4802      	ldr	r0, [pc, #8]	; (80023fc <DMA1_Stream3_IRQHandler+0x10>)
 80023f2:	f002 f8ef 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80023f6:	bf00      	nop
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	200008a8 	.word	0x200008a8

08002400 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8002404:	4802      	ldr	r0, [pc, #8]	; (8002410 <DMA1_Stream4_IRQHandler+0x10>)
 8002406:	f002 f8e5 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000107c 	.word	0x2000107c

08002414 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002418:	4802      	ldr	r0, [pc, #8]	; (8002424 <DMA1_Stream5_IRQHandler+0x10>)
 800241a:	f002 f8db 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800241e:	bf00      	nop
 8002420:	bd80      	pop	{r7, pc}
 8002422:	bf00      	nop
 8002424:	20000760 	.word	0x20000760

08002428 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800242c:	4802      	ldr	r0, [pc, #8]	; (8002438 <DMA1_Stream6_IRQHandler+0x10>)
 800242e:	f002 f8d1 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8002432:	bf00      	nop
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	20000954 	.word	0x20000954

0800243c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002440:	4802      	ldr	r0, [pc, #8]	; (800244c <ADC_IRQHandler+0x10>)
 8002442:	f000 fa84 	bl	800294e <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002446:	bf00      	nop
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	2000090c 	.word	0x2000090c

08002450 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002454:	4802      	ldr	r0, [pc, #8]	; (8002460 <CAN1_TX_IRQHandler+0x10>)
 8002456:	f001 fb12 	bl	8003a7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 800245a:	bf00      	nop
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	2000103c 	.word	0x2000103c

08002464 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002464:	b580      	push	{r7, lr}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002468:	4802      	ldr	r0, [pc, #8]	; (8002474 <CAN1_RX0_IRQHandler+0x10>)
 800246a:	f001 fb08 	bl	8003a7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800246e:	bf00      	nop
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000103c 	.word	0x2000103c

08002478 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 800247c:	4802      	ldr	r0, [pc, #8]	; (8002488 <CAN1_RX1_IRQHandler+0x10>)
 800247e:	f001 fafe 	bl	8003a7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8002482:	bf00      	nop
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	2000103c 	.word	0x2000103c

0800248c <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN1 SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002490:	4802      	ldr	r0, [pc, #8]	; (800249c <CAN1_SCE_IRQHandler+0x10>)
 8002492:	f001 faf4 	bl	8003a7e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	2000103c 	.word	0x2000103c

080024a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	LL_TIM_DisableCounter(TIM3);
 80024a4:	4808      	ldr	r0, [pc, #32]	; (80024c8 <TIM3_IRQHandler+0x28>)
 80024a6:	f7ff ff5b 	bl	8002360 <LL_TIM_DisableCounter>
	// -- FLIR VERSIOKN --
	/*
	 //HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
	 */

	HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin, RESET);
 80024aa:	2200      	movs	r2, #0
 80024ac:	2120      	movs	r1, #32
 80024ae:	4807      	ldr	r0, [pc, #28]	; (80024cc <TIM3_IRQHandler+0x2c>)
 80024b0:	f004 f899 	bl	80065e6 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin, RESET);
 80024b4:	2200      	movs	r2, #0
 80024b6:	2110      	movs	r1, #16
 80024b8:	4804      	ldr	r0, [pc, #16]	; (80024cc <TIM3_IRQHandler+0x2c>)
 80024ba:	f004 f894 	bl	80065e6 <HAL_GPIO_WritePin>

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
	LL_TIM_ClearFlag_UPDATE(TIM3);
 80024be:	4802      	ldr	r0, [pc, #8]	; (80024c8 <TIM3_IRQHandler+0x28>)
 80024c0:	f7ff ff5d 	bl	800237e <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 80024c4:	bf00      	nop
 80024c6:	bd80      	pop	{r7, pc}
 80024c8:	40000400 	.word	0x40000400
 80024cc:	40021800 	.word	0x40021800

080024d0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 80024d4:	4802      	ldr	r0, [pc, #8]	; (80024e0 <SPI2_IRQHandler+0x10>)
 80024d6:	f007 fb23 	bl	8009b20 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 80024da:	bf00      	nop
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	bf00      	nop
 80024e0:	200007c0 	.word	0x200007c0

080024e4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80024e8:	4802      	ldr	r0, [pc, #8]	; (80024f4 <USART2_IRQHandler+0x10>)
 80024ea:	f007 fef3 	bl	800a2d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80024ee:	bf00      	nop
 80024f0:	bd80      	pop	{r7, pc}
 80024f2:	bf00      	nop
 80024f4:	20000ffc 	.word	0x20000ffc

080024f8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_10);
 80024fc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8002500:	f004 f8a2 	bl	8006648 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002504:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002508:	f004 f89e 	bl	8006648 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800250c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8002510:	f004 f89a 	bl	8006648 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002514:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002518:	f004 f896 	bl	8006648 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 800251c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002520:	f004 f892 	bl	8006648 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002524:	bf00      	nop
 8002526:	bd80      	pop	{r7, pc}

08002528 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800252c:	4802      	ldr	r0, [pc, #8]	; (8002538 <SDIO_IRQHandler+0x10>)
 800252e:	f006 fa87 	bl	8008a40 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000cb8 	.word	0x20000cb8

0800253c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002540:	4802      	ldr	r0, [pc, #8]	; (800254c <DMA2_Stream0_IRQHandler+0x10>)
 8002542:	f002 f847 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	200009b8 	.word	0x200009b8

08002550 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002554:	4802      	ldr	r0, [pc, #8]	; (8002560 <DMA2_Stream3_IRQHandler+0x10>)
 8002556:	f002 f83d 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800255a:	bf00      	nop
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20000700 	.word	0x20000700

08002564 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8002568:	4802      	ldr	r0, [pc, #8]	; (8002574 <ETH_IRQHandler+0x10>)
 800256a:	f002 fde5 	bl	8005138 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 800256e:	bf00      	nop
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	20002eac 	.word	0x20002eac

08002578 <ETH_WKUP_IRQHandler>:

/**
  * @brief This function handles Ethernet wake-up interrupt through EXTI line 19.
  */
void ETH_WKUP_IRQHandler(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_WKUP_IRQn 0 */

  /* USER CODE END ETH_WKUP_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 800257c:	4802      	ldr	r0, [pc, #8]	; (8002588 <ETH_WKUP_IRQHandler+0x10>)
 800257e:	f002 fddb 	bl	8005138 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_WKUP_IRQn 1 */

  /* USER CODE END ETH_WKUP_IRQn 1 */
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20002eac 	.word	0x20002eac

0800258c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800258c:	b580      	push	{r7, lr}
 800258e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002590:	4802      	ldr	r0, [pc, #8]	; (800259c <OTG_FS_IRQHandler+0x10>)
 8002592:	f004 f9b0 	bl	80068f6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002596:	bf00      	nop
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop
 800259c:	20007ee4 	.word	0x20007ee4

080025a0 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 Stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80025a4:	4802      	ldr	r0, [pc, #8]	; (80025b0 <DMA2_Stream6_IRQHandler+0x10>)
 80025a6:	f002 f815 	bl	80045d4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80025aa:	bf00      	nop
 80025ac:	bd80      	pop	{r7, pc}
 80025ae:	bf00      	nop
 80025b0:	20000c4c 	.word	0x20000c4c

080025b4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b086      	sub	sp, #24
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	60f8      	str	r0, [r7, #12]
 80025bc:	60b9      	str	r1, [r7, #8]
 80025be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025c0:	2300      	movs	r3, #0
 80025c2:	617b      	str	r3, [r7, #20]
 80025c4:	e00a      	b.n	80025dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80025c6:	f3af 8000 	nop.w
 80025ca:	4601      	mov	r1, r0
 80025cc:	68bb      	ldr	r3, [r7, #8]
 80025ce:	1c5a      	adds	r2, r3, #1
 80025d0:	60ba      	str	r2, [r7, #8]
 80025d2:	b2ca      	uxtb	r2, r1
 80025d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	3301      	adds	r3, #1
 80025da:	617b      	str	r3, [r7, #20]
 80025dc:	697a      	ldr	r2, [r7, #20]
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	dbf0      	blt.n	80025c6 <_read+0x12>
	}

return len;
 80025e4:	687b      	ldr	r3, [r7, #4]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3718      	adds	r7, #24
 80025ea:	46bd      	mov	sp, r7
 80025ec:	bd80      	pop	{r7, pc}

080025ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80025ee:	b580      	push	{r7, lr}
 80025f0:	b086      	sub	sp, #24
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	60f8      	str	r0, [r7, #12]
 80025f6:	60b9      	str	r1, [r7, #8]
 80025f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025fa:	2300      	movs	r3, #0
 80025fc:	617b      	str	r3, [r7, #20]
 80025fe:	e009      	b.n	8002614 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	1c5a      	adds	r2, r3, #1
 8002604:	60ba      	str	r2, [r7, #8]
 8002606:	781b      	ldrb	r3, [r3, #0]
 8002608:	4618      	mov	r0, r3
 800260a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800260e:	697b      	ldr	r3, [r7, #20]
 8002610:	3301      	adds	r3, #1
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	429a      	cmp	r2, r3
 800261a:	dbf1      	blt.n	8002600 <_write+0x12>
	}
	return len;
 800261c:	687b      	ldr	r3, [r7, #4]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3718      	adds	r7, #24
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}

08002626 <_close>:

int _close(int file)
{
 8002626:	b480      	push	{r7}
 8002628:	b083      	sub	sp, #12
 800262a:	af00      	add	r7, sp, #0
 800262c:	6078      	str	r0, [r7, #4]
	return -1;
 800262e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002632:	4618      	mov	r0, r3
 8002634:	370c      	adds	r7, #12
 8002636:	46bd      	mov	sp, r7
 8002638:	bc80      	pop	{r7}
 800263a:	4770      	bx	lr

0800263c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
 8002644:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002646:	683b      	ldr	r3, [r7, #0]
 8002648:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800264c:	605a      	str	r2, [r3, #4]
	return 0;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr

0800265a <_isatty>:

int _isatty(int file)
{
 800265a:	b480      	push	{r7}
 800265c:	b083      	sub	sp, #12
 800265e:	af00      	add	r7, sp, #0
 8002660:	6078      	str	r0, [r7, #4]
	return 1;
 8002662:	2301      	movs	r3, #1
}
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	bc80      	pop	{r7}
 800266c:	4770      	bx	lr

0800266e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800266e:	b480      	push	{r7}
 8002670:	b085      	sub	sp, #20
 8002672:	af00      	add	r7, sp, #0
 8002674:	60f8      	str	r0, [r7, #12]
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
	return 0;
 800267a:	2300      	movs	r3, #0
}
 800267c:	4618      	mov	r0, r3
 800267e:	3714      	adds	r7, #20
 8002680:	46bd      	mov	sp, r7
 8002682:	bc80      	pop	{r7}
 8002684:	4770      	bx	lr
	...

08002688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002688:	b480      	push	{r7}
 800268a:	b087      	sub	sp, #28
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002690:	4a14      	ldr	r2, [pc, #80]	; (80026e4 <_sbrk+0x5c>)
 8002692:	4b15      	ldr	r3, [pc, #84]	; (80026e8 <_sbrk+0x60>)
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800269c:	4b13      	ldr	r3, [pc, #76]	; (80026ec <_sbrk+0x64>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d102      	bne.n	80026aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a4:	4b11      	ldr	r3, [pc, #68]	; (80026ec <_sbrk+0x64>)
 80026a6:	4a12      	ldr	r2, [pc, #72]	; (80026f0 <_sbrk+0x68>)
 80026a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026aa:	4b10      	ldr	r3, [pc, #64]	; (80026ec <_sbrk+0x64>)
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4413      	add	r3, r2
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d205      	bcs.n	80026c4 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 80026b8:	4b0e      	ldr	r3, [pc, #56]	; (80026f4 <_sbrk+0x6c>)
 80026ba:	220c      	movs	r2, #12
 80026bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026be:	f04f 33ff 	mov.w	r3, #4294967295
 80026c2:	e009      	b.n	80026d8 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c4:	4b09      	ldr	r3, [pc, #36]	; (80026ec <_sbrk+0x64>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ca:	4b08      	ldr	r3, [pc, #32]	; (80026ec <_sbrk+0x64>)
 80026cc:	681a      	ldr	r2, [r3, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	4413      	add	r3, r2
 80026d2:	4a06      	ldr	r2, [pc, #24]	; (80026ec <_sbrk+0x64>)
 80026d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026d6:	68fb      	ldr	r3, [r7, #12]
}
 80026d8:	4618      	mov	r0, r3
 80026da:	371c      	adds	r7, #28
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	20020000 	.word	0x20020000
 80026e8:	00000400 	.word	0x00000400
 80026ec:	20000464 	.word	0x20000464
 80026f0:	200082e8 	.word	0x200082e8
 80026f4:	200082e4 	.word	0x200082e4

080026f8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80026fc:	4b12      	ldr	r3, [pc, #72]	; (8002748 <SystemInit+0x50>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a11      	ldr	r2, [pc, #68]	; (8002748 <SystemInit+0x50>)
 8002702:	f043 0301 	orr.w	r3, r3, #1
 8002706:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002708:	4b0f      	ldr	r3, [pc, #60]	; (8002748 <SystemInit+0x50>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800270e:	4b0e      	ldr	r3, [pc, #56]	; (8002748 <SystemInit+0x50>)
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	4a0d      	ldr	r2, [pc, #52]	; (8002748 <SystemInit+0x50>)
 8002714:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800271c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800271e:	4b0a      	ldr	r3, [pc, #40]	; (8002748 <SystemInit+0x50>)
 8002720:	4a0a      	ldr	r2, [pc, #40]	; (800274c <SystemInit+0x54>)
 8002722:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002724:	4b08      	ldr	r3, [pc, #32]	; (8002748 <SystemInit+0x50>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	4a07      	ldr	r2, [pc, #28]	; (8002748 <SystemInit+0x50>)
 800272a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800272e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002730:	4b05      	ldr	r3, [pc, #20]	; (8002748 <SystemInit+0x50>)
 8002732:	2200      	movs	r2, #0
 8002734:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002736:	4b06      	ldr	r3, [pc, #24]	; (8002750 <SystemInit+0x58>)
 8002738:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800273c:	609a      	str	r2, [r3, #8]
#endif
}
 800273e:	bf00      	nop
 8002740:	46bd      	mov	sp, r7
 8002742:	bc80      	pop	{r7}
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	40023800 	.word	0x40023800
 800274c:	24003010 	.word	0x24003010
 8002750:	e000ed00 	.word	0xe000ed00

08002754 <Reset_Handler>:
 8002754:	f8df d034 	ldr.w	sp, [pc, #52]	; 800278c <LoopFillZerobss+0x14>
 8002758:	2100      	movs	r1, #0
 800275a:	e003      	b.n	8002764 <LoopCopyDataInit>

0800275c <CopyDataInit>:
 800275c:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <LoopFillZerobss+0x18>)
 800275e:	585b      	ldr	r3, [r3, r1]
 8002760:	5043      	str	r3, [r0, r1]
 8002762:	3104      	adds	r1, #4

08002764 <LoopCopyDataInit>:
 8002764:	480b      	ldr	r0, [pc, #44]	; (8002794 <LoopFillZerobss+0x1c>)
 8002766:	4b0c      	ldr	r3, [pc, #48]	; (8002798 <LoopFillZerobss+0x20>)
 8002768:	1842      	adds	r2, r0, r1
 800276a:	429a      	cmp	r2, r3
 800276c:	d3f6      	bcc.n	800275c <CopyDataInit>
 800276e:	4a0b      	ldr	r2, [pc, #44]	; (800279c <LoopFillZerobss+0x24>)
 8002770:	e002      	b.n	8002778 <LoopFillZerobss>

08002772 <FillZerobss>:
 8002772:	2300      	movs	r3, #0
 8002774:	f842 3b04 	str.w	r3, [r2], #4

08002778 <LoopFillZerobss>:
 8002778:	4b09      	ldr	r3, [pc, #36]	; (80027a0 <LoopFillZerobss+0x28>)
 800277a:	429a      	cmp	r2, r3
 800277c:	d3f9      	bcc.n	8002772 <FillZerobss>
 800277e:	f7ff ffbb 	bl	80026f8 <SystemInit>
 8002782:	f011 fa41 	bl	8013c08 <__libc_init_array>
 8002786:	f7fe fd25 	bl	80011d4 <main>
 800278a:	4770      	bx	lr
 800278c:	20020000 	.word	0x20020000
 8002790:	08017d38 	.word	0x08017d38
 8002794:	20000000 	.word	0x20000000
 8002798:	2000043c 	.word	0x2000043c
 800279c:	2000043c 	.word	0x2000043c
 80027a0:	200082e8 	.word	0x200082e8

080027a4 <CAN2_RX0_IRQHandler>:
 80027a4:	e7fe      	b.n	80027a4 <CAN2_RX0_IRQHandler>
	...

080027a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80027ac:	4b0e      	ldr	r3, [pc, #56]	; (80027e8 <HAL_Init+0x40>)
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a0d      	ldr	r2, [pc, #52]	; (80027e8 <HAL_Init+0x40>)
 80027b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80027b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80027b8:	4b0b      	ldr	r3, [pc, #44]	; (80027e8 <HAL_Init+0x40>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a0a      	ldr	r2, [pc, #40]	; (80027e8 <HAL_Init+0x40>)
 80027be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80027c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027c4:	4b08      	ldr	r3, [pc, #32]	; (80027e8 <HAL_Init+0x40>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a07      	ldr	r2, [pc, #28]	; (80027e8 <HAL_Init+0x40>)
 80027ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80027ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d0:	2003      	movs	r0, #3
 80027d2:	f001 fc47 	bl	8004064 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027d6:	2001      	movs	r0, #1
 80027d8:	f000 f808 	bl	80027ec <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80027dc:	f7ff f98e 	bl	8001afc <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80027e0:	2300      	movs	r3, #0
}
 80027e2:	4618      	mov	r0, r3
 80027e4:	bd80      	pop	{r7, pc}
 80027e6:	bf00      	nop
 80027e8:	40023c00 	.word	0x40023c00

080027ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80027f4:	4b12      	ldr	r3, [pc, #72]	; (8002840 <HAL_InitTick+0x54>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	4b12      	ldr	r3, [pc, #72]	; (8002844 <HAL_InitTick+0x58>)
 80027fa:	781b      	ldrb	r3, [r3, #0]
 80027fc:	4619      	mov	r1, r3
 80027fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002802:	fbb3 f3f1 	udiv	r3, r3, r1
 8002806:	fbb2 f3f3 	udiv	r3, r2, r3
 800280a:	4618      	mov	r0, r3
 800280c:	f001 fc5f 	bl	80040ce <HAL_SYSTICK_Config>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e00e      	b.n	8002838 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2b0f      	cmp	r3, #15
 800281e:	d80a      	bhi.n	8002836 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002820:	2200      	movs	r2, #0
 8002822:	6879      	ldr	r1, [r7, #4]
 8002824:	f04f 30ff 	mov.w	r0, #4294967295
 8002828:	f001 fc27 	bl	800407a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800282c:	4a06      	ldr	r2, [pc, #24]	; (8002848 <HAL_InitTick+0x5c>)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002832:	2300      	movs	r3, #0
 8002834:	e000      	b.n	8002838 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
}
 8002838:	4618      	mov	r0, r3
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20000004 	.word	0x20000004
 8002844:	2000000c 	.word	0x2000000c
 8002848:	20000008 	.word	0x20000008

0800284c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002850:	4b05      	ldr	r3, [pc, #20]	; (8002868 <HAL_IncTick+0x1c>)
 8002852:	781b      	ldrb	r3, [r3, #0]
 8002854:	461a      	mov	r2, r3
 8002856:	4b05      	ldr	r3, [pc, #20]	; (800286c <HAL_IncTick+0x20>)
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4413      	add	r3, r2
 800285c:	4a03      	ldr	r2, [pc, #12]	; (800286c <HAL_IncTick+0x20>)
 800285e:	6013      	str	r3, [r2, #0]
}
 8002860:	bf00      	nop
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	2000000c 	.word	0x2000000c
 800286c:	2000110c 	.word	0x2000110c

08002870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002870:	b480      	push	{r7}
 8002872:	af00      	add	r7, sp, #0
  return uwTick;
 8002874:	4b02      	ldr	r3, [pc, #8]	; (8002880 <HAL_GetTick+0x10>)
 8002876:	681b      	ldr	r3, [r3, #0]
}
 8002878:	4618      	mov	r0, r3
 800287a:	46bd      	mov	sp, r7
 800287c:	bc80      	pop	{r7}
 800287e:	4770      	bx	lr
 8002880:	2000110c 	.word	0x2000110c

08002884 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b084      	sub	sp, #16
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800288c:	f7ff fff0 	bl	8002870 <HAL_GetTick>
 8002890:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800289c:	d005      	beq.n	80028aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800289e:	4b09      	ldr	r3, [pc, #36]	; (80028c4 <HAL_Delay+0x40>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	461a      	mov	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	4413      	add	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028aa:	bf00      	nop
 80028ac:	f7ff ffe0 	bl	8002870 <HAL_GetTick>
 80028b0:	4602      	mov	r2, r0
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	1ad3      	subs	r3, r2, r3
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	429a      	cmp	r2, r3
 80028ba:	d8f7      	bhi.n	80028ac <HAL_Delay+0x28>
  {
  }
}
 80028bc:	bf00      	nop
 80028be:	3710      	adds	r7, #16
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	2000000c 	.word	0x2000000c

080028c8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b084      	sub	sp, #16
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028d0:	2300      	movs	r3, #0
 80028d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d101      	bne.n	80028de <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	e033      	b.n	8002946 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d109      	bne.n	80028fa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80028e6:	6878      	ldr	r0, [r7, #4]
 80028e8:	f7ff f94c 	bl	8001b84 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	2200      	movs	r2, #0
 80028f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028fe:	f003 0310 	and.w	r3, r3, #16
 8002902:	2b00      	cmp	r3, #0
 8002904:	d118      	bne.n	8002938 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800290a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800290e:	f023 0302 	bic.w	r3, r3, #2
 8002912:	f043 0202 	orr.w	r2, r3, #2
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	f000 fbcc 	bl	80030b8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	2200      	movs	r2, #0
 8002924:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800292a:	f023 0303 	bic.w	r3, r3, #3
 800292e:	f043 0201 	orr.w	r2, r3, #1
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	641a      	str	r2, [r3, #64]	; 0x40
 8002936:	e001      	b.n	800293c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002938:	2301      	movs	r3, #1
 800293a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2200      	movs	r2, #0
 8002940:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002944:	7bfb      	ldrb	r3, [r7, #15]
}
 8002946:	4618      	mov	r0, r3
 8002948:	3710      	adds	r7, #16
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}

0800294e <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	b084      	sub	sp, #16
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	2300      	movs	r3, #0
 800295c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f003 0302 	and.w	r3, r3, #2
 8002968:	2b02      	cmp	r3, #2
 800296a:	bf0c      	ite	eq
 800296c:	2301      	moveq	r3, #1
 800296e:	2300      	movne	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	f003 0320 	and.w	r3, r3, #32
 800297e:	2b20      	cmp	r3, #32
 8002980:	bf0c      	ite	eq
 8002982:	2301      	moveq	r3, #1
 8002984:	2300      	movne	r3, #0
 8002986:	b2db      	uxtb	r3, r3
 8002988:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d049      	beq.n	8002a24 <HAL_ADC_IRQHandler+0xd6>
 8002990:	68bb      	ldr	r3, [r7, #8]
 8002992:	2b00      	cmp	r3, #0
 8002994:	d046      	beq.n	8002a24 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800299a:	f003 0310 	and.w	r3, r3, #16
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d105      	bne.n	80029ae <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029a6:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d12b      	bne.n	8002a14 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d127      	bne.n	8002a14 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ca:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d006      	beq.n	80029e0 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d119      	bne.n	8002a14 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	685a      	ldr	r2, [r3, #4]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	f022 0220 	bic.w	r2, r2, #32
 80029ee:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a0c:	f043 0201 	orr.w	r2, r3, #1
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 fa0a 	bl	8002e2e <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f06f 0212 	mvn.w	r2, #18
 8002a22:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0304 	and.w	r3, r3, #4
 8002a2e:	2b04      	cmp	r3, #4
 8002a30:	bf0c      	ite	eq
 8002a32:	2301      	moveq	r3, #1
 8002a34:	2300      	movne	r3, #0
 8002a36:	b2db      	uxtb	r3, r3
 8002a38:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a44:	2b80      	cmp	r3, #128	; 0x80
 8002a46:	bf0c      	ite	eq
 8002a48:	2301      	moveq	r3, #1
 8002a4a:	2300      	movne	r3, #0
 8002a4c:	b2db      	uxtb	r3, r3
 8002a4e:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d057      	beq.n	8002b06 <HAL_ADC_IRQHandler+0x1b8>
 8002a56:	68bb      	ldr	r3, [r7, #8]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d054      	beq.n	8002b06 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a60:	f003 0310 	and.w	r3, r3, #16
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d105      	bne.n	8002a74 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689b      	ldr	r3, [r3, #8]
 8002a7a:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d139      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002a88:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d006      	beq.n	8002a9e <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d12b      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d124      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d11d      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d119      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	685a      	ldr	r2, [r3, #4]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ad0:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d105      	bne.n	8002af6 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aee:	f043 0201 	orr.w	r2, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 fc66 	bl	80033c8 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	f06f 020c 	mvn.w	r2, #12
 8002b04:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	f003 0301 	and.w	r3, r3, #1
 8002b10:	2b01      	cmp	r3, #1
 8002b12:	bf0c      	ite	eq
 8002b14:	2301      	moveq	r3, #1
 8002b16:	2300      	movne	r3, #0
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b26:	2b40      	cmp	r3, #64	; 0x40
 8002b28:	bf0c      	ite	eq
 8002b2a:	2301      	moveq	r3, #1
 8002b2c:	2300      	movne	r3, #0
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d017      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x21a>
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d014      	beq.n	8002b68 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f003 0301 	and.w	r3, r3, #1
 8002b48:	2b01      	cmp	r3, #1
 8002b4a:	d10d      	bne.n	8002b68 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b50:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002b58:	6878      	ldr	r0, [r7, #4]
 8002b5a:	f000 f97a 	bl	8002e52 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f06f 0201 	mvn.w	r2, #1
 8002b66:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	f003 0320 	and.w	r3, r3, #32
 8002b72:	2b20      	cmp	r3, #32
 8002b74:	bf0c      	ite	eq
 8002b76:	2301      	moveq	r3, #1
 8002b78:	2300      	movne	r3, #0
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b88:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002b8c:	bf0c      	ite	eq
 8002b8e:	2301      	moveq	r3, #1
 8002b90:	2300      	movne	r3, #0
 8002b92:	b2db      	uxtb	r3, r3
 8002b94:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d015      	beq.n	8002bc8 <HAL_ADC_IRQHandler+0x27a>
 8002b9c:	68bb      	ldr	r3, [r7, #8]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d012      	beq.n	8002bc8 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F2, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba6:	f043 0202 	orr.w	r2, r3, #2
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f06f 0220 	mvn.w	r2, #32
 8002bb6:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 f953 	bl	8002e64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f06f 0220 	mvn.w	r2, #32
 8002bc6:	601a      	str	r2, [r3, #0]
  }
}
 8002bc8:	bf00      	nop
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b086      	sub	sp, #24
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	60f8      	str	r0, [r7, #12]
 8002bd8:	60b9      	str	r1, [r7, #8]
 8002bda:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d101      	bne.n	8002bee <HAL_ADC_Start_DMA+0x1e>
 8002bea:	2302      	movs	r3, #2
 8002bec:	e0bc      	b.n	8002d68 <HAL_ADC_Start_DMA+0x198>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	2201      	movs	r2, #1
 8002bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	f003 0301 	and.w	r3, r3, #1
 8002c00:	2b01      	cmp	r3, #1
 8002c02:	d018      	beq.n	8002c36 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689a      	ldr	r2, [r3, #8]
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f042 0201 	orr.w	r2, r2, #1
 8002c12:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002c14:	4b56      	ldr	r3, [pc, #344]	; (8002d70 <HAL_ADC_Start_DMA+0x1a0>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a56      	ldr	r2, [pc, #344]	; (8002d74 <HAL_ADC_Start_DMA+0x1a4>)
 8002c1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1e:	0c9a      	lsrs	r2, r3, #18
 8002c20:	4613      	mov	r3, r2
 8002c22:	005b      	lsls	r3, r3, #1
 8002c24:	4413      	add	r3, r2
 8002c26:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c28:	e002      	b.n	8002c30 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	617b      	str	r3, [r7, #20]
    while(counter != 0U)
 8002c30:	697b      	ldr	r3, [r7, #20]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d1f9      	bne.n	8002c2a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	689b      	ldr	r3, [r3, #8]
 8002c3c:	f003 0301 	and.w	r3, r3, #1
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	f040 8084 	bne.w	8002d4e <HAL_ADC_Start_DMA+0x17e>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c4a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c4e:	f023 0301 	bic.w	r3, r3, #1
 8002c52:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	685b      	ldr	r3, [r3, #4]
 8002c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d007      	beq.n	8002c78 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c70:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c84:	d106      	bne.n	8002c94 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c8a:	f023 0206 	bic.w	r2, r3, #6
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	645a      	str	r2, [r3, #68]	; 0x44
 8002c92:	e002      	b.n	8002c9a <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca6:	4a34      	ldr	r2, [pc, #208]	; (8002d78 <HAL_ADC_Start_DMA+0x1a8>)
 8002ca8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cae:	4a33      	ldr	r2, [pc, #204]	; (8002d7c <HAL_ADC_Start_DMA+0x1ac>)
 8002cb0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002cb6:	4a32      	ldr	r2, [pc, #200]	; (8002d80 <HAL_ADC_Start_DMA+0x1b0>)
 8002cb8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002cc2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	685a      	ldr	r2, [r3, #4]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002cd2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ce2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	334c      	adds	r3, #76	; 0x4c
 8002cee:	4619      	mov	r1, r3
 8002cf0:	68ba      	ldr	r2, [r7, #8]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f001 faa6 	bl	8004244 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8002cf8:	4b22      	ldr	r3, [pc, #136]	; (8002d84 <HAL_ADC_Start_DMA+0x1b4>)
 8002cfa:	685b      	ldr	r3, [r3, #4]
 8002cfc:	f003 031f 	and.w	r3, r3, #31
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d10f      	bne.n	8002d24 <HAL_ADC_Start_DMA+0x154>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	689b      	ldr	r3, [r3, #8]
 8002d0a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d129      	bne.n	8002d66 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689a      	ldr	r2, [r3, #8]
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d20:	609a      	str	r2, [r3, #8]
 8002d22:	e020      	b.n	8002d66 <HAL_ADC_Start_DMA+0x196>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a17      	ldr	r2, [pc, #92]	; (8002d88 <HAL_ADC_Start_DMA+0x1b8>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d11b      	bne.n	8002d66 <HAL_ADC_Start_DMA+0x196>
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d114      	bne.n	8002d66 <HAL_ADC_Start_DMA+0x196>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	689a      	ldr	r2, [r3, #8]
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002d4a:	609a      	str	r2, [r3, #8]
 8002d4c:	e00b      	b.n	8002d66 <HAL_ADC_Start_DMA+0x196>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	f043 0210 	orr.w	r2, r3, #16
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d5e:	f043 0201 	orr.w	r2, r3, #1
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002d66:	2300      	movs	r3, #0
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	20000004 	.word	0x20000004
 8002d74:	431bde83 	.word	0x431bde83
 8002d78:	080032c5 	.word	0x080032c5
 8002d7c:	0800337f 	.word	0x0800337f
 8002d80:	0800339b 	.word	0x0800339b
 8002d84:	40012300 	.word	0x40012300
 8002d88:	40012000 	.word	0x40012000

08002d8c <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002d8c:	b580      	push	{r7, lr}
 8002d8e:	b084      	sub	sp, #16
 8002d90:	af00      	add	r7, sp, #0
 8002d92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d94:	2300      	movs	r3, #0
 8002d96:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d101      	bne.n	8002da6 <HAL_ADC_Stop_DMA+0x1a>
 8002da2:	2302      	movs	r3, #2
 8002da4:	e03f      	b.n	8002e26 <HAL_ADC_Stop_DMA+0x9a>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	2201      	movs	r2, #1
 8002daa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	689a      	ldr	r2, [r3, #8]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f022 0201 	bic.w	r2, r2, #1
 8002dbc:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	689b      	ldr	r3, [r3, #8]
 8002dc4:	f003 0301 	and.w	r3, r3, #1
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d127      	bne.n	8002e1c <HAL_ADC_Stop_DMA+0x90>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	689a      	ldr	r2, [r3, #8]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002dda:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002de0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b02      	cmp	r3, #2
 8002de8:	d118      	bne.n	8002e1c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dee:	4618      	mov	r0, r3
 8002df0:	f001 fa80 	bl	80042f4 <HAL_DMA_Abort>
 8002df4:	4603      	mov	r3, r0
 8002df6:	73fb      	strb	r3, [r7, #15]
      
      /* Disable ADC overrun interrupt */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	685a      	ldr	r2, [r3, #4]
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8002e06:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e10:	f023 0301 	bic.w	r3, r3, #1
 8002e14:	f043 0201 	orr.w	r2, r3, #1
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002e24:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}

08002e2e <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e2e:	b480      	push	{r7}
 8002e30:	b083      	sub	sp, #12
 8002e32:	af00      	add	r7, sp, #0
 8002e34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e36:	bf00      	nop
 8002e38:	370c      	adds	r7, #12
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc80      	pop	{r7}
 8002e3e:	4770      	bx	lr

08002e40 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002e48:	bf00      	nop
 8002e4a:	370c      	adds	r7, #12
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr

08002e52 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b083      	sub	sp, #12
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002e6c:	bf00      	nop
 8002e6e:	370c      	adds	r7, #12
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bc80      	pop	{r7}
 8002e74:	4770      	bx	lr
	...

08002e78 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b085      	sub	sp, #20
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002e82:	2300      	movs	r3, #0
 8002e84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_ADC_ConfigChannel+0x1c>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e103      	b.n	800309c <HAL_ADC_ConfigChannel+0x224>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2b09      	cmp	r3, #9
 8002ea2:	d925      	bls.n	8002ef0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68d9      	ldr	r1, [r3, #12]
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	b29b      	uxth	r3, r3
 8002eb0:	461a      	mov	r2, r3
 8002eb2:	4613      	mov	r3, r2
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	4413      	add	r3, r2
 8002eb8:	3b1e      	subs	r3, #30
 8002eba:	2207      	movs	r2, #7
 8002ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec0:	43da      	mvns	r2, r3
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	400a      	ands	r2, r1
 8002ec8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68d9      	ldr	r1, [r3, #12]
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	689a      	ldr	r2, [r3, #8]
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	b29b      	uxth	r3, r3
 8002eda:	4618      	mov	r0, r3
 8002edc:	4603      	mov	r3, r0
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	4403      	add	r3, r0
 8002ee2:	3b1e      	subs	r3, #30
 8002ee4:	409a      	lsls	r2, r3
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	430a      	orrs	r2, r1
 8002eec:	60da      	str	r2, [r3, #12]
 8002eee:	e022      	b.n	8002f36 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	6919      	ldr	r1, [r3, #16]
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	b29b      	uxth	r3, r3
 8002efc:	461a      	mov	r2, r3
 8002efe:	4613      	mov	r3, r2
 8002f00:	005b      	lsls	r3, r3, #1
 8002f02:	4413      	add	r3, r2
 8002f04:	2207      	movs	r2, #7
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	43da      	mvns	r2, r3
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	400a      	ands	r2, r1
 8002f12:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	6919      	ldr	r1, [r3, #16]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	689a      	ldr	r2, [r3, #8]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	b29b      	uxth	r3, r3
 8002f24:	4618      	mov	r0, r3
 8002f26:	4603      	mov	r3, r0
 8002f28:	005b      	lsls	r3, r3, #1
 8002f2a:	4403      	add	r3, r0
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	2b06      	cmp	r3, #6
 8002f3c:	d824      	bhi.n	8002f88 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685a      	ldr	r2, [r3, #4]
 8002f48:	4613      	mov	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	4413      	add	r3, r2
 8002f4e:	3b05      	subs	r3, #5
 8002f50:	221f      	movs	r2, #31
 8002f52:	fa02 f303 	lsl.w	r3, r2, r3
 8002f56:	43da      	mvns	r2, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	400a      	ands	r2, r1
 8002f5e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	685a      	ldr	r2, [r3, #4]
 8002f72:	4613      	mov	r3, r2
 8002f74:	009b      	lsls	r3, r3, #2
 8002f76:	4413      	add	r3, r2
 8002f78:	3b05      	subs	r3, #5
 8002f7a:	fa00 f203 	lsl.w	r2, r0, r3
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	430a      	orrs	r2, r1
 8002f84:	635a      	str	r2, [r3, #52]	; 0x34
 8002f86:	e04c      	b.n	8003022 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	2b0c      	cmp	r3, #12
 8002f8e:	d824      	bhi.n	8002fda <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	685a      	ldr	r2, [r3, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	4413      	add	r3, r2
 8002fa0:	3b23      	subs	r3, #35	; 0x23
 8002fa2:	221f      	movs	r2, #31
 8002fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8002fa8:	43da      	mvns	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	400a      	ands	r2, r1
 8002fb0:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685a      	ldr	r2, [r3, #4]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	4413      	add	r3, r2
 8002fca:	3b23      	subs	r3, #35	; 0x23
 8002fcc:	fa00 f203 	lsl.w	r2, r0, r3
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	631a      	str	r2, [r3, #48]	; 0x30
 8002fd8:	e023      	b.n	8003022 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	009b      	lsls	r3, r3, #2
 8002fe8:	4413      	add	r3, r2
 8002fea:	3b41      	subs	r3, #65	; 0x41
 8002fec:	221f      	movs	r2, #31
 8002fee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff2:	43da      	mvns	r2, r3
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	400a      	ands	r2, r1
 8002ffa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	b29b      	uxth	r3, r3
 8003008:	4618      	mov	r0, r3
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685a      	ldr	r2, [r3, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	009b      	lsls	r3, r3, #2
 8003012:	4413      	add	r3, r2
 8003014:	3b41      	subs	r3, #65	; 0x41
 8003016:	fa00 f203 	lsl.w	r2, r0, r3
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	430a      	orrs	r2, r1
 8003020:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a20      	ldr	r2, [pc, #128]	; (80030a8 <HAL_ADC_ConfigChannel+0x230>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d109      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x1c8>
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	2b12      	cmp	r3, #18
 8003032:	d105      	bne.n	8003040 <HAL_ADC_ConfigChannel+0x1c8>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8003034:	4b1d      	ldr	r3, [pc, #116]	; (80030ac <HAL_ADC_ConfigChannel+0x234>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	4a1c      	ldr	r2, [pc, #112]	; (80030ac <HAL_ADC_ConfigChannel+0x234>)
 800303a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800303e:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a18      	ldr	r2, [pc, #96]	; (80030a8 <HAL_ADC_ConfigChannel+0x230>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d123      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x21a>
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	2b10      	cmp	r3, #16
 8003050:	d003      	beq.n	800305a <HAL_ADC_ConfigChannel+0x1e2>
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2b11      	cmp	r3, #17
 8003058:	d11b      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x21a>
  {
    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800305a:	4b14      	ldr	r3, [pc, #80]	; (80030ac <HAL_ADC_ConfigChannel+0x234>)
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	4a13      	ldr	r2, [pc, #76]	; (80030ac <HAL_ADC_ConfigChannel+0x234>)
 8003060:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003064:	6053      	str	r3, [r2, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2b10      	cmp	r3, #16
 800306c:	d111      	bne.n	8003092 <HAL_ADC_ConfigChannel+0x21a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800306e:	4b10      	ldr	r3, [pc, #64]	; (80030b0 <HAL_ADC_ConfigChannel+0x238>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a10      	ldr	r2, [pc, #64]	; (80030b4 <HAL_ADC_ConfigChannel+0x23c>)
 8003074:	fba2 2303 	umull	r2, r3, r2, r3
 8003078:	0c9a      	lsrs	r2, r3, #18
 800307a:	4613      	mov	r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	4413      	add	r3, r2
 8003080:	005b      	lsls	r3, r3, #1
 8003082:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 8003084:	e002      	b.n	800308c <HAL_ADC_ConfigChannel+0x214>
      {
        counter--;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	3b01      	subs	r3, #1
 800308a:	60fb      	str	r3, [r7, #12]
      while(counter != 0U)
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1f9      	bne.n	8003086 <HAL_ADC_ConfigChannel+0x20e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	2200      	movs	r2, #0
 8003096:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800309a:	2300      	movs	r3, #0
}
 800309c:	4618      	mov	r0, r3
 800309e:	3714      	adds	r7, #20
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bc80      	pop	{r7}
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	40012000 	.word	0x40012000
 80030ac:	40012300 	.word	0x40012300
 80030b0:	20000004 	.word	0x20000004
 80030b4:	431bde83 	.word	0x431bde83

080030b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80030b8:	b480      	push	{r7}
 80030ba:	b085      	sub	sp, #20
 80030bc:	af00      	add	r7, sp, #0
 80030be:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80030c0:	4b7e      	ldr	r3, [pc, #504]	; (80032bc <ADC_Init+0x204>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	4a7d      	ldr	r2, [pc, #500]	; (80032bc <ADC_Init+0x204>)
 80030c6:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 80030ca:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80030cc:	4b7b      	ldr	r3, [pc, #492]	; (80032bc <ADC_Init+0x204>)
 80030ce:	685a      	ldr	r2, [r3, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	4979      	ldr	r1, [pc, #484]	; (80032bc <ADC_Init+0x204>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	685a      	ldr	r2, [r3, #4]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80030e8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6859      	ldr	r1, [r3, #4]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	691b      	ldr	r3, [r3, #16]
 80030f4:	021a      	lsls	r2, r3, #8
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	430a      	orrs	r2, r1
 80030fc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	685a      	ldr	r2, [r3, #4]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800310c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	6859      	ldr	r1, [r3, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689a      	ldr	r2, [r3, #8]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	430a      	orrs	r2, r1
 800311e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	689a      	ldr	r2, [r3, #8]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800312e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	6899      	ldr	r1, [r3, #8]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	68da      	ldr	r2, [r3, #12]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	430a      	orrs	r2, r1
 8003140:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003146:	4a5e      	ldr	r2, [pc, #376]	; (80032c0 <ADC_Init+0x208>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d022      	beq.n	8003192 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689a      	ldr	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800315a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	6899      	ldr	r1, [r3, #8]
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	430a      	orrs	r2, r1
 800316c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	689a      	ldr	r2, [r3, #8]
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800317c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	6899      	ldr	r1, [r3, #8]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	e00f      	b.n	80031b2 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031a0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031b0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	689a      	ldr	r2, [r3, #8]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f022 0202 	bic.w	r2, r2, #2
 80031c0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6899      	ldr	r1, [r3, #8]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	7e1b      	ldrb	r3, [r3, #24]
 80031cc:	005a      	lsls	r2, r3, #1
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	430a      	orrs	r2, r1
 80031d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d027      	beq.n	8003230 <ADC_Init+0x178>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685a      	ldr	r2, [r3, #4]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80031ee:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	685a      	ldr	r2, [r3, #4]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80031fe:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003204:	3b01      	subs	r3, #1
 8003206:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800320a:	60fa      	str	r2, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	68fa      	ldr	r2, [r7, #12]
 800320e:	fa92 f2a2 	rbit	r2, r2
 8003212:	60ba      	str	r2, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	fab2 f282 	clz	r2, r2
 800321a:	b2d2      	uxtb	r2, r2
 800321c:	fa03 f102 	lsl.w	r1, r3, r2
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685a      	ldr	r2, [r3, #4]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	605a      	str	r2, [r3, #4]
 800322e:	e007      	b.n	8003240 <ADC_Init+0x188>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800323e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800324e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	3b01      	subs	r3, #1
 800325c:	051a      	lsls	r2, r3, #20
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	689a      	ldr	r2, [r3, #8]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003274:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6899      	ldr	r1, [r3, #8]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003282:	025a      	lsls	r2, r3, #9
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	430a      	orrs	r2, r1
 800328a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800329a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6899      	ldr	r1, [r3, #8]
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	029a      	lsls	r2, r3, #10
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	609a      	str	r2, [r3, #8]
}
 80032b0:	bf00      	nop
 80032b2:	3714      	adds	r7, #20
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bc80      	pop	{r7}
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	40012300 	.word	0x40012300
 80032c0:	0f000001 	.word	0x0f000001

080032c4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032c4:	b580      	push	{r7, lr}
 80032c6:	b084      	sub	sp, #16
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032d0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d13c      	bne.n	8003358 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F2, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d12b      	bne.n	8003350 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d127      	bne.n	8003350 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003306:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800330a:	2b00      	cmp	r3, #0
 800330c:	d006      	beq.n	800331c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	689b      	ldr	r3, [r3, #8]
 8003314:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003318:	2b00      	cmp	r3, #0
 800331a:	d119      	bne.n	8003350 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	685a      	ldr	r2, [r3, #4]
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	f022 0220 	bic.w	r2, r2, #32
 800332a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003330:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800333c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003340:	2b00      	cmp	r3, #0
 8003342:	d105      	bne.n	8003350 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003348:	f043 0201 	orr.w	r2, r3, #1
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f7ff fd6c 	bl	8002e2e <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003356:	e00e      	b.n	8003376 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	f003 0310 	and.w	r3, r3, #16
 8003360:	2b00      	cmp	r3, #0
 8003362:	d003      	beq.n	800336c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f7ff fd7d 	bl	8002e64 <HAL_ADC_ErrorCallback>
}
 800336a:	e004      	b.n	8003376 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003370:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	4798      	blx	r3
}
 8003376:	bf00      	nop
 8003378:	3710      	adds	r7, #16
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}

0800337e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800337e:	b580      	push	{r7, lr}
 8003380:	b084      	sub	sp, #16
 8003382:	af00      	add	r7, sp, #0
 8003384:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800338c:	68f8      	ldr	r0, [r7, #12]
 800338e:	f7ff fd57 	bl	8002e40 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003392:	bf00      	nop
 8003394:	3710      	adds	r7, #16
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}

0800339a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b084      	sub	sp, #16
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a6:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	2240      	movs	r2, #64	; 0x40
 80033ac:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033b2:	f043 0204 	orr.w	r2, r3, #4
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033ba:	68f8      	ldr	r0, [r7, #12]
 80033bc:	f7ff fd52 	bl	8002e64 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033c0:	bf00      	nop
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80033d0:	bf00      	nop
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bc80      	pop	{r7}
 80033d8:	4770      	bx	lr

080033da <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b084      	sub	sp, #16
 80033de:	af00      	add	r7, sp, #0
 80033e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d101      	bne.n	80033ec <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e0ed      	b.n	80035c8 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033f2:	b2db      	uxtb	r3, r3
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d102      	bne.n	80033fe <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	f7fe fc43 	bl	8001c84 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f022 0202 	bic.w	r2, r2, #2
 800340c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800340e:	f7ff fa2f 	bl	8002870 <HAL_GetTick>
 8003412:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003414:	e012      	b.n	800343c <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003416:	f7ff fa2b 	bl	8002870 <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	2b0a      	cmp	r3, #10
 8003422:	d90b      	bls.n	800343c <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003428:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2205      	movs	r2, #5
 8003434:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003438:	2301      	movs	r3, #1
 800343a:	e0c5      	b.n	80035c8 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1e5      	bne.n	8003416 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f042 0201 	orr.w	r2, r2, #1
 8003458:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800345a:	f7ff fa09 	bl	8002870 <HAL_GetTick>
 800345e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003460:	e012      	b.n	8003488 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003462:	f7ff fa05 	bl	8002870 <HAL_GetTick>
 8003466:	4602      	mov	r2, r0
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	2b0a      	cmp	r3, #10
 800346e:	d90b      	bls.n	8003488 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003474:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2205      	movs	r2, #5
 8003480:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003484:	2301      	movs	r3, #1
 8003486:	e09f      	b.n	80035c8 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d0e5      	beq.n	8003462 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	7e1b      	ldrb	r3, [r3, #24]
 800349a:	2b01      	cmp	r3, #1
 800349c:	d108      	bne.n	80034b0 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80034ac:	601a      	str	r2, [r3, #0]
 80034ae:	e007      	b.n	80034c0 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80034be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	7e5b      	ldrb	r3, [r3, #25]
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d108      	bne.n	80034da <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	681a      	ldr	r2, [r3, #0]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034d6:	601a      	str	r2, [r3, #0]
 80034d8:	e007      	b.n	80034ea <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	681a      	ldr	r2, [r3, #0]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	7e9b      	ldrb	r3, [r3, #26]
 80034ee:	2b01      	cmp	r3, #1
 80034f0:	d108      	bne.n	8003504 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	681a      	ldr	r2, [r3, #0]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f042 0220 	orr.w	r2, r2, #32
 8003500:	601a      	str	r2, [r3, #0]
 8003502:	e007      	b.n	8003514 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	681a      	ldr	r2, [r3, #0]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f022 0220 	bic.w	r2, r2, #32
 8003512:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	7edb      	ldrb	r3, [r3, #27]
 8003518:	2b01      	cmp	r3, #1
 800351a:	d108      	bne.n	800352e <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681a      	ldr	r2, [r3, #0]
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f022 0210 	bic.w	r2, r2, #16
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	e007      	b.n	800353e <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f042 0210 	orr.w	r2, r2, #16
 800353c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	7f1b      	ldrb	r3, [r3, #28]
 8003542:	2b01      	cmp	r3, #1
 8003544:	d108      	bne.n	8003558 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	681a      	ldr	r2, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f042 0208 	orr.w	r2, r2, #8
 8003554:	601a      	str	r2, [r3, #0]
 8003556:	e007      	b.n	8003568 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f022 0208 	bic.w	r2, r2, #8
 8003566:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	7f5b      	ldrb	r3, [r3, #29]
 800356c:	2b01      	cmp	r3, #1
 800356e:	d108      	bne.n	8003582 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f042 0204 	orr.w	r2, r2, #4
 800357e:	601a      	str	r2, [r3, #0]
 8003580:	e007      	b.n	8003592 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f022 0204 	bic.w	r2, r2, #4
 8003590:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	689a      	ldr	r2, [r3, #8]
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	68db      	ldr	r3, [r3, #12]
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	691b      	ldr	r3, [r3, #16]
 80035a0:	431a      	orrs	r2, r3
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	ea42 0103 	orr.w	r1, r2, r3
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	1e5a      	subs	r2, r3, #1
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	430a      	orrs	r2, r1
 80035b6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	2200      	movs	r2, #0
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80035c6:	2300      	movs	r3, #0
}
 80035c8:	4618      	mov	r0, r3
 80035ca:	3710      	adds	r7, #16
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80035d0:	b480      	push	{r7}
 80035d2:	b087      	sub	sp, #28
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
 80035d8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035e6:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80035e8:	7cfb      	ldrb	r3, [r7, #19]
 80035ea:	2b01      	cmp	r3, #1
 80035ec:	d003      	beq.n	80035f6 <HAL_CAN_ConfigFilter+0x26>
 80035ee:	7cfb      	ldrb	r3, [r7, #19]
 80035f0:	2b02      	cmp	r3, #2
 80035f2:	f040 80be 	bne.w	8003772 <HAL_CAN_ConfigFilter+0x1a2>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if   defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80035f6:	4b65      	ldr	r3, [pc, #404]	; (800378c <HAL_CAN_ConfigFilter+0x1bc>)
 80035f8:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003600:	f043 0201 	orr.w	r2, r3, #1
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if   defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003610:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003620:	683b      	ldr	r3, [r7, #0]
 8003622:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003624:	021b      	lsls	r3, r3, #8
 8003626:	431a      	orrs	r2, r3
 8003628:	697b      	ldr	r3, [r7, #20]
 800362a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800362e:	683b      	ldr	r3, [r7, #0]
 8003630:	695b      	ldr	r3, [r3, #20]
 8003632:	f003 031f 	and.w	r3, r3, #31
 8003636:	2201      	movs	r2, #1
 8003638:	fa02 f303 	lsl.w	r3, r2, r3
 800363c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800363e:	697b      	ldr	r3, [r7, #20]
 8003640:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	43db      	mvns	r3, r3
 8003648:	401a      	ands	r2, r3
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003650:	683b      	ldr	r3, [r7, #0]
 8003652:	69db      	ldr	r3, [r3, #28]
 8003654:	2b00      	cmp	r3, #0
 8003656:	d123      	bne.n	80036a0 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	43db      	mvns	r3, r3
 8003662:	401a      	ands	r2, r3
 8003664:	697b      	ldr	r3, [r7, #20]
 8003666:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800366a:	683b      	ldr	r3, [r7, #0]
 800366c:	68db      	ldr	r3, [r3, #12]
 800366e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003676:	683a      	ldr	r2, [r7, #0]
 8003678:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800367a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	3248      	adds	r2, #72	; 0x48
 8003680:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003684:	683b      	ldr	r3, [r7, #0]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003694:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003696:	6979      	ldr	r1, [r7, #20]
 8003698:	3348      	adds	r3, #72	; 0x48
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	440b      	add	r3, r1
 800369e:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	69db      	ldr	r3, [r3, #28]
 80036a4:	2b01      	cmp	r3, #1
 80036a6:	d122      	bne.n	80036ee <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	431a      	orrs	r2, r3
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80036c8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80036ca:	697b      	ldr	r3, [r7, #20]
 80036cc:	3248      	adds	r2, #72	; 0x48
 80036ce:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036d2:	683b      	ldr	r3, [r7, #0]
 80036d4:	689b      	ldr	r3, [r3, #8]
 80036d6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	68db      	ldr	r3, [r3, #12]
 80036dc:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80036e2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80036e4:	6979      	ldr	r1, [r7, #20]
 80036e6:	3348      	adds	r3, #72	; 0x48
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	440b      	add	r3, r1
 80036ec:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d109      	bne.n	800370a <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	43db      	mvns	r3, r3
 8003700:	401a      	ands	r2, r3
 8003702:	697b      	ldr	r3, [r7, #20]
 8003704:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003708:	e007      	b.n	800371a <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	431a      	orrs	r2, r3
 8003714:	697b      	ldr	r3, [r7, #20]
 8003716:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d109      	bne.n	8003736 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003722:	697b      	ldr	r3, [r7, #20]
 8003724:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	43db      	mvns	r3, r3
 800372c:	401a      	ands	r2, r3
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003734:	e007      	b.n	8003746 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003736:	697b      	ldr	r3, [r7, #20]
 8003738:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	431a      	orrs	r2, r3
 8003740:	697b      	ldr	r3, [r7, #20]
 8003742:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	6a1b      	ldr	r3, [r3, #32]
 800374a:	2b01      	cmp	r3, #1
 800374c:	d107      	bne.n	800375e <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	431a      	orrs	r2, r3
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003764:	f023 0201 	bic.w	r2, r3, #1
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800376e:	2300      	movs	r3, #0
 8003770:	e006      	b.n	8003780 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003776:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800377e:	2301      	movs	r3, #1
  }
}
 8003780:	4618      	mov	r0, r3
 8003782:	371c      	adds	r7, #28
 8003784:	46bd      	mov	sp, r7
 8003786:	bc80      	pop	{r7}
 8003788:	4770      	bx	lr
 800378a:	bf00      	nop
 800378c:	40006400 	.word	0x40006400

08003790 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003790:	b580      	push	{r7, lr}
 8003792:	b084      	sub	sp, #16
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	d12e      	bne.n	8003802 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f022 0201 	bic.w	r2, r2, #1
 80037ba:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80037bc:	f7ff f858 	bl	8002870 <HAL_GetTick>
 80037c0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037c2:	e012      	b.n	80037ea <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80037c4:	f7ff f854 	bl	8002870 <HAL_GetTick>
 80037c8:	4602      	mov	r2, r0
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	2b0a      	cmp	r3, #10
 80037d0:	d90b      	bls.n	80037ea <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037d6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2205      	movs	r2, #5
 80037e2:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e012      	b.n	8003810 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	f003 0301 	and.w	r3, r3, #1
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d1e5      	bne.n	80037c4 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2200      	movs	r2, #0
 80037fc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80037fe:	2300      	movs	r3, #0
 8003800:	e006      	b.n	8003810 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003806:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800380e:	2301      	movs	r3, #1
  }
}
 8003810:	4618      	mov	r0, r3
 8003812:	3710      	adds	r7, #16
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}

08003818 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8003818:	b480      	push	{r7}
 800381a:	b089      	sub	sp, #36	; 0x24
 800381c:	af00      	add	r7, sp, #0
 800381e:	60f8      	str	r0, [r7, #12]
 8003820:	60b9      	str	r1, [r7, #8]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	f893 3020 	ldrb.w	r3, [r3, #32]
 800382c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003836:	7ffb      	ldrb	r3, [r7, #31]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d003      	beq.n	8003844 <HAL_CAN_AddTxMessage+0x2c>
 800383c:	7ffb      	ldrb	r3, [r7, #31]
 800383e:	2b02      	cmp	r3, #2
 8003840:	f040 80b8 	bne.w	80039b4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d10a      	bne.n	8003864 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003854:	2b00      	cmp	r3, #0
 8003856:	d105      	bne.n	8003864 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003858:	69bb      	ldr	r3, [r7, #24]
 800385a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 80a0 	beq.w	80039a4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	0e1b      	lsrs	r3, r3, #24
 8003868:	f003 0303 	and.w	r3, r3, #3
 800386c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2b02      	cmp	r3, #2
 8003872:	d907      	bls.n	8003884 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003878:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e09e      	b.n	80039c2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003884:	2201      	movs	r2, #1
 8003886:	697b      	ldr	r3, [r7, #20]
 8003888:	409a      	lsls	r2, r3
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	689b      	ldr	r3, [r3, #8]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d10d      	bne.n	80038b2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003896:	68bb      	ldr	r3, [r7, #8]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800389c:	68bb      	ldr	r3, [r7, #8]
 800389e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80038a0:	68f9      	ldr	r1, [r7, #12]
 80038a2:	6809      	ldr	r1, [r1, #0]
 80038a4:	431a      	orrs	r2, r3
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	3318      	adds	r3, #24
 80038aa:	011b      	lsls	r3, r3, #4
 80038ac:	440b      	add	r3, r1
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	e00f      	b.n	80038d2 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80038b8:	68bb      	ldr	r3, [r7, #8]
 80038ba:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038bc:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80038be:	68bb      	ldr	r3, [r7, #8]
 80038c0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038c2:	68f9      	ldr	r1, [r7, #12]
 80038c4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80038c6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80038c8:	697b      	ldr	r3, [r7, #20]
 80038ca:	3318      	adds	r3, #24
 80038cc:	011b      	lsls	r3, r3, #4
 80038ce:	440b      	add	r3, r1
 80038d0:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	6819      	ldr	r1, [r3, #0]
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	691a      	ldr	r2, [r3, #16]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	3318      	adds	r3, #24
 80038de:	011b      	lsls	r3, r3, #4
 80038e0:	440b      	add	r3, r1
 80038e2:	3304      	adds	r3, #4
 80038e4:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	7d1b      	ldrb	r3, [r3, #20]
 80038ea:	2b01      	cmp	r3, #1
 80038ec:	d111      	bne.n	8003912 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	3318      	adds	r3, #24
 80038f6:	011b      	lsls	r3, r3, #4
 80038f8:	4413      	add	r3, r2
 80038fa:	3304      	adds	r3, #4
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68fa      	ldr	r2, [r7, #12]
 8003900:	6811      	ldr	r1, [r2, #0]
 8003902:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	3318      	adds	r3, #24
 800390a:	011b      	lsls	r3, r3, #4
 800390c:	440b      	add	r3, r1
 800390e:	3304      	adds	r3, #4
 8003910:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	3307      	adds	r3, #7
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	061a      	lsls	r2, r3, #24
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	3306      	adds	r3, #6
 800391e:	781b      	ldrb	r3, [r3, #0]
 8003920:	041b      	lsls	r3, r3, #16
 8003922:	431a      	orrs	r2, r3
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	3305      	adds	r3, #5
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	021b      	lsls	r3, r3, #8
 800392c:	4313      	orrs	r3, r2
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	3204      	adds	r2, #4
 8003932:	7812      	ldrb	r2, [r2, #0]
 8003934:	4610      	mov	r0, r2
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	6811      	ldr	r1, [r2, #0]
 800393a:	ea43 0200 	orr.w	r2, r3, r0
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	011b      	lsls	r3, r3, #4
 8003942:	440b      	add	r3, r1
 8003944:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003948:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	3303      	adds	r3, #3
 800394e:	781b      	ldrb	r3, [r3, #0]
 8003950:	061a      	lsls	r2, r3, #24
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	3302      	adds	r3, #2
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	041b      	lsls	r3, r3, #16
 800395a:	431a      	orrs	r2, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	3301      	adds	r3, #1
 8003960:	781b      	ldrb	r3, [r3, #0]
 8003962:	021b      	lsls	r3, r3, #8
 8003964:	4313      	orrs	r3, r2
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	7812      	ldrb	r2, [r2, #0]
 800396a:	4610      	mov	r0, r2
 800396c:	68fa      	ldr	r2, [r7, #12]
 800396e:	6811      	ldr	r1, [r2, #0]
 8003970:	ea43 0200 	orr.w	r2, r3, r0
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	011b      	lsls	r3, r3, #4
 8003978:	440b      	add	r3, r1
 800397a:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800397e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	3318      	adds	r3, #24
 8003988:	011b      	lsls	r3, r3, #4
 800398a:	4413      	add	r3, r2
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	68fa      	ldr	r2, [r7, #12]
 8003990:	6811      	ldr	r1, [r2, #0]
 8003992:	f043 0201 	orr.w	r2, r3, #1
 8003996:	697b      	ldr	r3, [r7, #20]
 8003998:	3318      	adds	r3, #24
 800399a:	011b      	lsls	r3, r3, #4
 800399c:	440b      	add	r3, r1
 800399e:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80039a0:	2300      	movs	r3, #0
 80039a2:	e00e      	b.n	80039c2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e006      	b.n	80039c2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80039c0:	2301      	movs	r3, #1
  }
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3724      	adds	r7, #36	; 0x24
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bc80      	pop	{r7}
 80039ca:	4770      	bx	lr

080039cc <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(CAN_HandleTypeDef *hcan)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b085      	sub	sp, #20
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80039d4:	2300      	movs	r3, #0
 80039d6:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039de:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80039e0:	7afb      	ldrb	r3, [r7, #11]
 80039e2:	2b01      	cmp	r3, #1
 80039e4:	d002      	beq.n	80039ec <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80039e6:	7afb      	ldrb	r3, [r7, #11]
 80039e8:	2b02      	cmp	r3, #2
 80039ea:	d11d      	bne.n	8003a28 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d002      	beq.n	8003a00 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	3301      	adds	r3, #1
 80039fe:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d002      	beq.n	8003a14 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	3301      	adds	r3, #1
 8003a12:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d002      	beq.n	8003a28 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	3301      	adds	r3, #1
 8003a26:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003a28:	68fb      	ldr	r3, [r7, #12]
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3714      	adds	r7, #20
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bc80      	pop	{r7}
 8003a32:	4770      	bx	lr

08003a34 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b085      	sub	sp, #20
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
 8003a3c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a44:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a46:	7bfb      	ldrb	r3, [r7, #15]
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d002      	beq.n	8003a52 <HAL_CAN_ActivateNotification+0x1e>
 8003a4c:	7bfb      	ldrb	r3, [r7, #15]
 8003a4e:	2b02      	cmp	r3, #2
 8003a50:	d109      	bne.n	8003a66 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	6959      	ldr	r1, [r3, #20]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e006      	b.n	8003a74 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a6a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3714      	adds	r7, #20
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bc80      	pop	{r7}
 8003a7c:	4770      	bx	lr

08003a7e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003a7e:	b580      	push	{r7, lr}
 8003a80:	b08a      	sub	sp, #40	; 0x28
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003a86:	2300      	movs	r3, #0
 8003a88:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695b      	ldr	r3, [r3, #20]
 8003a90:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689b      	ldr	r3, [r3, #8]
 8003aa0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	699b      	ldr	r3, [r3, #24]
 8003ab8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003aba:	6a3b      	ldr	r3, [r7, #32]
 8003abc:	f003 0301 	and.w	r3, r3, #1
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d07c      	beq.n	8003bbe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ac4:	69bb      	ldr	r3, [r7, #24]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d023      	beq.n	8003b16 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	f003 0302 	and.w	r3, r3, #2
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d003      	beq.n	8003ae8 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f000 f97d 	bl	8003de0 <HAL_CAN_TxMailbox0CompleteCallback>
 8003ae6:	e016      	b.n	8003b16 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d004      	beq.n	8003afc <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003af8:	627b      	str	r3, [r7, #36]	; 0x24
 8003afa:	e00c      	b.n	8003b16 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003afc:	69bb      	ldr	r3, [r7, #24]
 8003afe:	f003 0308 	and.w	r3, r3, #8
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d004      	beq.n	8003b10 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003b06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b0c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b0e:	e002      	b.n	8003b16 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f980 	bl	8003e16 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003b16:	69bb      	ldr	r3, [r7, #24]
 8003b18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d024      	beq.n	8003b6a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003b28:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003b2a:	69bb      	ldr	r3, [r7, #24]
 8003b2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d003      	beq.n	8003b3c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003b34:	6878      	ldr	r0, [r7, #4]
 8003b36:	f000 f95c 	bl	8003df2 <HAL_CAN_TxMailbox1CompleteCallback>
 8003b3a:	e016      	b.n	8003b6a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003b3c:	69bb      	ldr	r3, [r7, #24]
 8003b3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d004      	beq.n	8003b50 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b48:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
 8003b4e:	e00c      	b.n	8003b6a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003b50:	69bb      	ldr	r3, [r7, #24]
 8003b52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d004      	beq.n	8003b64 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003b60:	627b      	str	r3, [r7, #36]	; 0x24
 8003b62:	e002      	b.n	8003b6a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003b64:	6878      	ldr	r0, [r7, #4]
 8003b66:	f000 f95f 	bl	8003e28 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003b6a:	69bb      	ldr	r3, [r7, #24]
 8003b6c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d024      	beq.n	8003bbe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003b7c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d003      	beq.n	8003b90 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003b88:	6878      	ldr	r0, [r7, #4]
 8003b8a:	f000 f93b 	bl	8003e04 <HAL_CAN_TxMailbox2CompleteCallback>
 8003b8e:	e016      	b.n	8003bbe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003b90:	69bb      	ldr	r3, [r7, #24]
 8003b92:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d004      	beq.n	8003ba4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b9c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ba0:	627b      	str	r3, [r7, #36]	; 0x24
 8003ba2:	e00c      	b.n	8003bbe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d004      	beq.n	8003bb8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bb4:	627b      	str	r3, [r7, #36]	; 0x24
 8003bb6:	e002      	b.n	8003bbe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f000 f93e 	bl	8003e3a <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003bbe:	6a3b      	ldr	r3, [r7, #32]
 8003bc0:	f003 0308 	and.w	r3, r3, #8
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d00c      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003bc8:	697b      	ldr	r3, [r7, #20]
 8003bca:	f003 0310 	and.w	r3, r3, #16
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d007      	beq.n	8003be2 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bd4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	2210      	movs	r2, #16
 8003be0:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003be2:	6a3b      	ldr	r3, [r7, #32]
 8003be4:	f003 0304 	and.w	r3, r3, #4
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d00b      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f003 0308 	and.w	r3, r3, #8
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d006      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2208      	movs	r2, #8
 8003bfc:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f000 f92d 	bl	8003e5e <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003c04:	6a3b      	ldr	r3, [r7, #32]
 8003c06:	f003 0302 	and.w	r3, r3, #2
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d009      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	f003 0303 	and.w	r3, r3, #3
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d002      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003c1c:	6878      	ldr	r0, [r7, #4]
 8003c1e:	f000 f915 	bl	8003e4c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003c22:	6a3b      	ldr	r3, [r7, #32]
 8003c24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d00c      	beq.n	8003c46 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003c2c:	693b      	ldr	r3, [r7, #16]
 8003c2e:	f003 0310 	and.w	r3, r3, #16
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d007      	beq.n	8003c46 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c38:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c3c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	2210      	movs	r2, #16
 8003c44:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003c46:	6a3b      	ldr	r3, [r7, #32]
 8003c48:	f003 0320 	and.w	r3, r3, #32
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d00b      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003c50:	693b      	ldr	r3, [r7, #16]
 8003c52:	f003 0308 	and.w	r3, r3, #8
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d006      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	2208      	movs	r2, #8
 8003c60:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f90d 	bl	8003e82 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003c68:	6a3b      	ldr	r3, [r7, #32]
 8003c6a:	f003 0310 	and.w	r3, r3, #16
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d009      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	691b      	ldr	r3, [r3, #16]
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003c80:	6878      	ldr	r0, [r7, #4]
 8003c82:	f000 f8f5 	bl	8003e70 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003c86:	6a3b      	ldr	r3, [r7, #32]
 8003c88:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d00b      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f003 0310 	and.w	r3, r3, #16
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d006      	beq.n	8003ca8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	2210      	movs	r2, #16
 8003ca0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003ca2:	6878      	ldr	r0, [r7, #4]
 8003ca4:	f000 f8f6 	bl	8003e94 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003ca8:	6a3b      	ldr	r3, [r7, #32]
 8003caa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00b      	beq.n	8003cca <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d006      	beq.n	8003cca <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	2208      	movs	r2, #8
 8003cc2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f000 f8ee 	bl	8003ea6 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d075      	beq.n	8003dc0 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	f003 0304 	and.w	r3, r3, #4
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d06c      	beq.n	8003db8 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d008      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003cfa:	6a3b      	ldr	r3, [r7, #32]
 8003cfc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d008      	beq.n	8003d16 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d003      	beq.n	8003d16 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003d0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d16:	6a3b      	ldr	r3, [r7, #32]
 8003d18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d008      	beq.n	8003d32 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d003      	beq.n	8003d32 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d2c:	f043 0304 	orr.w	r3, r3, #4
 8003d30:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d03d      	beq.n	8003db8 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d038      	beq.n	8003db8 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003d4c:	2b30      	cmp	r3, #48	; 0x30
 8003d4e:	d017      	beq.n	8003d80 <HAL_CAN_IRQHandler+0x302>
 8003d50:	2b30      	cmp	r3, #48	; 0x30
 8003d52:	d804      	bhi.n	8003d5e <HAL_CAN_IRQHandler+0x2e0>
 8003d54:	2b10      	cmp	r3, #16
 8003d56:	d009      	beq.n	8003d6c <HAL_CAN_IRQHandler+0x2ee>
 8003d58:	2b20      	cmp	r3, #32
 8003d5a:	d00c      	beq.n	8003d76 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003d5c:	e024      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8003d5e:	2b50      	cmp	r3, #80	; 0x50
 8003d60:	d018      	beq.n	8003d94 <HAL_CAN_IRQHandler+0x316>
 8003d62:	2b60      	cmp	r3, #96	; 0x60
 8003d64:	d01b      	beq.n	8003d9e <HAL_CAN_IRQHandler+0x320>
 8003d66:	2b40      	cmp	r3, #64	; 0x40
 8003d68:	d00f      	beq.n	8003d8a <HAL_CAN_IRQHandler+0x30c>
            break;
 8003d6a:	e01d      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8003d6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6e:	f043 0308 	orr.w	r3, r3, #8
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d74:	e018      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	f043 0310 	orr.w	r3, r3, #16
 8003d7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d7e:	e013      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d82:	f043 0320 	orr.w	r3, r3, #32
 8003d86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d88:	e00e      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 8003d8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d92:	e009      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 8003d94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003d9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003d9c:	e004      	b.n	8003da8 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003da4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003da6:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	699a      	ldr	r2, [r3, #24]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8003db6:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	2204      	movs	r2, #4
 8003dbe:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d008      	beq.n	8003dd8 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dcc:	431a      	orrs	r2, r3
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003dd2:	6878      	ldr	r0, [r7, #4]
 8003dd4:	f000 f870 	bl	8003eb8 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003dd8:	bf00      	nop
 8003dda:	3728      	adds	r7, #40	; 0x28
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}

08003de0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003de0:	b480      	push	{r7}
 8003de2:	b083      	sub	sp, #12
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003de8:	bf00      	nop
 8003dea:	370c      	adds	r7, #12
 8003dec:	46bd      	mov	sp, r7
 8003dee:	bc80      	pop	{r7}
 8003df0:	4770      	bx	lr

08003df2 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003df2:	b480      	push	{r7}
 8003df4:	b083      	sub	sp, #12
 8003df6:	af00      	add	r7, sp, #0
 8003df8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003dfa:	bf00      	nop
 8003dfc:	370c      	adds	r7, #12
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bc80      	pop	{r7}
 8003e02:	4770      	bx	lr

08003e04 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bc80      	pop	{r7}
 8003e14:	4770      	bx	lr

08003e16 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e16:	b480      	push	{r7}
 8003e18:	b083      	sub	sp, #12
 8003e1a:	af00      	add	r7, sp, #0
 8003e1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003e1e:	bf00      	nop
 8003e20:	370c      	adds	r7, #12
 8003e22:	46bd      	mov	sp, r7
 8003e24:	bc80      	pop	{r7}
 8003e26:	4770      	bx	lr

08003e28 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bc80      	pop	{r7}
 8003e38:	4770      	bx	lr

08003e3a <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003e3a:	b480      	push	{r7}
 8003e3c:	b083      	sub	sp, #12
 8003e3e:	af00      	add	r7, sp, #0
 8003e40:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003e42:	bf00      	nop
 8003e44:	370c      	adds	r7, #12
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bc80      	pop	{r7}
 8003e4a:	4770      	bx	lr

08003e4c <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	b083      	sub	sp, #12
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e54:	bf00      	nop
 8003e56:	370c      	adds	r7, #12
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bc80      	pop	{r7}
 8003e5c:	4770      	bx	lr

08003e5e <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e5e:	b480      	push	{r7}
 8003e60:	b083      	sub	sp, #12
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003e66:	bf00      	nop
 8003e68:	370c      	adds	r7, #12
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bc80      	pop	{r7}
 8003e6e:	4770      	bx	lr

08003e70 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003e70:	b480      	push	{r7}
 8003e72:	b083      	sub	sp, #12
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8003e78:	bf00      	nop
 8003e7a:	370c      	adds	r7, #12
 8003e7c:	46bd      	mov	sp, r7
 8003e7e:	bc80      	pop	{r7}
 8003e80:	4770      	bx	lr

08003e82 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003e82:	b480      	push	{r7}
 8003e84:	b083      	sub	sp, #12
 8003e86:	af00      	add	r7, sp, #0
 8003e88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003e8a:	bf00      	nop
 8003e8c:	370c      	adds	r7, #12
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	bc80      	pop	{r7}
 8003e92:	4770      	bx	lr

08003e94 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003e94:	b480      	push	{r7}
 8003e96:	b083      	sub	sp, #12
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003e9c:	bf00      	nop
 8003e9e:	370c      	adds	r7, #12
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bc80      	pop	{r7}
 8003ea4:	4770      	bx	lr

08003ea6 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003ea6:	b480      	push	{r7}
 8003ea8:	b083      	sub	sp, #12
 8003eaa:	af00      	add	r7, sp, #0
 8003eac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003eae:	bf00      	nop
 8003eb0:	370c      	adds	r7, #12
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bc80      	pop	{r7}
 8003eb6:	4770      	bx	lr

08003eb8 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8003eb8:	b480      	push	{r7}
 8003eba:	b083      	sub	sp, #12
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr
	...

08003ecc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b085      	sub	sp, #20
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	f003 0307 	and.w	r3, r3, #7
 8003eda:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003edc:	4b0c      	ldr	r3, [pc, #48]	; (8003f10 <__NVIC_SetPriorityGrouping+0x44>)
 8003ede:	68db      	ldr	r3, [r3, #12]
 8003ee0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ee2:	68ba      	ldr	r2, [r7, #8]
 8003ee4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ee8:	4013      	ands	r3, r2
 8003eea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ef4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ef8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003efc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003efe:	4a04      	ldr	r2, [pc, #16]	; (8003f10 <__NVIC_SetPriorityGrouping+0x44>)
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	60d3      	str	r3, [r2, #12]
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	bc80      	pop	{r7}
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	e000ed00 	.word	0xe000ed00

08003f14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003f14:	b480      	push	{r7}
 8003f16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003f18:	4b04      	ldr	r3, [pc, #16]	; (8003f2c <__NVIC_GetPriorityGrouping+0x18>)
 8003f1a:	68db      	ldr	r3, [r3, #12]
 8003f1c:	0a1b      	lsrs	r3, r3, #8
 8003f1e:	f003 0307 	and.w	r3, r3, #7
}
 8003f22:	4618      	mov	r0, r3
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr
 8003f2a:	bf00      	nop
 8003f2c:	e000ed00 	.word	0xe000ed00

08003f30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b083      	sub	sp, #12
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	4603      	mov	r3, r0
 8003f38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	db0b      	blt.n	8003f5a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f42:	79fb      	ldrb	r3, [r7, #7]
 8003f44:	f003 021f 	and.w	r2, r3, #31
 8003f48:	4906      	ldr	r1, [pc, #24]	; (8003f64 <__NVIC_EnableIRQ+0x34>)
 8003f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4e:	095b      	lsrs	r3, r3, #5
 8003f50:	2001      	movs	r0, #1
 8003f52:	fa00 f202 	lsl.w	r2, r0, r2
 8003f56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003f5a:	bf00      	nop
 8003f5c:	370c      	adds	r7, #12
 8003f5e:	46bd      	mov	sp, r7
 8003f60:	bc80      	pop	{r7}
 8003f62:	4770      	bx	lr
 8003f64:	e000e100 	.word	0xe000e100

08003f68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b083      	sub	sp, #12
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	4603      	mov	r3, r0
 8003f70:	6039      	str	r1, [r7, #0]
 8003f72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	db0a      	blt.n	8003f92 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	b2da      	uxtb	r2, r3
 8003f80:	490c      	ldr	r1, [pc, #48]	; (8003fb4 <__NVIC_SetPriority+0x4c>)
 8003f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f86:	0112      	lsls	r2, r2, #4
 8003f88:	b2d2      	uxtb	r2, r2
 8003f8a:	440b      	add	r3, r1
 8003f8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003f90:	e00a      	b.n	8003fa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f92:	683b      	ldr	r3, [r7, #0]
 8003f94:	b2da      	uxtb	r2, r3
 8003f96:	4908      	ldr	r1, [pc, #32]	; (8003fb8 <__NVIC_SetPriority+0x50>)
 8003f98:	79fb      	ldrb	r3, [r7, #7]
 8003f9a:	f003 030f 	and.w	r3, r3, #15
 8003f9e:	3b04      	subs	r3, #4
 8003fa0:	0112      	lsls	r2, r2, #4
 8003fa2:	b2d2      	uxtb	r2, r2
 8003fa4:	440b      	add	r3, r1
 8003fa6:	761a      	strb	r2, [r3, #24]
}
 8003fa8:	bf00      	nop
 8003faa:	370c      	adds	r7, #12
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bc80      	pop	{r7}
 8003fb0:	4770      	bx	lr
 8003fb2:	bf00      	nop
 8003fb4:	e000e100 	.word	0xe000e100
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b089      	sub	sp, #36	; 0x24
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	60f8      	str	r0, [r7, #12]
 8003fc4:	60b9      	str	r1, [r7, #8]
 8003fc6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	f003 0307 	and.w	r3, r3, #7
 8003fce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fd0:	69fb      	ldr	r3, [r7, #28]
 8003fd2:	f1c3 0307 	rsb	r3, r3, #7
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	bf28      	it	cs
 8003fda:	2304      	movcs	r3, #4
 8003fdc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	3304      	adds	r3, #4
 8003fe2:	2b06      	cmp	r3, #6
 8003fe4:	d902      	bls.n	8003fec <NVIC_EncodePriority+0x30>
 8003fe6:	69fb      	ldr	r3, [r7, #28]
 8003fe8:	3b03      	subs	r3, #3
 8003fea:	e000      	b.n	8003fee <NVIC_EncodePriority+0x32>
 8003fec:	2300      	movs	r3, #0
 8003fee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ff0:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8003ffa:	43da      	mvns	r2, r3
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	401a      	ands	r2, r3
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004004:	f04f 31ff 	mov.w	r1, #4294967295
 8004008:	697b      	ldr	r3, [r7, #20]
 800400a:	fa01 f303 	lsl.w	r3, r1, r3
 800400e:	43d9      	mvns	r1, r3
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004014:	4313      	orrs	r3, r2
         );
}
 8004016:	4618      	mov	r0, r3
 8004018:	3724      	adds	r7, #36	; 0x24
 800401a:	46bd      	mov	sp, r7
 800401c:	bc80      	pop	{r7}
 800401e:	4770      	bx	lr

08004020 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	3b01      	subs	r3, #1
 800402c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004030:	d301      	bcc.n	8004036 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004032:	2301      	movs	r3, #1
 8004034:	e00f      	b.n	8004056 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004036:	4a0a      	ldr	r2, [pc, #40]	; (8004060 <SysTick_Config+0x40>)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	3b01      	subs	r3, #1
 800403c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800403e:	210f      	movs	r1, #15
 8004040:	f04f 30ff 	mov.w	r0, #4294967295
 8004044:	f7ff ff90 	bl	8003f68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004048:	4b05      	ldr	r3, [pc, #20]	; (8004060 <SysTick_Config+0x40>)
 800404a:	2200      	movs	r2, #0
 800404c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800404e:	4b04      	ldr	r3, [pc, #16]	; (8004060 <SysTick_Config+0x40>)
 8004050:	2207      	movs	r2, #7
 8004052:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004054:	2300      	movs	r3, #0
}
 8004056:	4618      	mov	r0, r3
 8004058:	3708      	adds	r7, #8
 800405a:	46bd      	mov	sp, r7
 800405c:	bd80      	pop	{r7, pc}
 800405e:	bf00      	nop
 8004060:	e000e010 	.word	0xe000e010

08004064 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800406c:	6878      	ldr	r0, [r7, #4]
 800406e:	f7ff ff2d 	bl	8003ecc <__NVIC_SetPriorityGrouping>
}
 8004072:	bf00      	nop
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}

0800407a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800407a:	b580      	push	{r7, lr}
 800407c:	b086      	sub	sp, #24
 800407e:	af00      	add	r7, sp, #0
 8004080:	4603      	mov	r3, r0
 8004082:	60b9      	str	r1, [r7, #8]
 8004084:	607a      	str	r2, [r7, #4]
 8004086:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004088:	2300      	movs	r3, #0
 800408a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800408c:	f7ff ff42 	bl	8003f14 <__NVIC_GetPriorityGrouping>
 8004090:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	68b9      	ldr	r1, [r7, #8]
 8004096:	6978      	ldr	r0, [r7, #20]
 8004098:	f7ff ff90 	bl	8003fbc <NVIC_EncodePriority>
 800409c:	4602      	mov	r2, r0
 800409e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80040a2:	4611      	mov	r1, r2
 80040a4:	4618      	mov	r0, r3
 80040a6:	f7ff ff5f 	bl	8003f68 <__NVIC_SetPriority>
}
 80040aa:	bf00      	nop
 80040ac:	3718      	adds	r7, #24
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bd80      	pop	{r7, pc}

080040b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80040b2:	b580      	push	{r7, lr}
 80040b4:	b082      	sub	sp, #8
 80040b6:	af00      	add	r7, sp, #0
 80040b8:	4603      	mov	r3, r0
 80040ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80040bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff ff35 	bl	8003f30 <__NVIC_EnableIRQ>
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}

080040ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040ce:	b580      	push	{r7, lr}
 80040d0:	b082      	sub	sp, #8
 80040d2:	af00      	add	r7, sp, #0
 80040d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f7ff ffa2 	bl	8004020 <SysTick_Config>
 80040dc:	4603      	mov	r3, r0
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3708      	adds	r7, #8
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80040f4:	f7fe fbbc 	bl	8002870 <HAL_GetTick>
 80040f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d101      	bne.n	8004104 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e099      	b.n	8004238 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2200      	movs	r2, #0
 8004108:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2202      	movs	r2, #2
 8004110:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f022 0201 	bic.w	r2, r2, #1
 8004122:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004124:	e00f      	b.n	8004146 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004126:	f7fe fba3 	bl	8002870 <HAL_GetTick>
 800412a:	4602      	mov	r2, r0
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	1ad3      	subs	r3, r2, r3
 8004130:	2b05      	cmp	r3, #5
 8004132:	d908      	bls.n	8004146 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2220      	movs	r2, #32
 8004138:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2203      	movs	r2, #3
 800413e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004142:	2303      	movs	r3, #3
 8004144:	e078      	b.n	8004238 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d1e8      	bne.n	8004126 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800415c:	697a      	ldr	r2, [r7, #20]
 800415e:	4b38      	ldr	r3, [pc, #224]	; (8004240 <HAL_DMA_Init+0x158>)
 8004160:	4013      	ands	r3, r2
 8004162:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	685a      	ldr	r2, [r3, #4]
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004172:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	691b      	ldr	r3, [r3, #16]
 8004178:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800417e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	699b      	ldr	r3, [r3, #24]
 8004184:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800418a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6a1b      	ldr	r3, [r3, #32]
 8004190:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004192:	697a      	ldr	r2, [r7, #20]
 8004194:	4313      	orrs	r3, r2
 8004196:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419c:	2b04      	cmp	r3, #4
 800419e:	d107      	bne.n	80041b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a8:	4313      	orrs	r3, r2
 80041aa:	697a      	ldr	r2, [r7, #20]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	697a      	ldr	r2, [r7, #20]
 80041b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	695b      	ldr	r3, [r3, #20]
 80041be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	f023 0307 	bic.w	r3, r3, #7
 80041c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d117      	bne.n	800420a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041de:	697a      	ldr	r2, [r7, #20]
 80041e0:	4313      	orrs	r3, r2
 80041e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d00e      	beq.n	800420a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80041ec:	6878      	ldr	r0, [r7, #4]
 80041ee:	f000 fbdd 	bl	80049ac <DMA_CheckFifoParam>
 80041f2:	4603      	mov	r3, r0
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d008      	beq.n	800420a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2240      	movs	r2, #64	; 0x40
 80041fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2201      	movs	r2, #1
 8004202:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004206:	2301      	movs	r3, #1
 8004208:	e016      	b.n	8004238 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	697a      	ldr	r2, [r7, #20]
 8004210:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f000 fb96 	bl	8004944 <DMA_CalcBaseAndBitshift>
 8004218:	4603      	mov	r3, r0
 800421a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004220:	223f      	movs	r2, #63	; 0x3f
 8004222:	409a      	lsls	r2, r3
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2200      	movs	r2, #0
 800422c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2201      	movs	r2, #1
 8004232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	f010803f 	.word	0xf010803f

08004244 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004252:	2300      	movs	r3, #0
 8004254:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800425a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004262:	2b01      	cmp	r3, #1
 8004264:	d101      	bne.n	800426a <HAL_DMA_Start_IT+0x26>
 8004266:	2302      	movs	r3, #2
 8004268:	e040      	b.n	80042ec <HAL_DMA_Start_IT+0xa8>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004278:	b2db      	uxtb	r3, r3
 800427a:	2b01      	cmp	r3, #1
 800427c:	d12f      	bne.n	80042de <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2202      	movs	r2, #2
 8004282:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	2200      	movs	r2, #0
 800428a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	68b9      	ldr	r1, [r7, #8]
 8004292:	68f8      	ldr	r0, [r7, #12]
 8004294:	f000 fb28 	bl	80048e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800429c:	223f      	movs	r2, #63	; 0x3f
 800429e:	409a      	lsls	r2, r3
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f042 0216 	orr.w	r2, r2, #22
 80042b2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d007      	beq.n	80042cc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0208 	orr.w	r2, r2, #8
 80042ca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f042 0201 	orr.w	r2, r2, #1
 80042da:	601a      	str	r2, [r3, #0]
 80042dc:	e005      	b.n	80042ea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	2200      	movs	r2, #0
 80042e2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80042e6:	2302      	movs	r3, #2
 80042e8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80042ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b084      	sub	sp, #16
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004300:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004302:	f7fe fab5 	bl	8002870 <HAL_GetTick>
 8004306:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800430e:	b2db      	uxtb	r3, r3
 8004310:	2b02      	cmp	r3, #2
 8004312:	d008      	beq.n	8004326 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2280      	movs	r2, #128	; 0x80
 8004318:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004322:	2301      	movs	r3, #1
 8004324:	e052      	b.n	80043cc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	681a      	ldr	r2, [r3, #0]
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f022 0216 	bic.w	r2, r2, #22
 8004334:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	695a      	ldr	r2, [r3, #20]
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004344:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800434a:	2b00      	cmp	r3, #0
 800434c:	d103      	bne.n	8004356 <HAL_DMA_Abort+0x62>
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004352:	2b00      	cmp	r3, #0
 8004354:	d007      	beq.n	8004366 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f022 0208 	bic.w	r2, r2, #8
 8004364:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0201 	bic.w	r2, r2, #1
 8004374:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004376:	e013      	b.n	80043a0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004378:	f7fe fa7a 	bl	8002870 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	68bb      	ldr	r3, [r7, #8]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	2b05      	cmp	r3, #5
 8004384:	d90c      	bls.n	80043a0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2220      	movs	r2, #32
 800438a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2200      	movs	r2, #0
 8004390:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2203      	movs	r2, #3
 8004398:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800439c:	2303      	movs	r3, #3
 800439e:	e015      	b.n	80043cc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f003 0301 	and.w	r3, r3, #1
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d1e4      	bne.n	8004378 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043b2:	223f      	movs	r2, #63	; 0x3f
 80043b4:	409a      	lsls	r2, r3
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2201      	movs	r2, #1
 80043c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3710      	adds	r7, #16
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}

080043d4 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e2:	b2db      	uxtb	r3, r3
 80043e4:	2b02      	cmp	r3, #2
 80043e6:	d004      	beq.n	80043f2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2280      	movs	r2, #128	; 0x80
 80043ec:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80043ee:	2301      	movs	r3, #1
 80043f0:	e00c      	b.n	800440c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2205      	movs	r2, #5
 80043f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	f022 0201 	bic.w	r2, r2, #1
 8004408:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800440a:	2300      	movs	r3, #0
}
 800440c:	4618      	mov	r0, r3
 800440e:	370c      	adds	r7, #12
 8004410:	46bd      	mov	sp, r7
 8004412:	bc80      	pop	{r7}
 8004414:	4770      	bx	lr

08004416 <HAL_DMA_PollForTransfer>:
  * @note   The HAL_DMA_PollForTransfer API cannot be used in circular and double buffering mode (automatic circular mode). 
  * @param  Timeout       Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_PollForTransfer(DMA_HandleTypeDef *hdma, HAL_DMA_LevelCompleteTypeDef CompleteLevel, uint32_t Timeout)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b08a      	sub	sp, #40	; 0x28
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	460b      	mov	r3, r1
 8004420:	607a      	str	r2, [r7, #4]
 8004422:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK; 
 8004424:	2300      	movs	r3, #0
 8004426:	77fb      	strb	r3, [r7, #31]
  uint32_t mask_cpltlevel;
  uint32_t tickstart = HAL_GetTick(); 
 8004428:	f7fe fa22 	bl	8002870 <HAL_GetTick>
 800442c:	61b8      	str	r0, [r7, #24]
  uint32_t tmpisr;
  
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs;

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b02      	cmp	r3, #2
 8004438:	d008      	beq.n	800444c <HAL_DMA_PollForTransfer+0x36>
  {
    /* No transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	2280      	movs	r2, #128	; 0x80
 800443e:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_UNLOCK(hdma);
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	2200      	movs	r2, #0
 8004444:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e0bf      	b.n	80045cc <HAL_DMA_PollForTransfer+0x1b6>
  }

  /* Polling mode not supported in circular mode and double buffering mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != RESET)
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004456:	2b00      	cmp	r3, #0
 8004458:	d005      	beq.n	8004466 <HAL_DMA_PollForTransfer+0x50>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NOT_SUPPORTED;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004460:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	e0b2      	b.n	80045cc <HAL_DMA_PollForTransfer+0x1b6>
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 8004466:	7afb      	ldrb	r3, [r7, #11]
 8004468:	2b00      	cmp	r3, #0
 800446a:	d106      	bne.n	800447a <HAL_DMA_PollForTransfer+0x64>
  {
    /* Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004470:	2220      	movs	r2, #32
 8004472:	fa02 f303 	lsl.w	r3, r2, r3
 8004476:	627b      	str	r3, [r7, #36]	; 0x24
 8004478:	e005      	b.n	8004486 <HAL_DMA_PollForTransfer+0x70>
  }
  else
  {
    /* Half Transfer Complete flag */
    mask_cpltlevel = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800447e:	2210      	movs	r2, #16
 8004480:	fa02 f303 	lsl.w	r3, r2, r3
 8004484:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800448a:	617b      	str	r3, [r7, #20]
  tmpisr = regs->ISR;
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	623b      	str	r3, [r7, #32]
  
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 8004492:	e05a      	b.n	800454a <HAL_DMA_PollForTransfer+0x134>
  {
    /* Check for the Timeout (Not applicable in circular mode)*/
    if(Timeout != HAL_MAX_DELAY)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	f1b3 3fff 	cmp.w	r3, #4294967295
 800449a:	d017      	beq.n	80044cc <HAL_DMA_PollForTransfer+0xb6>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d007      	beq.n	80044b2 <HAL_DMA_PollForTransfer+0x9c>
 80044a2:	f7fe f9e5 	bl	8002870 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	69bb      	ldr	r3, [r7, #24]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d20c      	bcs.n	80044cc <HAL_DMA_PollForTransfer+0xb6>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	2220      	movs	r2, #32
 80044b6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	2200      	movs	r2, #0
 80044bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2201      	movs	r2, #1
 80044c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e07f      	b.n	80045cc <HAL_DMA_PollForTransfer+0x1b6>
      }
    }

    /* Get the ISR register value */
    tmpisr = regs->ISR;
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	623b      	str	r3, [r7, #32]

    if((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044d6:	2208      	movs	r2, #8
 80044d8:	409a      	lsls	r2, r3
 80044da:	6a3b      	ldr	r3, [r7, #32]
 80044dc:	4013      	ands	r3, r2
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d00b      	beq.n	80044fa <HAL_DMA_PollForTransfer+0xe4>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044e6:	f043 0201 	orr.w	r2, r3, #1
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044f2:	2208      	movs	r2, #8
 80044f4:	409a      	lsls	r2, r3
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044fe:	2201      	movs	r2, #1
 8004500:	409a      	lsls	r2, r3
 8004502:	6a3b      	ldr	r3, [r7, #32]
 8004504:	4013      	ands	r3, r2
 8004506:	2b00      	cmp	r3, #0
 8004508:	d00b      	beq.n	8004522 <HAL_DMA_PollForTransfer+0x10c>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800450e:	f043 0202 	orr.w	r2, r3, #2
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800451a:	2201      	movs	r2, #1
 800451c:	409a      	lsls	r2, r3
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	609a      	str	r2, [r3, #8]
    }
    
    if((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004526:	2204      	movs	r2, #4
 8004528:	409a      	lsls	r2, r3
 800452a:	6a3b      	ldr	r3, [r7, #32]
 800452c:	4013      	ands	r3, r2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d00b      	beq.n	800454a <HAL_DMA_PollForTransfer+0x134>
    {
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004536:	f043 0204 	orr.w	r2, r3, #4
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Clear the Direct Mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004542:	2204      	movs	r2, #4
 8004544:	409a      	lsls	r2, r3
 8004546:	697b      	ldr	r3, [r7, #20]
 8004548:	609a      	str	r2, [r3, #8]
  while(((tmpisr & mask_cpltlevel) == RESET) && ((hdma->ErrorCode & HAL_DMA_ERROR_TE) == RESET))
 800454a:	6a3a      	ldr	r2, [r7, #32]
 800454c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454e:	4013      	ands	r3, r2
 8004550:	2b00      	cmp	r3, #0
 8004552:	d105      	bne.n	8004560 <HAL_DMA_PollForTransfer+0x14a>
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d099      	beq.n	8004494 <HAL_DMA_PollForTransfer+0x7e>
    }
  }
  
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004564:	2b00      	cmp	r3, #0
 8004566:	d018      	beq.n	800459a <HAL_DMA_PollForTransfer+0x184>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456c:	f003 0301 	and.w	r3, r3, #1
 8004570:	2b00      	cmp	r3, #0
 8004572:	d012      	beq.n	800459a <HAL_DMA_PollForTransfer+0x184>
    {
      HAL_DMA_Abort(hdma);
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f7ff febd 	bl	80042f4 <HAL_DMA_Abort>
    
      /* Clear the half transfer and transfer complete flags */
      regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800457e:	2230      	movs	r2, #48	; 0x30
 8004580:	409a      	lsls	r2, r3
 8004582:	697b      	ldr	r3, [r7, #20]
 8004584:	609a      	str	r2, [r3, #8]
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2200      	movs	r2, #0
 800458a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State= HAL_DMA_STATE_READY;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2201      	movs	r2, #1
 8004592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e018      	b.n	80045cc <HAL_DMA_PollForTransfer+0x1b6>
   }
  }
  
  /* Get the level transfer complete flag */
  if(CompleteLevel == HAL_DMA_FULL_TRANSFER)
 800459a:	7afb      	ldrb	r3, [r7, #11]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d10e      	bne.n	80045be <HAL_DMA_PollForTransfer+0x1a8>
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4 | DMA_FLAG_TCIF0_4) << hdma->StreamIndex;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a4:	2230      	movs	r2, #48	; 0x30
 80045a6:	409a      	lsls	r2, r3
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hdma->State = HAL_DMA_STATE_READY;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2201      	movs	r2, #1
 80045b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 80045bc:	e005      	b.n	80045ca <HAL_DMA_PollForTransfer+0x1b4>
  }
  else
  {
    /* Clear the half transfer and transfer complete flags */
    regs->IFCR = (DMA_FLAG_HTIF0_4) << hdma->StreamIndex;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045c2:	2210      	movs	r2, #16
 80045c4:	409a      	lsls	r2, r3
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	609a      	str	r2, [r3, #8]
  }
  
  return status;
 80045ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3728      	adds	r7, #40	; 0x28
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}

080045d4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045d4:	b580      	push	{r7, lr}
 80045d6:	b086      	sub	sp, #24
 80045d8:	af00      	add	r7, sp, #0
 80045da:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80045dc:	2300      	movs	r3, #0
 80045de:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80045e0:	4b92      	ldr	r3, [pc, #584]	; (800482c <HAL_DMA_IRQHandler+0x258>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4a92      	ldr	r2, [pc, #584]	; (8004830 <HAL_DMA_IRQHandler+0x25c>)
 80045e6:	fba2 2303 	umull	r2, r3, r2, r3
 80045ea:	0a9b      	lsrs	r3, r3, #10
 80045ec:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045fe:	2208      	movs	r2, #8
 8004600:	409a      	lsls	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	4013      	ands	r3, r2
 8004606:	2b00      	cmp	r3, #0
 8004608:	d01a      	beq.n	8004640 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f003 0304 	and.w	r3, r3, #4
 8004614:	2b00      	cmp	r3, #0
 8004616:	d013      	beq.n	8004640 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f022 0204 	bic.w	r2, r2, #4
 8004626:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800462c:	2208      	movs	r2, #8
 800462e:	409a      	lsls	r2, r3
 8004630:	693b      	ldr	r3, [r7, #16]
 8004632:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004638:	f043 0201 	orr.w	r2, r3, #1
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004644:	2201      	movs	r2, #1
 8004646:	409a      	lsls	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	4013      	ands	r3, r2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d012      	beq.n	8004676 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	695b      	ldr	r3, [r3, #20]
 8004656:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800465a:	2b00      	cmp	r3, #0
 800465c:	d00b      	beq.n	8004676 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004662:	2201      	movs	r2, #1
 8004664:	409a      	lsls	r2, r3
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800466e:	f043 0202 	orr.w	r2, r3, #2
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467a:	2204      	movs	r2, #4
 800467c:	409a      	lsls	r2, r3
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	4013      	ands	r3, r2
 8004682:	2b00      	cmp	r3, #0
 8004684:	d012      	beq.n	80046ac <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f003 0302 	and.w	r3, r3, #2
 8004690:	2b00      	cmp	r3, #0
 8004692:	d00b      	beq.n	80046ac <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004698:	2204      	movs	r2, #4
 800469a:	409a      	lsls	r2, r3
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046a4:	f043 0204 	orr.w	r2, r3, #4
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046b0:	2210      	movs	r2, #16
 80046b2:	409a      	lsls	r2, r3
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	4013      	ands	r3, r2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d043      	beq.n	8004744 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f003 0308 	and.w	r3, r3, #8
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d03c      	beq.n	8004744 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046ce:	2210      	movs	r2, #16
 80046d0:	409a      	lsls	r2, r3
 80046d2:	693b      	ldr	r3, [r7, #16]
 80046d4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d018      	beq.n	8004716 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d108      	bne.n	8004704 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d024      	beq.n	8004744 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	6878      	ldr	r0, [r7, #4]
 8004700:	4798      	blx	r3
 8004702:	e01f      	b.n	8004744 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004708:	2b00      	cmp	r3, #0
 800470a:	d01b      	beq.n	8004744 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	4798      	blx	r3
 8004714:	e016      	b.n	8004744 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004720:	2b00      	cmp	r3, #0
 8004722:	d107      	bne.n	8004734 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f022 0208 	bic.w	r2, r2, #8
 8004732:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004738:	2b00      	cmp	r3, #0
 800473a:	d003      	beq.n	8004744 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	6878      	ldr	r0, [r7, #4]
 8004742:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004748:	2220      	movs	r2, #32
 800474a:	409a      	lsls	r2, r3
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	4013      	ands	r3, r2
 8004750:	2b00      	cmp	r3, #0
 8004752:	f000 808e 	beq.w	8004872 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0310 	and.w	r3, r3, #16
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 8086 	beq.w	8004872 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476a:	2220      	movs	r2, #32
 800476c:	409a      	lsls	r2, r3
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004778:	b2db      	uxtb	r3, r3
 800477a:	2b05      	cmp	r3, #5
 800477c:	d136      	bne.n	80047ec <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0216 	bic.w	r2, r2, #22
 800478c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	695a      	ldr	r2, [r3, #20]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800479c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d103      	bne.n	80047ae <HAL_DMA_IRQHandler+0x1da>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d007      	beq.n	80047be <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681a      	ldr	r2, [r3, #0]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f022 0208 	bic.w	r2, r2, #8
 80047bc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047c2:	223f      	movs	r2, #63	; 0x3f
 80047c4:	409a      	lsls	r2, r3
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2200      	movs	r2, #0
 80047ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	2201      	movs	r2, #1
 80047d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d07d      	beq.n	80048de <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047e6:	6878      	ldr	r0, [r7, #4]
 80047e8:	4798      	blx	r3
        }
        return;
 80047ea:	e078      	b.n	80048de <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01c      	beq.n	8004834 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d108      	bne.n	800481a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800480c:	2b00      	cmp	r3, #0
 800480e:	d030      	beq.n	8004872 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004814:	6878      	ldr	r0, [r7, #4]
 8004816:	4798      	blx	r3
 8004818:	e02b      	b.n	8004872 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d027      	beq.n	8004872 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004826:	6878      	ldr	r0, [r7, #4]
 8004828:	4798      	blx	r3
 800482a:	e022      	b.n	8004872 <HAL_DMA_IRQHandler+0x29e>
 800482c:	20000004 	.word	0x20000004
 8004830:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800483e:	2b00      	cmp	r3, #0
 8004840:	d10f      	bne.n	8004862 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681a      	ldr	r2, [r3, #0]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f022 0210 	bic.w	r2, r2, #16
 8004850:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	2200      	movs	r2, #0
 8004856:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004866:	2b00      	cmp	r3, #0
 8004868:	d003      	beq.n	8004872 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004876:	2b00      	cmp	r3, #0
 8004878:	d032      	beq.n	80048e0 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800487e:	f003 0301 	and.w	r3, r3, #1
 8004882:	2b00      	cmp	r3, #0
 8004884:	d022      	beq.n	80048cc <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	2205      	movs	r2, #5
 800488a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681a      	ldr	r2, [r3, #0]
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f022 0201 	bic.w	r2, r2, #1
 800489c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800489e:	68bb      	ldr	r3, [r7, #8]
 80048a0:	3301      	adds	r3, #1
 80048a2:	60bb      	str	r3, [r7, #8]
 80048a4:	697a      	ldr	r2, [r7, #20]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d307      	bcc.n	80048ba <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d1f2      	bne.n	800489e <HAL_DMA_IRQHandler+0x2ca>
 80048b8:	e000      	b.n	80048bc <HAL_DMA_IRQHandler+0x2e8>
          break;
 80048ba:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2200      	movs	r2, #0
 80048c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d005      	beq.n	80048e0 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	4798      	blx	r3
 80048dc:	e000      	b.n	80048e0 <HAL_DMA_IRQHandler+0x30c>
        return;
 80048de:	bf00      	nop
    }
  }
}
 80048e0:	3718      	adds	r7, #24
 80048e2:	46bd      	mov	sp, r7
 80048e4:	bd80      	pop	{r7, pc}
 80048e6:	bf00      	nop

080048e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048e8:	b480      	push	{r7}
 80048ea:	b085      	sub	sp, #20
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004904:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	683a      	ldr	r2, [r7, #0]
 800490c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b40      	cmp	r3, #64	; 0x40
 8004914:	d108      	bne.n	8004928 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	68ba      	ldr	r2, [r7, #8]
 8004924:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004926:	e007      	b.n	8004938 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68ba      	ldr	r2, [r7, #8]
 800492e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	687a      	ldr	r2, [r7, #4]
 8004936:	60da      	str	r2, [r3, #12]
}
 8004938:	bf00      	nop
 800493a:	3714      	adds	r7, #20
 800493c:	46bd      	mov	sp, r7
 800493e:	bc80      	pop	{r7}
 8004940:	4770      	bx	lr
	...

08004944 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	b2db      	uxtb	r3, r3
 8004952:	3b10      	subs	r3, #16
 8004954:	4a13      	ldr	r2, [pc, #76]	; (80049a4 <DMA_CalcBaseAndBitshift+0x60>)
 8004956:	fba2 2303 	umull	r2, r3, r2, r3
 800495a:	091b      	lsrs	r3, r3, #4
 800495c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800495e:	4a12      	ldr	r2, [pc, #72]	; (80049a8 <DMA_CalcBaseAndBitshift+0x64>)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	4413      	add	r3, r2
 8004964:	781b      	ldrb	r3, [r3, #0]
 8004966:	461a      	mov	r2, r3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2b03      	cmp	r3, #3
 8004970:	d909      	bls.n	8004986 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800497a:	f023 0303 	bic.w	r3, r3, #3
 800497e:	1d1a      	adds	r2, r3, #4
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	659a      	str	r2, [r3, #88]	; 0x58
 8004984:	e007      	b.n	8004996 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800498e:	f023 0303 	bic.w	r3, r3, #3
 8004992:	687a      	ldr	r2, [r7, #4]
 8004994:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800499a:	4618      	mov	r0, r3
 800499c:	3714      	adds	r7, #20
 800499e:	46bd      	mov	sp, r7
 80049a0:	bc80      	pop	{r7}
 80049a2:	4770      	bx	lr
 80049a4:	aaaaaaab 	.word	0xaaaaaaab
 80049a8:	080179c4 	.word	0x080179c4

080049ac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80049ac:	b480      	push	{r7}
 80049ae:	b085      	sub	sp, #20
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049bc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	699b      	ldr	r3, [r3, #24]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d11f      	bne.n	8004a06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80049c6:	68bb      	ldr	r3, [r7, #8]
 80049c8:	2b03      	cmp	r3, #3
 80049ca:	d855      	bhi.n	8004a78 <DMA_CheckFifoParam+0xcc>
 80049cc:	a201      	add	r2, pc, #4	; (adr r2, 80049d4 <DMA_CheckFifoParam+0x28>)
 80049ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049d2:	bf00      	nop
 80049d4:	080049e5 	.word	0x080049e5
 80049d8:	080049f7 	.word	0x080049f7
 80049dc:	080049e5 	.word	0x080049e5
 80049e0:	08004a79 	.word	0x08004a79
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d045      	beq.n	8004a7c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80049f0:	2301      	movs	r3, #1
 80049f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049f4:	e042      	b.n	8004a7c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049fe:	d13f      	bne.n	8004a80 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a04:	e03c      	b.n	8004a80 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a0e:	d121      	bne.n	8004a54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b03      	cmp	r3, #3
 8004a14:	d836      	bhi.n	8004a84 <DMA_CheckFifoParam+0xd8>
 8004a16:	a201      	add	r2, pc, #4	; (adr r2, 8004a1c <DMA_CheckFifoParam+0x70>)
 8004a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a1c:	08004a2d 	.word	0x08004a2d
 8004a20:	08004a33 	.word	0x08004a33
 8004a24:	08004a2d 	.word	0x08004a2d
 8004a28:	08004a45 	.word	0x08004a45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004a30:	e02f      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a36:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d024      	beq.n	8004a88 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8004a3e:	2301      	movs	r3, #1
 8004a40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004a42:	e021      	b.n	8004a88 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a48:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004a4c:	d11e      	bne.n	8004a8c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8004a4e:	2301      	movs	r3, #1
 8004a50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004a52:	e01b      	b.n	8004a8c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	2b02      	cmp	r3, #2
 8004a58:	d902      	bls.n	8004a60 <DMA_CheckFifoParam+0xb4>
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d003      	beq.n	8004a66 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a5e:	e018      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004a60:	2301      	movs	r3, #1
 8004a62:	73fb      	strb	r3, [r7, #15]
      break;
 8004a64:	e015      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a6a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d00e      	beq.n	8004a90 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	73fb      	strb	r3, [r7, #15]
      break;
 8004a76:	e00b      	b.n	8004a90 <DMA_CheckFifoParam+0xe4>
      break;
 8004a78:	bf00      	nop
 8004a7a:	e00a      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      break;
 8004a7c:	bf00      	nop
 8004a7e:	e008      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      break;
 8004a80:	bf00      	nop
 8004a82:	e006      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      break;
 8004a84:	bf00      	nop
 8004a86:	e004      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      break;
 8004a88:	bf00      	nop
 8004a8a:	e002      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      break;   
 8004a8c:	bf00      	nop
 8004a8e:	e000      	b.n	8004a92 <DMA_CheckFifoParam+0xe6>
      break;
 8004a90:	bf00      	nop
    }
  } 
  
  return status; 
 8004a92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a94:	4618      	mov	r0, r3
 8004a96:	3714      	adds	r7, #20
 8004a98:	46bd      	mov	sp, r7
 8004a9a:	bc80      	pop	{r7}
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop

08004aa0 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b088      	sub	sp, #32
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	61fb      	str	r3, [r7, #28]
 8004aac:	2300      	movs	r3, #0
 8004aae:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 8004ab0:	4ba3      	ldr	r3, [pc, #652]	; (8004d40 <HAL_ETH_Init+0x2a0>)
 8004ab2:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d101      	bne.n	8004ac6 <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e175      	b.n	8004db2 <HAL_ETH_Init+0x312>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004acc:	b2db      	uxtb	r3, r3
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d106      	bne.n	8004ae0 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004ada:	6878      	ldr	r0, [r7, #4]
 8004adc:	f008 fa5e 	bl	800cf9c <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	60bb      	str	r3, [r7, #8]
 8004ae4:	4b97      	ldr	r3, [pc, #604]	; (8004d44 <HAL_ETH_Init+0x2a4>)
 8004ae6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ae8:	4a96      	ldr	r2, [pc, #600]	; (8004d44 <HAL_ETH_Init+0x2a4>)
 8004aea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004aee:	6453      	str	r3, [r2, #68]	; 0x44
 8004af0:	4b94      	ldr	r3, [pc, #592]	; (8004d44 <HAL_ETH_Init+0x2a4>)
 8004af2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004af8:	60bb      	str	r3, [r7, #8]
 8004afa:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8004afc:	4b92      	ldr	r3, [pc, #584]	; (8004d48 <HAL_ETH_Init+0x2a8>)
 8004afe:	685b      	ldr	r3, [r3, #4]
 8004b00:	4a91      	ldr	r2, [pc, #580]	; (8004d48 <HAL_ETH_Init+0x2a8>)
 8004b02:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004b06:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004b08:	4b8f      	ldr	r3, [pc, #572]	; (8004d48 <HAL_ETH_Init+0x2a8>)
 8004b0a:	685a      	ldr	r2, [r3, #4]
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	6a1b      	ldr	r3, [r3, #32]
 8004b10:	498d      	ldr	r1, [pc, #564]	; (8004d48 <HAL_ETH_Init+0x2a8>)
 8004b12:	4313      	orrs	r3, r2
 8004b14:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b1e:	681a      	ldr	r2, [r3, #0]
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f042 0201 	orr.w	r2, r2, #1
 8004b28:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b2c:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b2e:	f7fd fe9f 	bl	8002870 <HAL_GetTick>
 8004b32:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004b34:	e011      	b.n	8004b5a <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 8004b36:	f7fd fe9b 	bl	8002870 <HAL_GetTick>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	1ad3      	subs	r3, r2, r3
 8004b40:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b44:	d909      	bls.n	8004b5a <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	2203      	movs	r2, #3
 8004b4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 8004b56:	2303      	movs	r3, #3
 8004b58:	e12b      	b.n	8004db2 <HAL_ETH_Init+0x312>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	f003 0301 	and.w	r3, r3, #1
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d1e4      	bne.n	8004b36 <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 8004b74:	69fb      	ldr	r3, [r7, #28]
 8004b76:	f023 031c 	bic.w	r3, r3, #28
 8004b7a:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8004b7c:	f003 fae6 	bl	800814c <HAL_RCC_GetHCLKFreq>
 8004b80:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 8004b82:	69bb      	ldr	r3, [r7, #24]
 8004b84:	4a71      	ldr	r2, [pc, #452]	; (8004d4c <HAL_ETH_Init+0x2ac>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d908      	bls.n	8004b9c <HAL_ETH_Init+0xfc>
 8004b8a:	69bb      	ldr	r3, [r7, #24]
 8004b8c:	4a70      	ldr	r2, [pc, #448]	; (8004d50 <HAL_ETH_Init+0x2b0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d804      	bhi.n	8004b9c <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 8004b92:	69fb      	ldr	r3, [r7, #28]
 8004b94:	f043 0308 	orr.w	r3, r3, #8
 8004b98:	61fb      	str	r3, [r7, #28]
 8004b9a:	e01a      	b.n	8004bd2 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8004b9c:	69bb      	ldr	r3, [r7, #24]
 8004b9e:	4a6c      	ldr	r2, [pc, #432]	; (8004d50 <HAL_ETH_Init+0x2b0>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d908      	bls.n	8004bb6 <HAL_ETH_Init+0x116>
 8004ba4:	69bb      	ldr	r3, [r7, #24]
 8004ba6:	4a6b      	ldr	r2, [pc, #428]	; (8004d54 <HAL_ETH_Init+0x2b4>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d804      	bhi.n	8004bb6 <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f043 030c 	orr.w	r3, r3, #12
 8004bb2:	61fb      	str	r3, [r7, #28]
 8004bb4:	e00d      	b.n	8004bd2 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	4a66      	ldr	r2, [pc, #408]	; (8004d54 <HAL_ETH_Init+0x2b4>)
 8004bba:	4293      	cmp	r3, r2
 8004bbc:	d903      	bls.n	8004bc6 <HAL_ETH_Init+0x126>
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	4a65      	ldr	r2, [pc, #404]	; (8004d58 <HAL_ETH_Init+0x2b8>)
 8004bc2:	4293      	cmp	r3, r2
 8004bc4:	d904      	bls.n	8004bd0 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 8004bc6:	69fb      	ldr	r3, [r7, #28]
 8004bc8:	f043 0304 	orr.w	r3, r3, #4
 8004bcc:	61fb      	str	r3, [r7, #28]
 8004bce:	e000      	b.n	8004bd2 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8004bd0:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	69fa      	ldr	r2, [r7, #28]
 8004bd8:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 8004bda:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004bde:	2100      	movs	r1, #0
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f000 fb93 	bl	800530c <HAL_ETH_WritePHYRegister>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d00b      	beq.n	8004c04 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8004bf0:	6939      	ldr	r1, [r7, #16]
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 fd48 	bl	8005688 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	e0d6      	b.n	8004db2 <HAL_ETH_Init+0x312>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8004c04:	20ff      	movs	r0, #255	; 0xff
 8004c06:	f7fd fe3d 	bl	8002884 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	685b      	ldr	r3, [r3, #4]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	f000 80a4 	beq.w	8004d5c <HAL_ETH_Init+0x2bc>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c14:	f7fd fe2c 	bl	8002870 <HAL_GetTick>
 8004c18:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004c1a:	f107 030c 	add.w	r3, r7, #12
 8004c1e:	461a      	mov	r2, r3
 8004c20:	2101      	movs	r1, #1
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f000 fb0a 	bl	800523c <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 8004c28:	f7fd fe22 	bl	8002870 <HAL_GetTick>
 8004c2c:	4602      	mov	r2, r0
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	1ad3      	subs	r3, r2, r3
 8004c32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c36:	4293      	cmp	r3, r2
 8004c38:	d90f      	bls.n	8004c5a <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004c3e:	6939      	ldr	r1, [r7, #16]
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f000 fd21 	bl	8005688 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004c56:	2303      	movs	r3, #3
 8004c58:	e0ab      	b.n	8004db2 <HAL_ETH_Init+0x312>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f003 0304 	and.w	r3, r3, #4
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d0da      	beq.n	8004c1a <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8004c64:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004c68:	2100      	movs	r1, #0
 8004c6a:	6878      	ldr	r0, [r7, #4]
 8004c6c:	f000 fb4e 	bl	800530c <HAL_ETH_WritePHYRegister>
 8004c70:	4603      	mov	r3, r0
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d00b      	beq.n	8004c8e <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004c76:	2301      	movs	r3, #1
 8004c78:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004c7a:	6939      	ldr	r1, [r7, #16]
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 fd03 	bl	8005688 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2201      	movs	r2, #1
 8004c86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e091      	b.n	8004db2 <HAL_ETH_Init+0x312>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c8e:	f7fd fdef 	bl	8002870 <HAL_GetTick>
 8004c92:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 8004c94:	f107 030c 	add.w	r3, r7, #12
 8004c98:	461a      	mov	r2, r3
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f000 facd 	bl	800523c <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 8004ca2:	f7fd fde5 	bl	8002870 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cb0:	4293      	cmp	r3, r2
 8004cb2:	d90f      	bls.n	8004cd4 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8004cb8:	6939      	ldr	r1, [r7, #16]
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fce4 	bl	8005688 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	2200      	movs	r2, #0
 8004ccc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e06e      	b.n	8004db2 <HAL_ETH_Init+0x312>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f003 0320 	and.w	r3, r3, #32
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d0da      	beq.n	8004c94 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8004cde:	f107 030c 	add.w	r3, r7, #12
 8004ce2:	461a      	mov	r2, r3
 8004ce4:	211f      	movs	r1, #31
 8004ce6:	6878      	ldr	r0, [r7, #4]
 8004ce8:	f000 faa8 	bl	800523c <HAL_ETH_ReadPHYRegister>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00b      	beq.n	8004d0a <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004cf6:	6939      	ldr	r1, [r7, #16]
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fcc5 	bl	8005688 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2201      	movs	r2, #1
 8004d02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e053      	b.n	8004db2 <HAL_ETH_Init+0x312>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	f003 0310 	and.w	r3, r3, #16
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d004      	beq.n	8004d1e <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d1a:	60da      	str	r2, [r3, #12]
 8004d1c:	e002      	b.n	8004d24 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f003 0304 	and.w	r3, r3, #4
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d003      	beq.n	8004d36 <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	609a      	str	r2, [r3, #8]
 8004d34:	e034      	b.n	8004da0 <HAL_ETH_Init+0x300>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004d3c:	609a      	str	r2, [r3, #8]
 8004d3e:	e02f      	b.n	8004da0 <HAL_ETH_Init+0x300>
 8004d40:	03938700 	.word	0x03938700
 8004d44:	40023800 	.word	0x40023800
 8004d48:	40013800 	.word	0x40013800
 8004d4c:	01312cff 	.word	0x01312cff
 8004d50:	02160ebf 	.word	0x02160ebf
 8004d54:	039386ff 	.word	0x039386ff
 8004d58:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	68db      	ldr	r3, [r3, #12]
 8004d60:	08db      	lsrs	r3, r3, #3
 8004d62:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	085b      	lsrs	r3, r3, #1
 8004d6a:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	b29b      	uxth	r3, r3
 8004d70:	461a      	mov	r2, r3
 8004d72:	2100      	movs	r1, #0
 8004d74:	6878      	ldr	r0, [r7, #4]
 8004d76:	f000 fac9 	bl	800530c <HAL_ETH_WritePHYRegister>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00b      	beq.n	8004d98 <HAL_ETH_Init+0x2f8>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 8004d84:	6939      	ldr	r1, [r7, #16]
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 fc7e 	bl	8005688 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 8004d94:	2301      	movs	r3, #1
 8004d96:	e00c      	b.n	8004db2 <HAL_ETH_Init+0x312>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 8004d98:	f640 70ff 	movw	r0, #4095	; 0xfff
 8004d9c:	f7fd fd72 	bl	8002884 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 8004da0:	6939      	ldr	r1, [r7, #16]
 8004da2:	6878      	ldr	r0, [r7, #4]
 8004da4:	f000 fc70 	bl	8005688 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8004db0:	2300      	movs	r3, #0
}
 8004db2:	4618      	mov	r0, r3
 8004db4:	3720      	adds	r7, #32
 8004db6:	46bd      	mov	sp, r7
 8004db8:	bd80      	pop	{r7, pc}
 8004dba:	bf00      	nop

08004dbc <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b087      	sub	sp, #28
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
 8004dc8:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004dca:	2300      	movs	r3, #0
 8004dcc:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_ETH_DMATxDescListInit+0x20>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e052      	b.n	8004e82 <HAL_ETH_DMATxDescListInit+0xc6>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	68ba      	ldr	r2, [r7, #8]
 8004df0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0U; i < TxBuffCount; i++)
 8004df2:	2300      	movs	r3, #0
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	e030      	b.n	8004e5a <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	015b      	lsls	r3, r3, #5
 8004dfc:	68ba      	ldr	r2, [r7, #8]
 8004dfe:	4413      	add	r3, r2
 8004e00:	613b      	str	r3, [r7, #16]

    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;
 8004e02:	693b      	ldr	r3, [r7, #16]
 8004e04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004e08:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i * ETH_TX_BUF_SIZE]);
 8004e0a:	697b      	ldr	r3, [r7, #20]
 8004e0c:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004e10:	fb02 f303 	mul.w	r3, r2, r3
 8004e14:	687a      	ldr	r2, [r7, #4]
 8004e16:	4413      	add	r3, r2
 8004e18:	461a      	mov	r2, r3
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	609a      	str	r2, [r3, #8]

    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	69db      	ldr	r3, [r3, #28]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d105      	bne.n	8004e32 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	601a      	str	r2, [r3, #0]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (TxBuffCount - 1))
 8004e32:	683b      	ldr	r3, [r7, #0]
 8004e34:	3b01      	subs	r3, #1
 8004e36:	697a      	ldr	r2, [r7, #20]
 8004e38:	429a      	cmp	r2, r3
 8004e3a:	d208      	bcs.n	8004e4e <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab + i + 1);
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	3301      	adds	r3, #1
 8004e40:	015b      	lsls	r3, r3, #5
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	4413      	add	r3, r2
 8004e46:	461a      	mov	r2, r3
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	60da      	str	r2, [r3, #12]
 8004e4c:	e002      	b.n	8004e54 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;
 8004e4e:	68ba      	ldr	r2, [r7, #8]
 8004e50:	693b      	ldr	r3, [r7, #16]
 8004e52:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < TxBuffCount; i++)
 8004e54:	697b      	ldr	r3, [r7, #20]
 8004e56:	3301      	adds	r3, #1
 8004e58:	617b      	str	r3, [r7, #20]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	429a      	cmp	r2, r3
 8004e60:	d3ca      	bcc.n	8004df8 <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }

  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	68ba      	ldr	r2, [r7, #8]
 8004e68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004e6c:	3310      	adds	r3, #16
 8004e6e:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2201      	movs	r2, #1
 8004e74:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	2200      	movs	r2, #0
 8004e7c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	371c      	adds	r7, #28
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bc80      	pop	{r7}
 8004e8a:	4770      	bx	lr

08004e8c <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b087      	sub	sp, #28
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	60f8      	str	r0, [r7, #12]
 8004e94:	60b9      	str	r1, [r7, #8]
 8004e96:	607a      	str	r2, [r7, #4]
 8004e98:	603b      	str	r3, [r7, #0]
  uint32_t i = 0U;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;

  /* Process Locked */
  __HAL_LOCK(heth);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d101      	bne.n	8004eac <HAL_ETH_DMARxDescListInit+0x20>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	e056      	b.n	8004f5a <HAL_ETH_DMARxDescListInit+0xce>
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2201      	movs	r2, #1
 8004eb0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	2202      	movs	r2, #2
 8004eb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	629a      	str	r2, [r3, #40]	; 0x28

  /* Fill each DMARxDesc descriptor with the right values */
  for (i = 0U; i < RxBuffCount; i++)
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	617b      	str	r3, [r7, #20]
 8004ec6:	e034      	b.n	8004f32 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab + i;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	015b      	lsls	r3, r3, #5
 8004ecc:	68ba      	ldr	r2, [r7, #8]
 8004ece:	4413      	add	r3, r2
 8004ed0:	613b      	str	r3, [r7, #16]

    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004ed8:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004ee0:	605a      	str	r2, [r3, #4]

    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i * ETH_RX_BUF_SIZE]);
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004ee8:	fb02 f303 	mul.w	r3, r2, r3
 8004eec:	687a      	ldr	r2, [r7, #4]
 8004eee:	4413      	add	r3, r2
 8004ef0:	461a      	mov	r2, r3
 8004ef2:	693b      	ldr	r3, [r7, #16]
 8004ef4:	609a      	str	r2, [r3, #8]

    if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	699b      	ldr	r3, [r3, #24]
 8004efa:	2b01      	cmp	r3, #1
 8004efc:	d105      	bne.n	8004f0a <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	605a      	str	r2, [r3, #4]
    }

    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if (i < (RxBuffCount - 1U))
 8004f0a:	683b      	ldr	r3, [r7, #0]
 8004f0c:	3b01      	subs	r3, #1
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	429a      	cmp	r2, r3
 8004f12:	d208      	bcs.n	8004f26 <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab + i + 1U);
 8004f14:	697b      	ldr	r3, [r7, #20]
 8004f16:	3301      	adds	r3, #1
 8004f18:	015b      	lsls	r3, r3, #5
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	461a      	mov	r2, r3
 8004f20:	693b      	ldr	r3, [r7, #16]
 8004f22:	60da      	str	r2, [r3, #12]
 8004f24:	e002      	b.n	8004f2c <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab);
 8004f26:	68ba      	ldr	r2, [r7, #8]
 8004f28:	693b      	ldr	r3, [r7, #16]
 8004f2a:	60da      	str	r2, [r3, #12]
  for (i = 0U; i < RxBuffCount; i++)
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	3301      	adds	r3, #1
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	697a      	ldr	r2, [r7, #20]
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d3c6      	bcc.n	8004ec8 <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }

  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	68ba      	ldr	r2, [r7, #8]
 8004f40:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004f44:	330c      	adds	r3, #12
 8004f46:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	2200      	movs	r2, #0
 8004f54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8004f58:	2300      	movs	r3, #0
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	371c      	adds	r7, #28
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bc80      	pop	{r7}
 8004f62:	4770      	bx	lr

08004f64 <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 8004f64:	b480      	push	{r7}
 8004f66:	b087      	sub	sp, #28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0U, size = 0U, i = 0U;
 8004f6e:	2300      	movs	r3, #0
 8004f70:	617b      	str	r3, [r7, #20]
 8004f72:	2300      	movs	r3, #0
 8004f74:	60fb      	str	r3, [r7, #12]
 8004f76:	2300      	movs	r3, #0
 8004f78:	613b      	str	r3, [r7, #16]

  /* Process Locked */
  __HAL_LOCK(heth);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d101      	bne.n	8004f88 <HAL_ETH_TransmitFrame+0x24>
 8004f84:	2302      	movs	r3, #2
 8004f86:	e0cd      	b.n	8005124 <HAL_ETH_TransmitFrame+0x1c0>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2202      	movs	r2, #2
 8004f94:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  if (FrameLength == 0U)
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d109      	bne.n	8004fb2 <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2201      	movs	r2, #1
 8004fa2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return  HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e0b8      	b.n	8005124 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if (((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	da09      	bge.n	8004fd0 <HAL_ETH_TransmitFrame+0x6c>
  {
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2212      	movs	r2, #18
 8004fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

    return HAL_ERROR;
 8004fcc:	2301      	movs	r3, #1
 8004fce:	e0a9      	b.n	8005124 <HAL_ETH_TransmitFrame+0x1c0>
  }

  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8004fd6:	4293      	cmp	r3, r2
 8004fd8:	d915      	bls.n	8005006 <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength / ETH_TX_BUF_SIZE;
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	4a54      	ldr	r2, [pc, #336]	; (8005130 <HAL_ETH_TransmitFrame+0x1cc>)
 8004fde:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe2:	0a9b      	lsrs	r3, r3, #10
 8004fe4:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE)
 8004fe6:	683a      	ldr	r2, [r7, #0]
 8004fe8:	4b51      	ldr	r3, [pc, #324]	; (8005130 <HAL_ETH_TransmitFrame+0x1cc>)
 8004fea:	fba3 1302 	umull	r1, r3, r3, r2
 8004fee:	0a9b      	lsrs	r3, r3, #10
 8004ff0:	f240 51f4 	movw	r1, #1524	; 0x5f4
 8004ff4:	fb01 f303 	mul.w	r3, r1, r3
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d005      	beq.n	800500a <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	3301      	adds	r3, #1
 8005002:	617b      	str	r3, [r7, #20]
 8005004:	e001      	b.n	800500a <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else
  {
    bufcount = 1U;
 8005006:	2301      	movs	r3, #1
 8005008:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1U)
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	2b01      	cmp	r3, #1
 800500e:	d11c      	bne.n	800504a <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |= ETH_DMATXDESC_FS | ETH_DMATXDESC_LS;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800501a:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800501e:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800502a:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005036:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800503a:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005040:	68db      	ldr	r3, [r3, #12]
 8005042:	461a      	mov	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	62da      	str	r2, [r3, #44]	; 0x2c
 8005048:	e04b      	b.n	80050e2 <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i = 0U; i < bufcount; i++)
 800504a:	2300      	movs	r3, #0
 800504c:	613b      	str	r3, [r7, #16]
 800504e:	e044      	b.n	80050da <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800505a:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800505e:	601a      	str	r2, [r3, #0]

      if (i == 0U)
 8005060:	693b      	ldr	r3, [r7, #16]
 8005062:	2b00      	cmp	r3, #0
 8005064:	d107      	bne.n	8005076 <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005070:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005074:	601a      	str	r2, [r3, #0]
      }

      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800507a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800507e:	605a      	str	r2, [r3, #4]

      if (i == (bufcount - 1U))
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	3b01      	subs	r3, #1
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	429a      	cmp	r2, r3
 8005088:	d116      	bne.n	80050b8 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800508e:	681a      	ldr	r2, [r3, #0]
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005094:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005098:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount - 1U) * ETH_TX_BUF_SIZE;
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	4a25      	ldr	r2, [pc, #148]	; (8005134 <HAL_ETH_TransmitFrame+0x1d0>)
 800509e:	fb02 f203 	mul.w	r2, r2, r3
 80050a2:	683b      	ldr	r3, [r7, #0]
 80050a4:	4413      	add	r3, r2
 80050a6:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 80050aa:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	f3c2 020c 	ubfx	r2, r2, #0, #13
 80050b6:	605a      	str	r2, [r3, #4]
      }

      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050c2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80050c6:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050cc:	68db      	ldr	r3, [r3, #12]
 80050ce:	461a      	mov	r2, r3
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i = 0U; i < bufcount; i++)
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	3301      	adds	r3, #1
 80050d8:	613b      	str	r3, [r7, #16]
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	697b      	ldr	r3, [r7, #20]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d3b6      	bcc.n	8005050 <HAL_ETH_TransmitFrame+0xec>
    }
  }

  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050ea:	3314      	adds	r3, #20
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f003 0304 	and.w	r3, r3, #4
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d00d      	beq.n	8005112 <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80050fe:	3314      	adds	r3, #20
 8005100:	2204      	movs	r2, #4
 8005102:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0U;
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800510c:	3304      	adds	r3, #4
 800510e:	2200      	movs	r2, #0
 8005110:	601a      	str	r2, [r3, #0]
  }

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2201      	movs	r2, #1
 8005116:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	371c      	adds	r7, #28
 8005128:	46bd      	mov	sp, r7
 800512a:	bc80      	pop	{r7}
 800512c:	4770      	bx	lr
 800512e:	bf00      	nop
 8005130:	ac02b00b 	.word	0xac02b00b
 8005134:	fffffa0c 	.word	0xfffffa0c

08005138 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8005138:	b580      	push	{r7, lr}
 800513a:	b082      	sub	sp, #8
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R))
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005148:	3314      	adds	r3, #20
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005150:	2b40      	cmp	r3, #64	; 0x40
 8005152:	d112      	bne.n	800517a <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8005154:	6878      	ldr	r0, [r7, #4]
 8005156:	f000 f85f 	bl	8005218 <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005162:	3314      	adds	r3, #20
 8005164:	2240      	movs	r2, #64	; 0x40
 8005166:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005178:	e01b      	b.n	80051b2 <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005182:	3314      	adds	r3, #20
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f003 0301 	and.w	r3, r3, #1
 800518a:	2b01      	cmp	r3, #1
 800518c:	d111      	bne.n	80051b2 <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f839 	bl	8005206 <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800519c:	3314      	adds	r3, #20
 800519e:	2201      	movs	r2, #1
 80051a0:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2200      	movs	r2, #0
 80051ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ba:	3314      	adds	r3, #20
 80051bc:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80051c0:	601a      	str	r2, [r3, #0]

  /* ETH DMA Error */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051ca:	3314      	adds	r3, #20
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051d2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80051d6:	d112      	bne.n	80051fe <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	f000 f826 	bl	800522a <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051e6:	3314      	adds	r3, #20
 80051e8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80051ec:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2201      	movs	r2, #1
 80051f2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	2200      	movs	r2, #0
 80051fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 80051fe:	bf00      	nop
 8005200:	3708      	adds	r7, #8
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}

08005206 <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	bc80      	pop	{r7}
 8005216:	4770      	bx	lr

08005218 <HAL_ETH_RxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8005218:	b480      	push	{r7}
 800521a:	b083      	sub	sp, #12
 800521c:	af00      	add	r7, sp, #0
 800521e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	bc80      	pop	{r7}
 8005228:	4770      	bx	lr

0800522a <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800522a:	b480      	push	{r7}
 800522c:	b083      	sub	sp, #12
 800522e:	af00      	add	r7, sp, #0
 8005230:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8005232:	bf00      	nop
 8005234:	370c      	adds	r7, #12
 8005236:	46bd      	mov	sp, r7
 8005238:	bc80      	pop	{r7}
 800523a:	4770      	bx	lr

0800523c <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b086      	sub	sp, #24
 8005240:	af00      	add	r7, sp, #0
 8005242:	60f8      	str	r0, [r7, #12]
 8005244:	460b      	mov	r3, r1
 8005246:	607a      	str	r2, [r7, #4]
 8005248:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800524a:	2300      	movs	r3, #0
 800524c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005258:	b2db      	uxtb	r3, r3
 800525a:	2b82      	cmp	r3, #130	; 0x82
 800525c:	d101      	bne.n	8005262 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800525e:	2302      	movs	r3, #2
 8005260:	e050      	b.n	8005304 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2282      	movs	r2, #130	; 0x82
 8005266:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	691b      	ldr	r3, [r3, #16]
 8005270:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005272:	697b      	ldr	r3, [r7, #20]
 8005274:	f003 031c 	and.w	r3, r3, #28
 8005278:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	8a1b      	ldrh	r3, [r3, #16]
 800527e:	02db      	lsls	r3, r3, #11
 8005280:	b29b      	uxth	r3, r3
 8005282:	697a      	ldr	r2, [r7, #20]
 8005284:	4313      	orrs	r3, r2
 8005286:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8005288:	897b      	ldrh	r3, [r7, #10]
 800528a:	019b      	lsls	r3, r3, #6
 800528c:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005290:	697a      	ldr	r2, [r7, #20]
 8005292:	4313      	orrs	r3, r2
 8005294:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8005296:	697b      	ldr	r3, [r7, #20]
 8005298:	f023 0302 	bic.w	r3, r3, #2
 800529c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800529e:	697b      	ldr	r3, [r7, #20]
 80052a0:	f043 0301 	orr.w	r3, r3, #1
 80052a4:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 80052ae:	f7fd fadf 	bl	8002870 <HAL_GetTick>
 80052b2:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052b4:	e015      	b.n	80052e2 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 80052b6:	f7fd fadb 	bl	8002870 <HAL_GetTick>
 80052ba:	4602      	mov	r2, r0
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	1ad3      	subs	r3, r2, r3
 80052c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80052c4:	d309      	bcc.n	80052da <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2201      	movs	r2, #1
 80052ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e014      	b.n	8005304 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	f003 0301 	and.w	r3, r3, #1
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1e4      	bne.n	80052b6 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	695b      	ldr	r3, [r3, #20]
 80052f2:	b29b      	uxth	r3, r3
 80052f4:	461a      	mov	r2, r3
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	2201      	movs	r2, #1
 80052fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 8005302:	2300      	movs	r3, #0
}
 8005304:	4618      	mov	r0, r3
 8005306:	3718      	adds	r7, #24
 8005308:	46bd      	mov	sp, r7
 800530a:	bd80      	pop	{r7, pc}

0800530c <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b086      	sub	sp, #24
 8005310:	af00      	add	r7, sp, #0
 8005312:	60f8      	str	r0, [r7, #12]
 8005314:	460b      	mov	r3, r1
 8005316:	607a      	str	r2, [r7, #4]
 8005318:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 800531a:	2300      	movs	r3, #0
 800531c:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 800531e:	2300      	movs	r3, #0
 8005320:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005328:	b2db      	uxtb	r3, r3
 800532a:	2b42      	cmp	r3, #66	; 0x42
 800532c:	d101      	bne.n	8005332 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800532e:	2302      	movs	r3, #2
 8005330:	e04e      	b.n	80053d0 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2242      	movs	r2, #66	; 0x42
 8005336:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	691b      	ldr	r3, [r3, #16]
 8005340:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8005342:	697b      	ldr	r3, [r7, #20]
 8005344:	f003 031c 	and.w	r3, r3, #28
 8005348:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	8a1b      	ldrh	r3, [r3, #16]
 800534e:	02db      	lsls	r3, r3, #11
 8005350:	b29b      	uxth	r3, r3
 8005352:	697a      	ldr	r2, [r7, #20]
 8005354:	4313      	orrs	r3, r2
 8005356:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8005358:	897b      	ldrh	r3, [r7, #10]
 800535a:	019b      	lsls	r3, r3, #6
 800535c:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 8005360:	697a      	ldr	r2, [r7, #20]
 8005362:	4313      	orrs	r3, r2
 8005364:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8005366:	697b      	ldr	r3, [r7, #20]
 8005368:	f043 0302 	orr.w	r3, r3, #2
 800536c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f043 0301 	orr.w	r3, r3, #1
 8005374:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	b29a      	uxth	r2, r3
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005388:	f7fd fa72 	bl	8002870 <HAL_GetTick>
 800538c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800538e:	e015      	b.n	80053bc <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8005390:	f7fd fa6e 	bl	8002870 <HAL_GetTick>
 8005394:	4602      	mov	r2, r0
 8005396:	693b      	ldr	r3, [r7, #16]
 8005398:	1ad3      	subs	r3, r2, r3
 800539a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800539e:	d309      	bcc.n	80053b4 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2200      	movs	r2, #0
 80053ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

      return HAL_TIMEOUT;
 80053b0:	2303      	movs	r3, #3
 80053b2:	e00d      	b.n	80053d0 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	691b      	ldr	r3, [r3, #16]
 80053ba:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 80053bc:	697b      	ldr	r3, [r7, #20]
 80053be:	f003 0301 	and.w	r3, r3, #1
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d1e4      	bne.n	8005390 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	2201      	movs	r2, #1
 80053ca:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Return function status */
  return HAL_OK;
 80053ce:	2300      	movs	r3, #0
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3718      	adds	r7, #24
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}

080053d8 <HAL_ETH_Start>:
 * @param  heth pointer to a ETH_HandleTypeDef structure that contains
 *         the configuration information for ETHERNET module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b082      	sub	sp, #8
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_ETH_Start+0x16>
 80053ea:	2302      	movs	r3, #2
 80053ec:	e01f      	b.n	800542e <HAL_ETH_Start+0x56>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	2201      	movs	r2, #1
 80053f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	2202      	movs	r2, #2
 80053fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 fb42 	bl	8005a88 <ETH_MACTransmissionEnable>

  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 8005404:	6878      	ldr	r0, [r7, #4]
 8005406:	f000 fb79 	bl	8005afc <ETH_MACReceptionEnable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 fc0c 	bl	8005c28 <ETH_FlushTransmitFIFO>

  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 fbad 	bl	8005b70 <ETH_DMATransmissionEnable>

  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 8005416:	6878      	ldr	r0, [r7, #4]
 8005418:	f000 fbd8 	bl	8005bcc <ETH_DMAReceptionEnable>

  /* Set the ETH state to READY*/
  heth->State = HAL_ETH_STATE_READY;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	3708      	adds	r7, #8
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}

08005436 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{
 8005436:	b580      	push	{r7, lr}
 8005438:	b082      	sub	sp, #8
 800543a:	af00      	add	r7, sp, #0
 800543c:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005444:	2b01      	cmp	r3, #1
 8005446:	d101      	bne.n	800544c <HAL_ETH_Stop+0x16>
 8005448:	2302      	movs	r3, #2
 800544a:	e01f      	b.n	800548c <HAL_ETH_Stop+0x56>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	2201      	movs	r2, #1
 8005450:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	2202      	movs	r2, #2
 8005458:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 fb9e 	bl	8005b9e <ETH_DMATransmissionDisable>

  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fbc9 	bl	8005bfa <ETH_DMAReceptionDisable>

  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 8005468:	6878      	ldr	r0, [r7, #4]
 800546a:	f000 fb64 	bl	8005b36 <ETH_MACReceptionDisable>

  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 fbda 	bl	8005c28 <ETH_FlushTransmitFIFO>

  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 8005474:	6878      	ldr	r0, [r7, #4]
 8005476:	f000 fb24 	bl	8005ac2 <ETH_MACTransmissionDisable>

  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2201      	movs	r2, #1
 800547e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2200      	movs	r2, #0
 8005486:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 800548a:	2300      	movs	r3, #0
}
 800548c:	4618      	mov	r0, r3
 800548e:	3708      	adds	r7, #8
 8005490:	46bd      	mov	sp, r7
 8005492:	bd80      	pop	{r7, pc}

08005494 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b084      	sub	sp, #16
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0U;
 800549e:	2300      	movs	r3, #0
 80054a0:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(heth);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_ETH_ConfigMAC+0x1c>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e0e4      	b.n	800567a <HAL_ETH_ConfigMAC+0x1e6>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2202      	movs	r2, #2
 80054bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

  if (macconf != NULL)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	f000 80b1 	beq.w	800562a <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));

    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80054d0:	68fa      	ldr	r2, [r7, #12]
 80054d2:	4b6c      	ldr	r3, [pc, #432]	; (8005684 <HAL_ETH_ConfigMAC+0x1f0>)
 80054d4:	4013      	ands	r3, r2
 80054d6:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	681a      	ldr	r2, [r3, #0]
                          macconf->Jabber |
 80054dc:	683b      	ldr	r3, [r7, #0]
 80054de:	685b      	ldr	r3, [r3, #4]
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 80054e0:	431a      	orrs	r2, r3
                          macconf->InterFrameGap |
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	689b      	ldr	r3, [r3, #8]
                          macconf->Jabber |
 80054e6:	431a      	orrs	r2, r3
                          macconf->CarrierSense |
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
                          macconf->InterFrameGap |
 80054ec:	431a      	orrs	r2, r3
                          (heth->Init).Speed |
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	689b      	ldr	r3, [r3, #8]
                          macconf->CarrierSense |
 80054f2:	431a      	orrs	r2, r3
                          macconf->ReceiveOwn |
 80054f4:	683b      	ldr	r3, [r7, #0]
 80054f6:	691b      	ldr	r3, [r3, #16]
                          (heth->Init).Speed |
 80054f8:	431a      	orrs	r2, r3
                          macconf->LoopbackMode |
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	695b      	ldr	r3, [r3, #20]
                          macconf->ReceiveOwn |
 80054fe:	431a      	orrs	r2, r3
                          (heth->Init).DuplexMode |
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	68db      	ldr	r3, [r3, #12]
                          macconf->LoopbackMode |
 8005504:	431a      	orrs	r2, r3
                          macconf->ChecksumOffload |
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	699b      	ldr	r3, [r3, #24]
                          (heth->Init).DuplexMode |
 800550a:	431a      	orrs	r2, r3
                          macconf->RetryTransmission |
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	69db      	ldr	r3, [r3, #28]
                          macconf->ChecksumOffload |
 8005510:	431a      	orrs	r2, r3
                          macconf->AutomaticPadCRCStrip |
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	6a1b      	ldr	r3, [r3, #32]
                          macconf->RetryTransmission |
 8005516:	431a      	orrs	r2, r3
                          macconf->BackOffLimit |
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                          macconf->AutomaticPadCRCStrip |
 800551c:	431a      	orrs	r2, r3
                          macconf->DeferralCheck);
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                          macconf->BackOffLimit |
 8005522:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)(macconf->Watchdog |
 8005524:	68fa      	ldr	r2, [r7, #12]
 8005526:	4313      	orrs	r3, r2
 8005528:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800553a:	2001      	movs	r0, #1
 800553c:	f7fd f9a2 	bl	8002884 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	601a      	str	r2, [r3, #0]

    /*----------------------- ETHERNET MACFFR Configuration --------------------*/
    /* Write to ETHERNET MACFFR */
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005550:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 8005556:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception |
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 800555c:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception |
 8005562:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 8005568:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800556e:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800557a:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll |
 800557c:	605a      	str	r2, [r3, #4]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFFR;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 8005586:	2001      	movs	r0, #1
 8005588:	f7fd f97c 	bl	8002884 <HAL_Delay>
    (heth->Instance)->MACFFR = tmpreg1;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	68fa      	ldr	r2, [r7, #12]
 8005592:	605a      	str	r2, [r3, #4]

    /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
    /* Write to ETHERNET MACHTHR */
    (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	683a      	ldr	r2, [r7, #0]
 800559a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800559c:	609a      	str	r2, [r3, #8]

    /* Write to ETHERNET MACHTLR */
    (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	683a      	ldr	r2, [r7, #0]
 80055a4:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80055a6:	60da      	str	r2, [r3, #12]
    /*----------------------- ETHERNET MACFCR Configuration --------------------*/

    /* Get the ETHERNET MACFCR value */
    tmpreg1 = (heth->Instance)->MACFCR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	699b      	ldr	r3, [r3, #24]
 80055ae:	60fb      	str	r3, [r7, #12]
    /* Clear xx bits */
    tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80055b6:	4013      	ands	r3, r2
 80055b8:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055be:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055c4:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 80055ca:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect |
 80055cc:	683b      	ldr	r3, [r7, #0]
 80055ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 80055d0:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect |
 80055d6:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 80055dc:	4313      	orrs	r3, r2
    tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACFCR */
    (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	68fa      	ldr	r2, [r7, #12]
 80055ea:	619a      	str	r2, [r3, #24]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACFCR;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 80055f4:	2001      	movs	r0, #1
 80055f6:	f7fd f945 	bl	8002884 <HAL_Delay>
    (heth->Instance)->MACFCR = tmpreg1;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	68fa      	ldr	r2, [r7, #12]
 8005600:	619a      	str	r2, [r3, #24]

    /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 8005602:	683b      	ldr	r3, [r7, #0]
 8005604:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                             macconf->VLANTagIdentifier);
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison |
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	430a      	orrs	r2, r1
 8005610:	61da      	str	r2, [r3, #28]

    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACVLANTR;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	69db      	ldr	r3, [r3, #28]
 8005618:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800561a:	2001      	movs	r0, #1
 800561c:	f7fd f932 	bl	8002884 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg1;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68fa      	ldr	r2, [r7, #12]
 8005626:	61da      	str	r2, [r3, #28]
 8005628:	e01e      	b.n	8005668 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg1 = (heth->Instance)->MACCR;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	60fb      	str	r3, [r7, #12]

    /* Clear FES and DM bits */
    tmpreg1 &= ~(0x00004800U);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8005638:	60fb      	str	r3, [r7, #12]

    tmpreg1 |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	689a      	ldr	r2, [r3, #8]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	4313      	orrs	r3, r2
 8005644:	68fa      	ldr	r2, [r7, #12]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]

    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	601a      	str	r2, [r3, #0]

    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg1 = (heth->Instance)->MACCR;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800565a:	2001      	movs	r0, #1
 800565c:	f7fd f912 	bl	8002884 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg1;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	68fa      	ldr	r2, [r7, #12]
 8005666:	601a      	str	r2, [r3, #0]
  }

  /* Set the ETH state to Ready */
  heth->State = HAL_ETH_STATE_READY;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2201      	movs	r2, #1
 800566c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2200      	movs	r2, #0
 8005674:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Return function status */
  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3710      	adds	r7, #16
 800567e:	46bd      	mov	sp, r7
 8005680:	bd80      	pop	{r7, pc}
 8005682:	bf00      	nop
 8005684:	ff20810f 	.word	0xff20810f

08005688 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b0b0      	sub	sp, #192	; 0xc0
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
 8005690:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8005692:	2300      	movs	r3, #0
 8005694:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d007      	beq.n	80056ae <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056a4:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80056ac:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80056ae:	2300      	movs	r3, #0
 80056b0:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80056b2:	2300      	movs	r3, #0
 80056b4:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80056b6:	2300      	movs	r3, #0
 80056b8:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80056ba:	2300      	movs	r3, #0
 80056bc:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80056be:	2300      	movs	r3, #0
 80056c0:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80056c2:	2300      	movs	r3, #0
 80056c4:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d103      	bne.n	80056d6 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80056ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056d2:	663b      	str	r3, [r7, #96]	; 0x60
 80056d4:	e001      	b.n	80056da <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80056d6:	2300      	movs	r3, #0
 80056d8:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80056da:	f44f 7300 	mov.w	r3, #512	; 0x200
 80056de:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80056e0:	2300      	movs	r3, #0
 80056e2:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80056e4:	2300      	movs	r3, #0
 80056e6:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80056e8:	2300      	movs	r3, #0
 80056ea:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80056ec:	2300      	movs	r3, #0
 80056ee:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80056f0:	2300      	movs	r3, #0
 80056f2:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80056f4:	2340      	movs	r3, #64	; 0x40
 80056f6:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80056f8:	2300      	movs	r3, #0
 80056fa:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80056fe:	2300      	movs	r3, #0
 8005700:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8005704:	2300      	movs	r3, #0
 8005706:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800570a:	2300      	movs	r3, #0
 800570c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8005710:	2300      	movs	r3, #0
 8005712:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0U;
 8005716:	2300      	movs	r3, #0
 8005718:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0U;
 800571c:	2300      	movs	r3, #0
 800571e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0U;
 8005722:	2300      	movs	r3, #0
 8005724:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8005728:	2380      	movs	r3, #128	; 0x80
 800572a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800572e:	2300      	movs	r3, #0
 8005730:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8005734:	2300      	movs	r3, #0
 8005736:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800573a:	2300      	movs	r3, #0
 800573c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8005740:	2300      	movs	r3, #0
 8005742:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8005746:	2300      	movs	r3, #0
 8005748:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 800574c:	2300      	movs	r3, #0
 800574e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800575c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005760:	4bac      	ldr	r3, [pc, #688]	; (8005a14 <ETH_MACDMAConfig+0x38c>)
 8005762:	4013      	ands	r3, r2
 8005764:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8005768:	6cba      	ldr	r2, [r7, #72]	; 0x48
                        macinit.Jabber |
 800576a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800576c:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 800576e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                        macinit.Jabber |
 8005770:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8005772:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                        macinit.InterFrameGap |
 8005774:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 800577a:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 800577c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                        (heth->Init).Speed |
 800577e:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8005780:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                        macinit.ReceiveOwn |
 8005782:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8005788:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 800578a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                        (heth->Init).DuplexMode |
 800578c:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 800578e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                        macinit.ChecksumOffload |
 8005790:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8005792:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                        macinit.RetryTransmission |
 8005794:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8005796:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                        macinit.AutomaticPadCRCStrip |
 8005798:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 800579a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                        macinit.BackOffLimit |
 800579c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 800579e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057a2:	4313      	orrs	r3, r2
 80057a4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057b0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80057bc:	2001      	movs	r0, #1
 80057be:	f7fd f861 	bl	8002884 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80057ca:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057cc:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 80057ce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057d0:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 80057d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 80057d4:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 80057d6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 80057da:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 80057dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception |
 80057e0:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 80057e2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 80057e6:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 80057e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 80057ec:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 80057f0:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 80057f8:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 80057fa:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005806:	2001      	movs	r0, #1
 8005808:	f7fd f83c 	bl	8002884 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005814:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800581e:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 8005828:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	699b      	ldr	r3, [r3, #24]
 8005830:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8005834:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005838:	f64f 7341 	movw	r3, #65345	; 0xff41
 800583c:	4013      	ands	r3, r2
 800583e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005842:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005846:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8005848:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 800584c:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800584e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 8005852:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8005854:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 8005858:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800585a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect |
 800585e:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8005860:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 8005864:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8005866:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800586a:	4313      	orrs	r3, r2
 800586c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005878:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005884:	2001      	movs	r0, #1
 8005886:	f7fc fffd 	bl	8002884 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005892:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8005894:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                           macinit.VLANTagIdentifier);
 8005898:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	430a      	orrs	r2, r1
 80058a2:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80058ae:	2001      	movs	r0, #1
 80058b0:	f7fc ffe8 	bl	8002884 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80058bc:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 80058be:	2300      	movs	r3, #0
 80058c0:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 80058c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058c6:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 80058c8:	2300      	movs	r3, #0
 80058ca:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 80058cc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80058d0:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80058d2:	2300      	movs	r3, #0
 80058d4:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 80058d6:	2300      	movs	r3, #0
 80058d8:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 80058da:	2300      	movs	r3, #0
 80058dc:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80058de:	2300      	movs	r3, #0
 80058e0:	627b      	str	r3, [r7, #36]	; 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 80058e2:	2304      	movs	r3, #4
 80058e4:	62bb      	str	r3, [r7, #40]	; 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 80058e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80058ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 80058ec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058f0:	633b      	str	r3, [r7, #48]	; 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80058f2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80058f6:	637b      	str	r3, [r7, #52]	; 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80058f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80058fc:	63bb      	str	r3, [r7, #56]	; 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 80058fe:	2380      	movs	r3, #128	; 0x80
 8005900:	63fb      	str	r3, [r7, #60]	; 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8005902:	2300      	movs	r3, #0
 8005904:	643b      	str	r3, [r7, #64]	; 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8005906:	2300      	movs	r3, #0
 8005908:	647b      	str	r3, [r7, #68]	; 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005912:	3318      	adds	r3, #24
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 800591a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800591e:	4b3e      	ldr	r3, [pc, #248]	; (8005a18 <ETH_MACDMAConfig+0x390>)
 8005920:	4013      	ands	r3, r2
 8005922:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8005926:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8005928:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 800592a:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 800592c:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 800592e:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8005930:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8005932:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8005934:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8005936:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8005938:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 800593a:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 800593c:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 800593e:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8005940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8005942:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8005944:	6abb      	ldr	r3, [r7, #40]	; 0x28
                        dmainit.ReceiveThresholdControl |
 8005946:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8005948:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800594c:	4313      	orrs	r3, r2
 800594e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800595a:	3318      	adds	r3, #24
 800595c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005960:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800596a:	3318      	adds	r3, #24
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8005972:	2001      	movs	r0, #1
 8005974:	f7fc ff86 	bl	8002884 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005980:	3318      	adds	r3, #24
 8005982:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 8005986:	601a      	str	r2, [r3, #0]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8005988:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                        dmainit.FixedBurst |
 800598a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 800598c:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800598e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                        dmainit.FixedBurst |
 8005990:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8005992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8005994:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8005996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                        dmainit.TxDMABurstLength |
 8005998:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 800599a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800599c:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 800599e:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 80059a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 80059a2:	431a      	orrs	r2, r3
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80059ac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059b0:	601a      	str	r2, [r3, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80059c0:	2001      	movs	r0, #1
 80059c2:	f7fc ff5f 	bl	8002884 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059ce:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 80059d2:	601a      	str	r2, [r3, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	699b      	ldr	r3, [r3, #24]
 80059d8:	2b01      	cmp	r3, #1
 80059da:	d10f      	bne.n	80059fc <ETH_MACDMAConfig+0x374>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059e4:	331c      	adds	r3, #28
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80059f0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80059f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80059f8:	331c      	adds	r3, #28
 80059fa:	601a      	str	r2, [r3, #0]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	695b      	ldr	r3, [r3, #20]
 8005a00:	461a      	mov	r2, r3
 8005a02:	2100      	movs	r1, #0
 8005a04:	6878      	ldr	r0, [r7, #4]
 8005a06:	f000 f809 	bl	8005a1c <ETH_MACAddressConfig>
}
 8005a0a:	bf00      	nop
 8005a0c:	37c0      	adds	r7, #192	; 0xc0
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	ff20810f 	.word	0xff20810f
 8005a18:	f8de3f23 	.word	0xf8de3f23

08005a1c <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8005a1c:	b480      	push	{r7}
 8005a1e:	b087      	sub	sp, #28
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	3305      	adds	r3, #5
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	021b      	lsls	r3, r3, #8
 8005a30:	687a      	ldr	r2, [r7, #4]
 8005a32:	3204      	adds	r2, #4
 8005a34:	7812      	ldrb	r2, [r2, #0]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8005a3a:	68ba      	ldr	r2, [r7, #8]
 8005a3c:	4b10      	ldr	r3, [pc, #64]	; (8005a80 <ETH_MACAddressConfig+0x64>)
 8005a3e:	4413      	add	r3, r2
 8005a40:	461a      	mov	r2, r3
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	3303      	adds	r3, #3
 8005a4a:	781b      	ldrb	r3, [r3, #0]
 8005a4c:	061a      	lsls	r2, r3, #24
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	3302      	adds	r3, #2
 8005a52:	781b      	ldrb	r3, [r3, #0]
 8005a54:	041b      	lsls	r3, r3, #16
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	3301      	adds	r3, #1
 8005a5c:	781b      	ldrb	r3, [r3, #0]
 8005a5e:	021b      	lsls	r3, r3, #8
 8005a60:	4313      	orrs	r3, r2
 8005a62:	687a      	ldr	r2, [r7, #4]
 8005a64:	7812      	ldrb	r2, [r2, #0]
 8005a66:	4313      	orrs	r3, r2
 8005a68:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	4b05      	ldr	r3, [pc, #20]	; (8005a84 <ETH_MACAddressConfig+0x68>)
 8005a6e:	4413      	add	r3, r2
 8005a70:	461a      	mov	r2, r3
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	6013      	str	r3, [r2, #0]
}
 8005a76:	bf00      	nop
 8005a78:	371c      	adds	r7, #28
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bc80      	pop	{r7}
 8005a7e:	4770      	bx	lr
 8005a80:	40028040 	.word	0x40028040
 8005a84:	40028044 	.word	0x40028044

08005a88 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	681a      	ldr	r2, [r3, #0]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f042 0208 	orr.w	r2, r2, #8
 8005aa2:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005aac:	2001      	movs	r0, #1
 8005aae:	f000 f8e5 	bl	8005c7c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	68fa      	ldr	r2, [r7, #12]
 8005ab8:	601a      	str	r2, [r3, #0]
}
 8005aba:	bf00      	nop
 8005abc:	3710      	adds	r7, #16
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b084      	sub	sp, #16
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005aca:	2300      	movs	r3, #0
 8005acc:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f022 0208 	bic.w	r2, r2, #8
 8005adc:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005ae6:	2001      	movs	r0, #1
 8005ae8:	f000 f8c8 	bl	8005c7c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68fa      	ldr	r2, [r7, #12]
 8005af2:	601a      	str	r2, [r3, #0]
}
 8005af4:	bf00      	nop
 8005af6:	3710      	adds	r7, #16
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b04:	2300      	movs	r3, #0
 8005b06:	60fb      	str	r3, [r7, #12]

  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f042 0204 	orr.w	r2, r2, #4
 8005b16:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b20:	2001      	movs	r0, #1
 8005b22:	f000 f8ab 	bl	8005c7c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68fa      	ldr	r2, [r7, #12]
 8005b2c:	601a      	str	r2, [r3, #0]
}
 8005b2e:	bf00      	nop
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}

08005b36 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005b36:	b580      	push	{r7, lr}
 8005b38:	b084      	sub	sp, #16
 8005b3a:	af00      	add	r7, sp, #0
 8005b3c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005b3e:	2300      	movs	r3, #0
 8005b40:	60fb      	str	r3, [r7, #12]

  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	681a      	ldr	r2, [r3, #0]
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f022 0204 	bic.w	r2, r2, #4
 8005b50:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005b5a:	2001      	movs	r0, #1
 8005b5c:	f000 f88e 	bl	8005c7c <ETH_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	601a      	str	r2, [r3, #0]
}
 8005b68:	bf00      	nop
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}

08005b70 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b80:	3318      	adds	r3, #24
 8005b82:	681a      	ldr	r2, [r3, #0]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005b8c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005b90:	3318      	adds	r3, #24
 8005b92:	601a      	str	r2, [r3, #0]
}
 8005b94:	bf00      	nop
 8005b96:	370c      	adds	r7, #12
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bc80      	pop	{r7}
 8005b9c:	4770      	bx	lr

08005b9e <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{
 8005b9e:	b480      	push	{r7}
 8005ba0:	b083      	sub	sp, #12
 8005ba2:	af00      	add	r7, sp, #0
 8005ba4:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bae:	3318      	adds	r3, #24
 8005bb0:	681a      	ldr	r2, [r3, #0]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bbe:	3318      	adds	r3, #24
 8005bc0:	601a      	str	r2, [r3, #0]
}
 8005bc2:	bf00      	nop
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bc80      	pop	{r7}
 8005bca:	4770      	bx	lr

08005bcc <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bdc:	3318      	adds	r3, #24
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f042 0202 	orr.w	r2, r2, #2
 8005be8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005bec:	3318      	adds	r3, #24
 8005bee:	601a      	str	r2, [r3, #0]
}
 8005bf0:	bf00      	nop
 8005bf2:	370c      	adds	r7, #12
 8005bf4:	46bd      	mov	sp, r7
 8005bf6:	bc80      	pop	{r7}
 8005bf8:	4770      	bx	lr

08005bfa <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{
 8005bfa:	b480      	push	{r7}
 8005bfc:	b083      	sub	sp, #12
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c0a:	3318      	adds	r3, #24
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f022 0202 	bic.w	r2, r2, #2
 8005c16:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c1a:	3318      	adds	r3, #24
 8005c1c:	601a      	str	r2, [r3, #0]
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr

08005c28 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 8005c28:	b580      	push	{r7, lr}
 8005c2a:	b084      	sub	sp, #16
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg1 = 0U;
 8005c30:	2300      	movs	r3, #0
 8005c32:	60fb      	str	r3, [r7, #12]

  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c3c:	3318      	adds	r3, #24
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005c48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c4c:	3318      	adds	r3, #24
 8005c4e:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c58:	3318      	adds	r3, #24
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	60fb      	str	r3, [r7, #12]
  ETH_Delay(ETH_REG_WRITE_DELAY);
 8005c5e:	2001      	movs	r0, #1
 8005c60:	f000 f80c 	bl	8005c7c <ETH_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68fa      	ldr	r2, [r7, #12]
 8005c6a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005c6e:	3318      	adds	r3, #24
 8005c70:	601a      	str	r2, [r3, #0]
}
 8005c72:	bf00      	nop
 8005c74:	3710      	adds	r7, #16
 8005c76:	46bd      	mov	sp, r7
 8005c78:	bd80      	pop	{r7, pc}
	...

08005c7c <ETH_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay specifies the delay time length, in milliseconds.
  * @retval None
  */
static void ETH_Delay(uint32_t mdelay)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b085      	sub	sp, #20
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005c84:	4b0a      	ldr	r3, [pc, #40]	; (8005cb0 <ETH_Delay+0x34>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	4a0a      	ldr	r2, [pc, #40]	; (8005cb4 <ETH_Delay+0x38>)
 8005c8a:	fba2 2303 	umull	r2, r3, r2, r3
 8005c8e:	0a5b      	lsrs	r3, r3, #9
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	fb02 f303 	mul.w	r3, r2, r3
 8005c96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005c98:	bf00      	nop
  }
  while (Delay --);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	1e5a      	subs	r2, r3, #1
 8005c9e:	60fa      	str	r2, [r7, #12]
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1f9      	bne.n	8005c98 <ETH_Delay+0x1c>
}
 8005ca4:	bf00      	nop
 8005ca6:	3714      	adds	r7, #20
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bc80      	pop	{r7}
 8005cac:	4770      	bx	lr
 8005cae:	bf00      	nop
 8005cb0:	20000004 	.word	0x20000004
 8005cb4:	10624dd3 	.word	0x10624dd3

08005cb8 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8005cb8:	b580      	push	{r7, lr}
 8005cba:	b086      	sub	sp, #24
 8005cbc:	af00      	add	r7, sp, #0
 8005cbe:	60f8      	str	r0, [r7, #12]
 8005cc0:	60b9      	str	r1, [r7, #8]
 8005cc2:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8005cca:	4b23      	ldr	r3, [pc, #140]	; (8005d58 <HAL_FLASH_Program+0xa0>)
 8005ccc:	7e1b      	ldrb	r3, [r3, #24]
 8005cce:	2b01      	cmp	r3, #1
 8005cd0:	d101      	bne.n	8005cd6 <HAL_FLASH_Program+0x1e>
 8005cd2:	2302      	movs	r3, #2
 8005cd4:	e03b      	b.n	8005d4e <HAL_FLASH_Program+0x96>
 8005cd6:	4b20      	ldr	r3, [pc, #128]	; (8005d58 <HAL_FLASH_Program+0xa0>)
 8005cd8:	2201      	movs	r2, #1
 8005cda:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005cdc:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005ce0:	f000 f87a 	bl	8005dd8 <FLASH_WaitForLastOperation>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8005ce8:	7dfb      	ldrb	r3, [r7, #23]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d12b      	bne.n	8005d46 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d105      	bne.n	8005d00 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8005cf4:	783b      	ldrb	r3, [r7, #0]
 8005cf6:	4619      	mov	r1, r3
 8005cf8:	68b8      	ldr	r0, [r7, #8]
 8005cfa:	f000 f921 	bl	8005f40 <FLASH_Program_Byte>
 8005cfe:	e016      	b.n	8005d2e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	d105      	bne.n	8005d12 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8005d06:	883b      	ldrh	r3, [r7, #0]
 8005d08:	4619      	mov	r1, r3
 8005d0a:	68b8      	ldr	r0, [r7, #8]
 8005d0c:	f000 f8f6 	bl	8005efc <FLASH_Program_HalfWord>
 8005d10:	e00d      	b.n	8005d2e <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	d105      	bne.n	8005d24 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	68b8      	ldr	r0, [r7, #8]
 8005d1e:	f000 f8cb 	bl	8005eb8 <FLASH_Program_Word>
 8005d22:	e004      	b.n	8005d2e <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8005d24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d28:	68b8      	ldr	r0, [r7, #8]
 8005d2a:	f000 f895 	bl	8005e58 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8005d2e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8005d32:	f000 f851 	bl	8005dd8 <FLASH_WaitForLastOperation>
 8005d36:	4603      	mov	r3, r0
 8005d38:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8005d3a:	4b08      	ldr	r3, [pc, #32]	; (8005d5c <HAL_FLASH_Program+0xa4>)
 8005d3c:	691b      	ldr	r3, [r3, #16]
 8005d3e:	4a07      	ldr	r2, [pc, #28]	; (8005d5c <HAL_FLASH_Program+0xa4>)
 8005d40:	f023 0301 	bic.w	r3, r3, #1
 8005d44:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8005d46:	4b04      	ldr	r3, [pc, #16]	; (8005d58 <HAL_FLASH_Program+0xa0>)
 8005d48:	2200      	movs	r2, #0
 8005d4a:	761a      	strb	r2, [r3, #24]
  
  return status;
 8005d4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d4e:	4618      	mov	r0, r3
 8005d50:	3718      	adds	r7, #24
 8005d52:	46bd      	mov	sp, r7
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	20001110 	.word	0x20001110
 8005d5c:	40023c00 	.word	0x40023c00

08005d60 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b083      	sub	sp, #12
 8005d64:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8005d66:	2300      	movs	r3, #0
 8005d68:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005d6a:	4b0b      	ldr	r3, [pc, #44]	; (8005d98 <HAL_FLASH_Unlock+0x38>)
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	da0b      	bge.n	8005d8a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8005d72:	4b09      	ldr	r3, [pc, #36]	; (8005d98 <HAL_FLASH_Unlock+0x38>)
 8005d74:	4a09      	ldr	r2, [pc, #36]	; (8005d9c <HAL_FLASH_Unlock+0x3c>)
 8005d76:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8005d78:	4b07      	ldr	r3, [pc, #28]	; (8005d98 <HAL_FLASH_Unlock+0x38>)
 8005d7a:	4a09      	ldr	r2, [pc, #36]	; (8005da0 <HAL_FLASH_Unlock+0x40>)
 8005d7c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8005d7e:	4b06      	ldr	r3, [pc, #24]	; (8005d98 <HAL_FLASH_Unlock+0x38>)
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	da01      	bge.n	8005d8a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8005d8a:	79fb      	ldrb	r3, [r7, #7]
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	370c      	adds	r7, #12
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bc80      	pop	{r7}
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40023c00 	.word	0x40023c00
 8005d9c:	45670123 	.word	0x45670123
 8005da0:	cdef89ab 	.word	0xcdef89ab

08005da4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8005da4:	b480      	push	{r7}
 8005da6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005da8:	4b05      	ldr	r3, [pc, #20]	; (8005dc0 <HAL_FLASH_Lock+0x1c>)
 8005daa:	691b      	ldr	r3, [r3, #16]
 8005dac:	4a04      	ldr	r2, [pc, #16]	; (8005dc0 <HAL_FLASH_Lock+0x1c>)
 8005dae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005db2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	46bd      	mov	sp, r7
 8005dba:	bc80      	pop	{r7}
 8005dbc:	4770      	bx	lr
 8005dbe:	bf00      	nop
 8005dc0:	40023c00 	.word	0x40023c00

08005dc4 <HAL_FLASH_GetError>:
  *            @arg HAL_FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg HAL_FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg HAL_FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8005dc4:	b480      	push	{r7}
 8005dc6:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8005dc8:	4b02      	ldr	r3, [pc, #8]	; (8005dd4 <HAL_FLASH_GetError+0x10>)
 8005dca:	69db      	ldr	r3, [r3, #28]
}  
 8005dcc:	4618      	mov	r0, r3
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	bc80      	pop	{r7}
 8005dd2:	4770      	bx	lr
 8005dd4:	20001110 	.word	0x20001110

08005dd8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8005dd8:	b580      	push	{r7, lr}
 8005dda:	b084      	sub	sp, #16
 8005ddc:	af00      	add	r7, sp, #0
 8005dde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005de0:	2300      	movs	r3, #0
 8005de2:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8005de4:	4b1a      	ldr	r3, [pc, #104]	; (8005e50 <FLASH_WaitForLastOperation+0x78>)
 8005de6:	2200      	movs	r2, #0
 8005de8:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8005dea:	f7fc fd41 	bl	8002870 <HAL_GetTick>
 8005dee:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005df0:	e010      	b.n	8005e14 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df8:	d00c      	beq.n	8005e14 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d007      	beq.n	8005e10 <FLASH_WaitForLastOperation+0x38>
 8005e00:	f7fc fd36 	bl	8002870 <HAL_GetTick>
 8005e04:	4602      	mov	r2, r0
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	687a      	ldr	r2, [r7, #4]
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d201      	bcs.n	8005e14 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8005e10:	2303      	movs	r3, #3
 8005e12:	e019      	b.n	8005e48 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8005e14:	4b0f      	ldr	r3, [pc, #60]	; (8005e54 <FLASH_WaitForLastOperation+0x7c>)
 8005e16:	68db      	ldr	r3, [r3, #12]
 8005e18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d1e8      	bne.n	8005df2 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8005e20:	4b0c      	ldr	r3, [pc, #48]	; (8005e54 <FLASH_WaitForLastOperation+0x7c>)
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f003 0301 	and.w	r3, r3, #1
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d002      	beq.n	8005e32 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8005e2c:	4b09      	ldr	r3, [pc, #36]	; (8005e54 <FLASH_WaitForLastOperation+0x7c>)
 8005e2e:	2201      	movs	r2, #1
 8005e30:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8005e32:	4b08      	ldr	r3, [pc, #32]	; (8005e54 <FLASH_WaitForLastOperation+0x7c>)
 8005e34:	68db      	ldr	r3, [r3, #12]
 8005e36:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d003      	beq.n	8005e46 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8005e3e:	f000 f89f 	bl	8005f80 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e000      	b.n	8005e48 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8005e46:	2300      	movs	r3, #0
  
}  
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3710      	adds	r7, #16
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20001110 	.word	0x20001110
 8005e54:	40023c00 	.word	0x40023c00

08005e58 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8005e58:	b490      	push	{r4, r7}
 8005e5a:	b084      	sub	sp, #16
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	60f8      	str	r0, [r7, #12]
 8005e60:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005e64:	4b13      	ldr	r3, [pc, #76]	; (8005eb4 <FLASH_Program_DoubleWord+0x5c>)
 8005e66:	691b      	ldr	r3, [r3, #16]
 8005e68:	4a12      	ldr	r2, [pc, #72]	; (8005eb4 <FLASH_Program_DoubleWord+0x5c>)
 8005e6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e6e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8005e70:	4b10      	ldr	r3, [pc, #64]	; (8005eb4 <FLASH_Program_DoubleWord+0x5c>)
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	4a0f      	ldr	r2, [pc, #60]	; (8005eb4 <FLASH_Program_DoubleWord+0x5c>)
 8005e76:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005e7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005e7c:	4b0d      	ldr	r3, [pc, #52]	; (8005eb4 <FLASH_Program_DoubleWord+0x5c>)
 8005e7e:	691b      	ldr	r3, [r3, #16]
 8005e80:	4a0c      	ldr	r2, [pc, #48]	; (8005eb4 <FLASH_Program_DoubleWord+0x5c>)
 8005e82:	f043 0301 	orr.w	r3, r3, #1
 8005e86:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8005e8e:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8005e92:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005e96:	f04f 0300 	mov.w	r3, #0
 8005e9a:	f04f 0400 	mov.w	r4, #0
 8005e9e:	0013      	movs	r3, r2
 8005ea0:	2400      	movs	r4, #0
 8005ea2:	68fa      	ldr	r2, [r7, #12]
 8005ea4:	3204      	adds	r2, #4
 8005ea6:	6013      	str	r3, [r2, #0]
}
 8005ea8:	bf00      	nop
 8005eaa:	3710      	adds	r7, #16
 8005eac:	46bd      	mov	sp, r7
 8005eae:	bc90      	pop	{r4, r7}
 8005eb0:	4770      	bx	lr
 8005eb2:	bf00      	nop
 8005eb4:	40023c00 	.word	0x40023c00

08005eb8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8005eb8:	b480      	push	{r7}
 8005eba:	b083      	sub	sp, #12
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
 8005ec0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005ec2:	4b0d      	ldr	r3, [pc, #52]	; (8005ef8 <FLASH_Program_Word+0x40>)
 8005ec4:	691b      	ldr	r3, [r3, #16]
 8005ec6:	4a0c      	ldr	r2, [pc, #48]	; (8005ef8 <FLASH_Program_Word+0x40>)
 8005ec8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005ecc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8005ece:	4b0a      	ldr	r3, [pc, #40]	; (8005ef8 <FLASH_Program_Word+0x40>)
 8005ed0:	691b      	ldr	r3, [r3, #16]
 8005ed2:	4a09      	ldr	r2, [pc, #36]	; (8005ef8 <FLASH_Program_Word+0x40>)
 8005ed4:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005ed8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005eda:	4b07      	ldr	r3, [pc, #28]	; (8005ef8 <FLASH_Program_Word+0x40>)
 8005edc:	691b      	ldr	r3, [r3, #16]
 8005ede:	4a06      	ldr	r2, [pc, #24]	; (8005ef8 <FLASH_Program_Word+0x40>)
 8005ee0:	f043 0301 	orr.w	r3, r3, #1
 8005ee4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	683a      	ldr	r2, [r7, #0]
 8005eea:	601a      	str	r2, [r3, #0]
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bc80      	pop	{r7}
 8005ef4:	4770      	bx	lr
 8005ef6:	bf00      	nop
 8005ef8:	40023c00 	.word	0x40023c00

08005efc <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	460b      	mov	r3, r1
 8005f06:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f08:	4b0c      	ldr	r3, [pc, #48]	; (8005f3c <FLASH_Program_HalfWord+0x40>)
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	4a0b      	ldr	r2, [pc, #44]	; (8005f3c <FLASH_Program_HalfWord+0x40>)
 8005f0e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f12:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8005f14:	4b09      	ldr	r3, [pc, #36]	; (8005f3c <FLASH_Program_HalfWord+0x40>)
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	4a08      	ldr	r2, [pc, #32]	; (8005f3c <FLASH_Program_HalfWord+0x40>)
 8005f1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f1e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f20:	4b06      	ldr	r3, [pc, #24]	; (8005f3c <FLASH_Program_HalfWord+0x40>)
 8005f22:	691b      	ldr	r3, [r3, #16]
 8005f24:	4a05      	ldr	r2, [pc, #20]	; (8005f3c <FLASH_Program_HalfWord+0x40>)
 8005f26:	f043 0301 	orr.w	r3, r3, #1
 8005f2a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	887a      	ldrh	r2, [r7, #2]
 8005f30:	801a      	strh	r2, [r3, #0]
}
 8005f32:	bf00      	nop
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bc80      	pop	{r7}
 8005f3a:	4770      	bx	lr
 8005f3c:	40023c00 	.word	0x40023c00

08005f40 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b083      	sub	sp, #12
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	460b      	mov	r3, r1
 8005f4a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8005f4c:	4b0b      	ldr	r3, [pc, #44]	; (8005f7c <FLASH_Program_Byte+0x3c>)
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	4a0a      	ldr	r2, [pc, #40]	; (8005f7c <FLASH_Program_Byte+0x3c>)
 8005f52:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f56:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8005f58:	4b08      	ldr	r3, [pc, #32]	; (8005f7c <FLASH_Program_Byte+0x3c>)
 8005f5a:	4a08      	ldr	r2, [pc, #32]	; (8005f7c <FLASH_Program_Byte+0x3c>)
 8005f5c:	691b      	ldr	r3, [r3, #16]
 8005f5e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8005f60:	4b06      	ldr	r3, [pc, #24]	; (8005f7c <FLASH_Program_Byte+0x3c>)
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	4a05      	ldr	r2, [pc, #20]	; (8005f7c <FLASH_Program_Byte+0x3c>)
 8005f66:	f043 0301 	orr.w	r3, r3, #1
 8005f6a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	78fa      	ldrb	r2, [r7, #3]
 8005f70:	701a      	strb	r2, [r3, #0]
}
 8005f72:	bf00      	nop
 8005f74:	370c      	adds	r7, #12
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bc80      	pop	{r7}
 8005f7a:	4770      	bx	lr
 8005f7c:	40023c00 	.word	0x40023c00

08005f80 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8005f80:	b480      	push	{r7}
 8005f82:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8005f84:	4b27      	ldr	r3, [pc, #156]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	f003 0310 	and.w	r3, r3, #16
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d008      	beq.n	8005fa2 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8005f90:	4b25      	ldr	r3, [pc, #148]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005f92:	69db      	ldr	r3, [r3, #28]
 8005f94:	f043 0308 	orr.w	r3, r3, #8
 8005f98:	4a23      	ldr	r2, [pc, #140]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005f9a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8005f9c:	4b21      	ldr	r3, [pc, #132]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005f9e:	2210      	movs	r2, #16
 8005fa0:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8005fa2:	4b20      	ldr	r3, [pc, #128]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	f003 0320 	and.w	r3, r3, #32
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d008      	beq.n	8005fc0 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8005fae:	4b1e      	ldr	r3, [pc, #120]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005fb0:	69db      	ldr	r3, [r3, #28]
 8005fb2:	f043 0304 	orr.w	r3, r3, #4
 8005fb6:	4a1c      	ldr	r2, [pc, #112]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005fb8:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8005fba:	4b1a      	ldr	r3, [pc, #104]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005fbc:	2220      	movs	r2, #32
 8005fbe:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8005fc0:	4b18      	ldr	r3, [pc, #96]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005fc2:	68db      	ldr	r3, [r3, #12]
 8005fc4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d008      	beq.n	8005fde <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8005fcc:	4b16      	ldr	r3, [pc, #88]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	f043 0302 	orr.w	r3, r3, #2
 8005fd4:	4a14      	ldr	r2, [pc, #80]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005fd6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8005fd8:	4b12      	ldr	r3, [pc, #72]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005fda:	2240      	movs	r2, #64	; 0x40
 8005fdc:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8005fde:	4b11      	ldr	r3, [pc, #68]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005fe0:	68db      	ldr	r3, [r3, #12]
 8005fe2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d008      	beq.n	8005ffc <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8005fea:	4b0f      	ldr	r3, [pc, #60]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005fec:	69db      	ldr	r3, [r3, #28]
 8005fee:	f043 0301 	orr.w	r3, r3, #1
 8005ff2:	4a0d      	ldr	r2, [pc, #52]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8005ff4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8005ff6:	4b0b      	ldr	r3, [pc, #44]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005ff8:	2280      	movs	r2, #128	; 0x80
 8005ffa:	60da      	str	r2, [r3, #12]
  }
    
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8005ffc:	4b09      	ldr	r3, [pc, #36]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8005ffe:	68db      	ldr	r3, [r3, #12]
 8006000:	f003 0302 	and.w	r3, r3, #2
 8006004:	2b00      	cmp	r3, #0
 8006006:	d008      	beq.n	800601a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8006008:	4b07      	ldr	r3, [pc, #28]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 800600a:	69db      	ldr	r3, [r3, #28]
 800600c:	f043 0310 	orr.w	r3, r3, #16
 8006010:	4a05      	ldr	r2, [pc, #20]	; (8006028 <FLASH_SetErrorCode+0xa8>)
 8006012:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8006014:	4b03      	ldr	r3, [pc, #12]	; (8006024 <FLASH_SetErrorCode+0xa4>)
 8006016:	2202      	movs	r2, #2
 8006018:	60da      	str	r2, [r3, #12]
  }
}
 800601a:	bf00      	nop
 800601c:	46bd      	mov	sp, r7
 800601e:	bc80      	pop	{r7}
 8006020:	4770      	bx	lr
 8006022:	bf00      	nop
 8006024:	40023c00 	.word	0x40023c00
 8006028:	20001110 	.word	0x20001110

0800602c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b084      	sub	sp, #16
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
 8006034:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800603a:	2300      	movs	r3, #0
 800603c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800603e:	4b31      	ldr	r3, [pc, #196]	; (8006104 <HAL_FLASHEx_Erase+0xd8>)
 8006040:	7e1b      	ldrb	r3, [r3, #24]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d101      	bne.n	800604a <HAL_FLASHEx_Erase+0x1e>
 8006046:	2302      	movs	r3, #2
 8006048:	e058      	b.n	80060fc <HAL_FLASHEx_Erase+0xd0>
 800604a:	4b2e      	ldr	r3, [pc, #184]	; (8006104 <HAL_FLASHEx_Erase+0xd8>)
 800604c:	2201      	movs	r2, #1
 800604e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006050:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006054:	f7ff fec0 	bl	8005dd8 <FLASH_WaitForLastOperation>
 8006058:	4603      	mov	r3, r0
 800605a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800605c:	7bfb      	ldrb	r3, [r7, #15]
 800605e:	2b00      	cmp	r3, #0
 8006060:	d148      	bne.n	80060f4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	f04f 32ff 	mov.w	r2, #4294967295
 8006068:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d115      	bne.n	800609e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	b2da      	uxtb	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	4619      	mov	r1, r3
 800607e:	4610      	mov	r0, r2
 8006080:	f000 f8da 	bl	8006238 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8006084:	f24c 3050 	movw	r0, #50000	; 0xc350
 8006088:	f7ff fea6 	bl	8005dd8 <FLASH_WaitForLastOperation>
 800608c:	4603      	mov	r3, r0
 800608e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8006090:	4b1d      	ldr	r3, [pc, #116]	; (8006108 <HAL_FLASHEx_Erase+0xdc>)
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	4a1c      	ldr	r2, [pc, #112]	; (8006108 <HAL_FLASHEx_Erase+0xdc>)
 8006096:	f023 0304 	bic.w	r3, r3, #4
 800609a:	6113      	str	r3, [r2, #16]
 800609c:	e028      	b.n	80060f0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	60bb      	str	r3, [r7, #8]
 80060a4:	e01c      	b.n	80060e0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	b2db      	uxtb	r3, r3
 80060ac:	4619      	mov	r1, r3
 80060ae:	68b8      	ldr	r0, [r7, #8]
 80060b0:	f000 f82c 	bl	800610c <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80060b4:	f24c 3050 	movw	r0, #50000	; 0xc350
 80060b8:	f7ff fe8e 	bl	8005dd8 <FLASH_WaitForLastOperation>
 80060bc:	4603      	mov	r3, r0
 80060be:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80060c0:	4b11      	ldr	r3, [pc, #68]	; (8006108 <HAL_FLASHEx_Erase+0xdc>)
 80060c2:	691b      	ldr	r3, [r3, #16]
 80060c4:	4a10      	ldr	r2, [pc, #64]	; (8006108 <HAL_FLASHEx_Erase+0xdc>)
 80060c6:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 80060ca:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 80060cc:	7bfb      	ldrb	r3, [r7, #15]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80060d2:	683b      	ldr	r3, [r7, #0]
 80060d4:	68ba      	ldr	r2, [r7, #8]
 80060d6:	601a      	str	r2, [r3, #0]
          break;
 80060d8:	e00a      	b.n	80060f0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80060da:	68bb      	ldr	r3, [r7, #8]
 80060dc:	3301      	adds	r3, #1
 80060de:	60bb      	str	r3, [r7, #8]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	68da      	ldr	r2, [r3, #12]
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	4413      	add	r3, r2
 80060ea:	68ba      	ldr	r2, [r7, #8]
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d3da      	bcc.n	80060a6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80060f0:	f000 f85e 	bl	80061b0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80060f4:	4b03      	ldr	r3, [pc, #12]	; (8006104 <HAL_FLASHEx_Erase+0xd8>)
 80060f6:	2200      	movs	r2, #0
 80060f8:	761a      	strb	r2, [r3, #24]

  return status;
 80060fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	20001110 	.word	0x20001110
 8006108:	40023c00 	.word	0x40023c00

0800610c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800610c:	b480      	push	{r7}
 800610e:	b087      	sub	sp, #28
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	460b      	mov	r3, r1
 8006116:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800611c:	78fb      	ldrb	r3, [r7, #3]
 800611e:	2b00      	cmp	r3, #0
 8006120:	d102      	bne.n	8006128 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8006122:	2300      	movs	r3, #0
 8006124:	617b      	str	r3, [r7, #20]
 8006126:	e010      	b.n	800614a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8006128:	78fb      	ldrb	r3, [r7, #3]
 800612a:	2b01      	cmp	r3, #1
 800612c:	d103      	bne.n	8006136 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800612e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006132:	617b      	str	r3, [r7, #20]
 8006134:	e009      	b.n	800614a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8006136:	78fb      	ldrb	r3, [r7, #3]
 8006138:	2b02      	cmp	r3, #2
 800613a:	d103      	bne.n	8006144 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800613c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006140:	617b      	str	r3, [r7, #20]
 8006142:	e002      	b.n	800614a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8006144:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006148:	617b      	str	r3, [r7, #20]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800614a:	4b18      	ldr	r3, [pc, #96]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	4a17      	ldr	r2, [pc, #92]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 8006150:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006154:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8006156:	4b15      	ldr	r3, [pc, #84]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 8006158:	691a      	ldr	r2, [r3, #16]
 800615a:	4914      	ldr	r1, [pc, #80]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 800615c:	697b      	ldr	r3, [r7, #20]
 800615e:	4313      	orrs	r3, r2
 8006160:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8006162:	4b12      	ldr	r3, [pc, #72]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	4a11      	ldr	r2, [pc, #68]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 8006168:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800616c:	6113      	str	r3, [r2, #16]
 800616e:	23f8      	movs	r3, #248	; 0xf8
 8006170:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006172:	693b      	ldr	r3, [r7, #16]
 8006174:	fa93 f3a3 	rbit	r3, r3
 8006178:	60fb      	str	r3, [r7, #12]
  return result;
 800617a:	68fb      	ldr	r3, [r7, #12]
  FLASH->CR |= FLASH_CR_SER | (Sector << POSITION_VAL(FLASH_CR_SNB));
 800617c:	fab3 f383 	clz	r3, r3
 8006180:	b2db      	uxtb	r3, r3
 8006182:	461a      	mov	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	4093      	lsls	r3, r2
 8006188:	f043 0202 	orr.w	r2, r3, #2
 800618c:	4b07      	ldr	r3, [pc, #28]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 800618e:	691b      	ldr	r3, [r3, #16]
 8006190:	4906      	ldr	r1, [pc, #24]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 8006192:	4313      	orrs	r3, r2
 8006194:	610b      	str	r3, [r1, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8006196:	4b05      	ldr	r3, [pc, #20]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 8006198:	691b      	ldr	r3, [r3, #16]
 800619a:	4a04      	ldr	r2, [pc, #16]	; (80061ac <FLASH_Erase_Sector+0xa0>)
 800619c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061a0:	6113      	str	r3, [r2, #16]
}
 80061a2:	bf00      	nop
 80061a4:	371c      	adds	r7, #28
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr
 80061ac:	40023c00 	.word	0x40023c00

080061b0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80061b0:	b480      	push	{r7}
 80061b2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80061b4:	4b1f      	ldr	r3, [pc, #124]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d017      	beq.n	80061f0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80061c0:	4b1c      	ldr	r3, [pc, #112]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	4a1b      	ldr	r2, [pc, #108]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061c6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80061ca:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80061cc:	4b19      	ldr	r3, [pc, #100]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a18      	ldr	r2, [pc, #96]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061d2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80061d6:	6013      	str	r3, [r2, #0]
 80061d8:	4b16      	ldr	r3, [pc, #88]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a15      	ldr	r2, [pc, #84]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80061e2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80061e4:	4b13      	ldr	r3, [pc, #76]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a12      	ldr	r2, [pc, #72]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061ea:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80061ee:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80061f0:	4b10      	ldr	r3, [pc, #64]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d017      	beq.n	800622c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80061fc:	4b0d      	ldr	r3, [pc, #52]	; (8006234 <FLASH_FlushCaches+0x84>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4a0c      	ldr	r2, [pc, #48]	; (8006234 <FLASH_FlushCaches+0x84>)
 8006202:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006206:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8006208:	4b0a      	ldr	r3, [pc, #40]	; (8006234 <FLASH_FlushCaches+0x84>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a09      	ldr	r2, [pc, #36]	; (8006234 <FLASH_FlushCaches+0x84>)
 800620e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006212:	6013      	str	r3, [r2, #0]
 8006214:	4b07      	ldr	r3, [pc, #28]	; (8006234 <FLASH_FlushCaches+0x84>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	4a06      	ldr	r2, [pc, #24]	; (8006234 <FLASH_FlushCaches+0x84>)
 800621a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800621e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8006220:	4b04      	ldr	r3, [pc, #16]	; (8006234 <FLASH_FlushCaches+0x84>)
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a03      	ldr	r2, [pc, #12]	; (8006234 <FLASH_FlushCaches+0x84>)
 8006226:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800622a:	6013      	str	r3, [r2, #0]
  }
}
 800622c:	bf00      	nop
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr
 8006234:	40023c00 	.word	0x40023c00

08006238 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{ 
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	4603      	mov	r3, r0
 8006240:	6039      	str	r1, [r7, #0]
 8006242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8006244:	4b0c      	ldr	r3, [pc, #48]	; (8006278 <FLASH_MassErase+0x40>)
 8006246:	691b      	ldr	r3, [r3, #16]
 8006248:	4a0b      	ldr	r2, [pc, #44]	; (8006278 <FLASH_MassErase+0x40>)
 800624a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800624e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8006250:	4b09      	ldr	r3, [pc, #36]	; (8006278 <FLASH_MassErase+0x40>)
 8006252:	691b      	ldr	r3, [r3, #16]
 8006254:	4a08      	ldr	r2, [pc, #32]	; (8006278 <FLASH_MassErase+0x40>)
 8006256:	f043 0304 	orr.w	r3, r3, #4
 800625a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800625c:	4b06      	ldr	r3, [pc, #24]	; (8006278 <FLASH_MassErase+0x40>)
 800625e:	691a      	ldr	r2, [r3, #16]
 8006260:	79fb      	ldrb	r3, [r7, #7]
 8006262:	021b      	lsls	r3, r3, #8
 8006264:	4313      	orrs	r3, r2
 8006266:	4a04      	ldr	r2, [pc, #16]	; (8006278 <FLASH_MassErase+0x40>)
 8006268:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800626c:	6113      	str	r3, [r2, #16]
}
 800626e:	bf00      	nop
 8006270:	370c      	adds	r7, #12
 8006272:	46bd      	mov	sp, r7
 8006274:	bc80      	pop	{r7}
 8006276:	4770      	bx	lr
 8006278:	40023c00 	.word	0x40023c00

0800627c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800627c:	b480      	push	{r7}
 800627e:	b087      	sub	sp, #28
 8006280:	af00      	add	r7, sp, #0
 8006282:	6078      	str	r0, [r7, #4]
 8006284:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006286:	2300      	movs	r3, #0
 8006288:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800628a:	e16f      	b.n	800656c <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	2101      	movs	r1, #1
 8006292:	697b      	ldr	r3, [r7, #20]
 8006294:	fa01 f303 	lsl.w	r3, r1, r3
 8006298:	4013      	ands	r3, r2
 800629a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	2b00      	cmp	r3, #0
 80062a0:	f000 8161 	beq.w	8006566 <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	685b      	ldr	r3, [r3, #4]
 80062a8:	2b01      	cmp	r3, #1
 80062aa:	d00b      	beq.n	80062c4 <HAL_GPIO_Init+0x48>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	685b      	ldr	r3, [r3, #4]
 80062b0:	2b02      	cmp	r3, #2
 80062b2:	d007      	beq.n	80062c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80062b8:	2b11      	cmp	r3, #17
 80062ba:	d003      	beq.n	80062c4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	685b      	ldr	r3, [r3, #4]
 80062c0:	2b12      	cmp	r3, #18
 80062c2:	d130      	bne.n	8006326 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	005b      	lsls	r3, r3, #1
 80062ce:	2203      	movs	r2, #3
 80062d0:	fa02 f303 	lsl.w	r3, r2, r3
 80062d4:	43db      	mvns	r3, r3
 80062d6:	693a      	ldr	r2, [r7, #16]
 80062d8:	4013      	ands	r3, r2
 80062da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	68da      	ldr	r2, [r3, #12]
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	005b      	lsls	r3, r3, #1
 80062e4:	fa02 f303 	lsl.w	r3, r2, r3
 80062e8:	693a      	ldr	r2, [r7, #16]
 80062ea:	4313      	orrs	r3, r2
 80062ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80062fa:	2201      	movs	r2, #1
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	fa02 f303 	lsl.w	r3, r2, r3
 8006302:	43db      	mvns	r3, r3
 8006304:	693a      	ldr	r2, [r7, #16]
 8006306:	4013      	ands	r3, r2
 8006308:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	685b      	ldr	r3, [r3, #4]
 800630e:	091b      	lsrs	r3, r3, #4
 8006310:	f003 0201 	and.w	r2, r3, #1
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	fa02 f303 	lsl.w	r3, r2, r3
 800631a:	693a      	ldr	r2, [r7, #16]
 800631c:	4313      	orrs	r3, r2
 800631e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	693a      	ldr	r2, [r7, #16]
 8006324:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	68db      	ldr	r3, [r3, #12]
 800632a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	005b      	lsls	r3, r3, #1
 8006330:	2203      	movs	r2, #3
 8006332:	fa02 f303 	lsl.w	r3, r2, r3
 8006336:	43db      	mvns	r3, r3
 8006338:	693a      	ldr	r2, [r7, #16]
 800633a:	4013      	ands	r3, r2
 800633c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	005b      	lsls	r3, r3, #1
 8006346:	fa02 f303 	lsl.w	r3, r2, r3
 800634a:	693a      	ldr	r2, [r7, #16]
 800634c:	4313      	orrs	r3, r2
 800634e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	693a      	ldr	r2, [r7, #16]
 8006354:	60da      	str	r2, [r3, #12]

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	2b02      	cmp	r3, #2
 800635c:	d003      	beq.n	8006366 <HAL_GPIO_Init+0xea>
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	685b      	ldr	r3, [r3, #4]
 8006362:	2b12      	cmp	r3, #18
 8006364:	d123      	bne.n	80063ae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	08da      	lsrs	r2, r3, #3
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	3208      	adds	r2, #8
 800636e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006372:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	f003 0307 	and.w	r3, r3, #7
 800637a:	009b      	lsls	r3, r3, #2
 800637c:	220f      	movs	r2, #15
 800637e:	fa02 f303 	lsl.w	r3, r2, r3
 8006382:	43db      	mvns	r3, r3
 8006384:	693a      	ldr	r2, [r7, #16]
 8006386:	4013      	ands	r3, r2
 8006388:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	691a      	ldr	r2, [r3, #16]
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f003 0307 	and.w	r3, r3, #7
 8006394:	009b      	lsls	r3, r3, #2
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	693a      	ldr	r2, [r7, #16]
 800639c:	4313      	orrs	r3, r2
 800639e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	08da      	lsrs	r2, r3, #3
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	3208      	adds	r2, #8
 80063a8:	6939      	ldr	r1, [r7, #16]
 80063aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80063b4:	697b      	ldr	r3, [r7, #20]
 80063b6:	005b      	lsls	r3, r3, #1
 80063b8:	2203      	movs	r2, #3
 80063ba:	fa02 f303 	lsl.w	r3, r2, r3
 80063be:	43db      	mvns	r3, r3
 80063c0:	693a      	ldr	r2, [r7, #16]
 80063c2:	4013      	ands	r3, r2
 80063c4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	f003 0203 	and.w	r2, r3, #3
 80063ce:	697b      	ldr	r3, [r7, #20]
 80063d0:	005b      	lsls	r3, r3, #1
 80063d2:	fa02 f303 	lsl.w	r3, r2, r3
 80063d6:	693a      	ldr	r2, [r7, #16]
 80063d8:	4313      	orrs	r3, r2
 80063da:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	693a      	ldr	r2, [r7, #16]
 80063e0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80063e2:	683b      	ldr	r3, [r7, #0]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	f000 80bb 	beq.w	8006566 <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80063f0:	2300      	movs	r3, #0
 80063f2:	60bb      	str	r3, [r7, #8]
 80063f4:	4b64      	ldr	r3, [pc, #400]	; (8006588 <HAL_GPIO_Init+0x30c>)
 80063f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f8:	4a63      	ldr	r2, [pc, #396]	; (8006588 <HAL_GPIO_Init+0x30c>)
 80063fa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80063fe:	6453      	str	r3, [r2, #68]	; 0x44
 8006400:	4b61      	ldr	r3, [pc, #388]	; (8006588 <HAL_GPIO_Init+0x30c>)
 8006402:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006404:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006408:	60bb      	str	r3, [r7, #8]
 800640a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800640c:	4a5f      	ldr	r2, [pc, #380]	; (800658c <HAL_GPIO_Init+0x310>)
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	089b      	lsrs	r3, r3, #2
 8006412:	3302      	adds	r3, #2
 8006414:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006418:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800641a:	697b      	ldr	r3, [r7, #20]
 800641c:	f003 0303 	and.w	r3, r3, #3
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	220f      	movs	r2, #15
 8006424:	fa02 f303 	lsl.w	r3, r2, r3
 8006428:	43db      	mvns	r3, r3
 800642a:	693a      	ldr	r2, [r7, #16]
 800642c:	4013      	ands	r3, r2
 800642e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	4a57      	ldr	r2, [pc, #348]	; (8006590 <HAL_GPIO_Init+0x314>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d031      	beq.n	800649c <HAL_GPIO_Init+0x220>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	4a56      	ldr	r2, [pc, #344]	; (8006594 <HAL_GPIO_Init+0x318>)
 800643c:	4293      	cmp	r3, r2
 800643e:	d02b      	beq.n	8006498 <HAL_GPIO_Init+0x21c>
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	4a55      	ldr	r2, [pc, #340]	; (8006598 <HAL_GPIO_Init+0x31c>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d025      	beq.n	8006494 <HAL_GPIO_Init+0x218>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	4a54      	ldr	r2, [pc, #336]	; (800659c <HAL_GPIO_Init+0x320>)
 800644c:	4293      	cmp	r3, r2
 800644e:	d01f      	beq.n	8006490 <HAL_GPIO_Init+0x214>
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	4a53      	ldr	r2, [pc, #332]	; (80065a0 <HAL_GPIO_Init+0x324>)
 8006454:	4293      	cmp	r3, r2
 8006456:	d019      	beq.n	800648c <HAL_GPIO_Init+0x210>
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	4a52      	ldr	r2, [pc, #328]	; (80065a4 <HAL_GPIO_Init+0x328>)
 800645c:	4293      	cmp	r3, r2
 800645e:	d013      	beq.n	8006488 <HAL_GPIO_Init+0x20c>
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4a51      	ldr	r2, [pc, #324]	; (80065a8 <HAL_GPIO_Init+0x32c>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d00d      	beq.n	8006484 <HAL_GPIO_Init+0x208>
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a50      	ldr	r2, [pc, #320]	; (80065ac <HAL_GPIO_Init+0x330>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d007      	beq.n	8006480 <HAL_GPIO_Init+0x204>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a4f      	ldr	r2, [pc, #316]	; (80065b0 <HAL_GPIO_Init+0x334>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d101      	bne.n	800647c <HAL_GPIO_Init+0x200>
 8006478:	2308      	movs	r3, #8
 800647a:	e010      	b.n	800649e <HAL_GPIO_Init+0x222>
 800647c:	2309      	movs	r3, #9
 800647e:	e00e      	b.n	800649e <HAL_GPIO_Init+0x222>
 8006480:	2307      	movs	r3, #7
 8006482:	e00c      	b.n	800649e <HAL_GPIO_Init+0x222>
 8006484:	2306      	movs	r3, #6
 8006486:	e00a      	b.n	800649e <HAL_GPIO_Init+0x222>
 8006488:	2305      	movs	r3, #5
 800648a:	e008      	b.n	800649e <HAL_GPIO_Init+0x222>
 800648c:	2304      	movs	r3, #4
 800648e:	e006      	b.n	800649e <HAL_GPIO_Init+0x222>
 8006490:	2303      	movs	r3, #3
 8006492:	e004      	b.n	800649e <HAL_GPIO_Init+0x222>
 8006494:	2302      	movs	r3, #2
 8006496:	e002      	b.n	800649e <HAL_GPIO_Init+0x222>
 8006498:	2301      	movs	r3, #1
 800649a:	e000      	b.n	800649e <HAL_GPIO_Init+0x222>
 800649c:	2300      	movs	r3, #0
 800649e:	697a      	ldr	r2, [r7, #20]
 80064a0:	f002 0203 	and.w	r2, r2, #3
 80064a4:	0092      	lsls	r2, r2, #2
 80064a6:	4093      	lsls	r3, r2
 80064a8:	461a      	mov	r2, r3
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	4313      	orrs	r3, r2
 80064ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80064b0:	4936      	ldr	r1, [pc, #216]	; (800658c <HAL_GPIO_Init+0x310>)
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	089b      	lsrs	r3, r3, #2
 80064b6:	3302      	adds	r3, #2
 80064b8:	693a      	ldr	r2, [r7, #16]
 80064ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80064be:	4b3d      	ldr	r3, [pc, #244]	; (80065b4 <HAL_GPIO_Init+0x338>)
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	43db      	mvns	r3, r3
 80064c8:	693a      	ldr	r2, [r7, #16]
 80064ca:	4013      	ands	r3, r2
 80064cc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	685b      	ldr	r3, [r3, #4]
 80064d2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d003      	beq.n	80064e2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80064da:	693a      	ldr	r2, [r7, #16]
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	4313      	orrs	r3, r2
 80064e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80064e2:	4a34      	ldr	r2, [pc, #208]	; (80065b4 <HAL_GPIO_Init+0x338>)
 80064e4:	693b      	ldr	r3, [r7, #16]
 80064e6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80064e8:	4b32      	ldr	r3, [pc, #200]	; (80065b4 <HAL_GPIO_Init+0x338>)
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	43db      	mvns	r3, r3
 80064f2:	693a      	ldr	r2, [r7, #16]
 80064f4:	4013      	ands	r3, r2
 80064f6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006500:	2b00      	cmp	r3, #0
 8006502:	d003      	beq.n	800650c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8006504:	693a      	ldr	r2, [r7, #16]
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	4313      	orrs	r3, r2
 800650a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800650c:	4a29      	ldr	r2, [pc, #164]	; (80065b4 <HAL_GPIO_Init+0x338>)
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006512:	4b28      	ldr	r3, [pc, #160]	; (80065b4 <HAL_GPIO_Init+0x338>)
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	43db      	mvns	r3, r3
 800651c:	693a      	ldr	r2, [r7, #16]
 800651e:	4013      	ands	r3, r2
 8006520:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d003      	beq.n	8006536 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800652e:	693a      	ldr	r2, [r7, #16]
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	4313      	orrs	r3, r2
 8006534:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8006536:	4a1f      	ldr	r2, [pc, #124]	; (80065b4 <HAL_GPIO_Init+0x338>)
 8006538:	693b      	ldr	r3, [r7, #16]
 800653a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800653c:	4b1d      	ldr	r3, [pc, #116]	; (80065b4 <HAL_GPIO_Init+0x338>)
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	43db      	mvns	r3, r3
 8006546:	693a      	ldr	r2, [r7, #16]
 8006548:	4013      	ands	r3, r2
 800654a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d003      	beq.n	8006560 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 8006558:	693a      	ldr	r2, [r7, #16]
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	4313      	orrs	r3, r2
 800655e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8006560:	4a14      	ldr	r2, [pc, #80]	; (80065b4 <HAL_GPIO_Init+0x338>)
 8006562:	693b      	ldr	r3, [r7, #16]
 8006564:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8006566:	697b      	ldr	r3, [r7, #20]
 8006568:	3301      	adds	r3, #1
 800656a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	697b      	ldr	r3, [r7, #20]
 8006572:	fa22 f303 	lsr.w	r3, r2, r3
 8006576:	2b00      	cmp	r3, #0
 8006578:	f47f ae88 	bne.w	800628c <HAL_GPIO_Init+0x10>
  }
}
 800657c:	bf00      	nop
 800657e:	371c      	adds	r7, #28
 8006580:	46bd      	mov	sp, r7
 8006582:	bc80      	pop	{r7}
 8006584:	4770      	bx	lr
 8006586:	bf00      	nop
 8006588:	40023800 	.word	0x40023800
 800658c:	40013800 	.word	0x40013800
 8006590:	40020000 	.word	0x40020000
 8006594:	40020400 	.word	0x40020400
 8006598:	40020800 	.word	0x40020800
 800659c:	40020c00 	.word	0x40020c00
 80065a0:	40021000 	.word	0x40021000
 80065a4:	40021400 	.word	0x40021400
 80065a8:	40021800 	.word	0x40021800
 80065ac:	40021c00 	.word	0x40021c00
 80065b0:	40022000 	.word	0x40022000
 80065b4:	40013c00 	.word	0x40013c00

080065b8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b085      	sub	sp, #20
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	460b      	mov	r3, r1
 80065c2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	691a      	ldr	r2, [r3, #16]
 80065c8:	887b      	ldrh	r3, [r7, #2]
 80065ca:	4013      	ands	r3, r2
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d002      	beq.n	80065d6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80065d0:	2301      	movs	r3, #1
 80065d2:	73fb      	strb	r3, [r7, #15]
 80065d4:	e001      	b.n	80065da <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80065d6:	2300      	movs	r3, #0
 80065d8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80065da:	7bfb      	ldrb	r3, [r7, #15]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3714      	adds	r7, #20
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bc80      	pop	{r7}
 80065e4:	4770      	bx	lr

080065e6 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80065e6:	b480      	push	{r7}
 80065e8:	b083      	sub	sp, #12
 80065ea:	af00      	add	r7, sp, #0
 80065ec:	6078      	str	r0, [r7, #4]
 80065ee:	460b      	mov	r3, r1
 80065f0:	807b      	strh	r3, [r7, #2]
 80065f2:	4613      	mov	r3, r2
 80065f4:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80065f6:	787b      	ldrb	r3, [r7, #1]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d003      	beq.n	8006604 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80065fc:	887a      	ldrh	r2, [r7, #2]
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006602:	e003      	b.n	800660c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006604:	887b      	ldrh	r3, [r7, #2]
 8006606:	041a      	lsls	r2, r3, #16
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	619a      	str	r2, [r3, #24]
}
 800660c:	bf00      	nop
 800660e:	370c      	adds	r7, #12
 8006610:	46bd      	mov	sp, r7
 8006612:	bc80      	pop	{r7}
 8006614:	4770      	bx	lr

08006616 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..I) to select the GPIO peripheral. 
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006616:	b480      	push	{r7}
 8006618:	b085      	sub	sp, #20
 800661a:	af00      	add	r7, sp, #0
 800661c:	6078      	str	r0, [r7, #4]
 800661e:	460b      	mov	r3, r1
 8006620:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	695b      	ldr	r3, [r3, #20]
 8006626:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006628:	887a      	ldrh	r2, [r7, #2]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	4013      	ands	r3, r2
 800662e:	041a      	lsls	r2, r3, #16
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	43d9      	mvns	r1, r3
 8006634:	887b      	ldrh	r3, [r7, #2]
 8006636:	400b      	ands	r3, r1
 8006638:	431a      	orrs	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	619a      	str	r2, [r3, #24]
}
 800663e:	bf00      	nop
 8006640:	3714      	adds	r7, #20
 8006642:	46bd      	mov	sp, r7
 8006644:	bc80      	pop	{r7}
 8006646:	4770      	bx	lr

08006648 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
 800664e:	4603      	mov	r3, r0
 8006650:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006652:	4b08      	ldr	r3, [pc, #32]	; (8006674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006654:	695a      	ldr	r2, [r3, #20]
 8006656:	88fb      	ldrh	r3, [r7, #6]
 8006658:	4013      	ands	r3, r2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d006      	beq.n	800666c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800665e:	4a05      	ldr	r2, [pc, #20]	; (8006674 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006660:	88fb      	ldrh	r3, [r7, #6]
 8006662:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006664:	88fb      	ldrh	r3, [r7, #6]
 8006666:	4618      	mov	r0, r3
 8006668:	f7fa fcbe 	bl	8000fe8 <HAL_GPIO_EXTI_Callback>
  }
}
 800666c:	bf00      	nop
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40013c00 	.word	0x40013c00

08006678 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800667a:	b08f      	sub	sp, #60	; 0x3c
 800667c:	af0a      	add	r7, sp, #40	; 0x28
 800667e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d101      	bne.n	800668a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006686:	2301      	movs	r3, #1
 8006688:	e10f      	b.n	80068aa <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8006696:	b2db      	uxtb	r3, r3
 8006698:	2b00      	cmp	r3, #0
 800669a:	d106      	bne.n	80066aa <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	2200      	movs	r2, #0
 80066a0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80066a4:	6878      	ldr	r0, [r7, #4]
 80066a6:	f00c ff9f 	bl	80135e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2203      	movs	r2, #3
 80066ae:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d102      	bne.n	80066c4 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2200      	movs	r2, #0
 80066c2:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f005 f857 	bl	800b77c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	603b      	str	r3, [r7, #0]
 80066d4:	687e      	ldr	r6, [r7, #4]
 80066d6:	466d      	mov	r5, sp
 80066d8:	f106 0410 	add.w	r4, r6, #16
 80066dc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066de:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80066e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80066e4:	e894 0003 	ldmia.w	r4, {r0, r1}
 80066e8:	e885 0003 	stmia.w	r5, {r0, r1}
 80066ec:	1d33      	adds	r3, r6, #4
 80066ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80066f0:	6838      	ldr	r0, [r7, #0]
 80066f2:	f004 ff39 	bl	800b568 <USB_CoreInit>
 80066f6:	4603      	mov	r3, r0
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d005      	beq.n	8006708 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e0d0      	b.n	80068aa <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	2100      	movs	r1, #0
 800670e:	4618      	mov	r0, r3
 8006710:	f005 f844 	bl	800b79c <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006714:	2300      	movs	r3, #0
 8006716:	73fb      	strb	r3, [r7, #15]
 8006718:	e04a      	b.n	80067b0 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800671a:	7bfa      	ldrb	r2, [r7, #15]
 800671c:	6879      	ldr	r1, [r7, #4]
 800671e:	4613      	mov	r3, r2
 8006720:	00db      	lsls	r3, r3, #3
 8006722:	1a9b      	subs	r3, r3, r2
 8006724:	009b      	lsls	r3, r3, #2
 8006726:	440b      	add	r3, r1
 8006728:	333d      	adds	r3, #61	; 0x3d
 800672a:	2201      	movs	r2, #1
 800672c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800672e:	7bfa      	ldrb	r2, [r7, #15]
 8006730:	6879      	ldr	r1, [r7, #4]
 8006732:	4613      	mov	r3, r2
 8006734:	00db      	lsls	r3, r3, #3
 8006736:	1a9b      	subs	r3, r3, r2
 8006738:	009b      	lsls	r3, r3, #2
 800673a:	440b      	add	r3, r1
 800673c:	333c      	adds	r3, #60	; 0x3c
 800673e:	7bfa      	ldrb	r2, [r7, #15]
 8006740:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006742:	7bfa      	ldrb	r2, [r7, #15]
 8006744:	7bfb      	ldrb	r3, [r7, #15]
 8006746:	b298      	uxth	r0, r3
 8006748:	6879      	ldr	r1, [r7, #4]
 800674a:	4613      	mov	r3, r2
 800674c:	00db      	lsls	r3, r3, #3
 800674e:	1a9b      	subs	r3, r3, r2
 8006750:	009b      	lsls	r3, r3, #2
 8006752:	440b      	add	r3, r1
 8006754:	3342      	adds	r3, #66	; 0x42
 8006756:	4602      	mov	r2, r0
 8006758:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800675a:	7bfa      	ldrb	r2, [r7, #15]
 800675c:	6879      	ldr	r1, [r7, #4]
 800675e:	4613      	mov	r3, r2
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	1a9b      	subs	r3, r3, r2
 8006764:	009b      	lsls	r3, r3, #2
 8006766:	440b      	add	r3, r1
 8006768:	333f      	adds	r3, #63	; 0x3f
 800676a:	2200      	movs	r2, #0
 800676c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800676e:	7bfa      	ldrb	r2, [r7, #15]
 8006770:	6879      	ldr	r1, [r7, #4]
 8006772:	4613      	mov	r3, r2
 8006774:	00db      	lsls	r3, r3, #3
 8006776:	1a9b      	subs	r3, r3, r2
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	440b      	add	r3, r1
 800677c:	3344      	adds	r3, #68	; 0x44
 800677e:	2200      	movs	r2, #0
 8006780:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006782:	7bfa      	ldrb	r2, [r7, #15]
 8006784:	6879      	ldr	r1, [r7, #4]
 8006786:	4613      	mov	r3, r2
 8006788:	00db      	lsls	r3, r3, #3
 800678a:	1a9b      	subs	r3, r3, r2
 800678c:	009b      	lsls	r3, r3, #2
 800678e:	440b      	add	r3, r1
 8006790:	3348      	adds	r3, #72	; 0x48
 8006792:	2200      	movs	r2, #0
 8006794:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006796:	7bfa      	ldrb	r2, [r7, #15]
 8006798:	6879      	ldr	r1, [r7, #4]
 800679a:	4613      	mov	r3, r2
 800679c:	00db      	lsls	r3, r3, #3
 800679e:	1a9b      	subs	r3, r3, r2
 80067a0:	009b      	lsls	r3, r3, #2
 80067a2:	440b      	add	r3, r1
 80067a4:	3350      	adds	r3, #80	; 0x50
 80067a6:	2200      	movs	r2, #0
 80067a8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067aa:	7bfb      	ldrb	r3, [r7, #15]
 80067ac:	3301      	adds	r3, #1
 80067ae:	73fb      	strb	r3, [r7, #15]
 80067b0:	7bfa      	ldrb	r2, [r7, #15]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	685b      	ldr	r3, [r3, #4]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d3af      	bcc.n	800671a <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80067ba:	2300      	movs	r3, #0
 80067bc:	73fb      	strb	r3, [r7, #15]
 80067be:	e044      	b.n	800684a <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80067c0:	7bfa      	ldrb	r2, [r7, #15]
 80067c2:	6879      	ldr	r1, [r7, #4]
 80067c4:	4613      	mov	r3, r2
 80067c6:	00db      	lsls	r3, r3, #3
 80067c8:	1a9b      	subs	r3, r3, r2
 80067ca:	009b      	lsls	r3, r3, #2
 80067cc:	440b      	add	r3, r1
 80067ce:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80067d2:	2200      	movs	r2, #0
 80067d4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80067d6:	7bfa      	ldrb	r2, [r7, #15]
 80067d8:	6879      	ldr	r1, [r7, #4]
 80067da:	4613      	mov	r3, r2
 80067dc:	00db      	lsls	r3, r3, #3
 80067de:	1a9b      	subs	r3, r3, r2
 80067e0:	009b      	lsls	r3, r3, #2
 80067e2:	440b      	add	r3, r1
 80067e4:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 80067e8:	7bfa      	ldrb	r2, [r7, #15]
 80067ea:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80067ec:	7bfa      	ldrb	r2, [r7, #15]
 80067ee:	6879      	ldr	r1, [r7, #4]
 80067f0:	4613      	mov	r3, r2
 80067f2:	00db      	lsls	r3, r3, #3
 80067f4:	1a9b      	subs	r3, r3, r2
 80067f6:	009b      	lsls	r3, r3, #2
 80067f8:	440b      	add	r3, r1
 80067fa:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80067fe:	2200      	movs	r2, #0
 8006800:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8006802:	7bfa      	ldrb	r2, [r7, #15]
 8006804:	6879      	ldr	r1, [r7, #4]
 8006806:	4613      	mov	r3, r2
 8006808:	00db      	lsls	r3, r3, #3
 800680a:	1a9b      	subs	r3, r3, r2
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	440b      	add	r3, r1
 8006810:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8006814:	2200      	movs	r2, #0
 8006816:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006818:	7bfa      	ldrb	r2, [r7, #15]
 800681a:	6879      	ldr	r1, [r7, #4]
 800681c:	4613      	mov	r3, r2
 800681e:	00db      	lsls	r3, r3, #3
 8006820:	1a9b      	subs	r3, r3, r2
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	440b      	add	r3, r1
 8006826:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800682a:	2200      	movs	r2, #0
 800682c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800682e:	7bfa      	ldrb	r2, [r7, #15]
 8006830:	6879      	ldr	r1, [r7, #4]
 8006832:	4613      	mov	r3, r2
 8006834:	00db      	lsls	r3, r3, #3
 8006836:	1a9b      	subs	r3, r3, r2
 8006838:	009b      	lsls	r3, r3, #2
 800683a:	440b      	add	r3, r1
 800683c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8006840:	2200      	movs	r2, #0
 8006842:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006844:	7bfb      	ldrb	r3, [r7, #15]
 8006846:	3301      	adds	r3, #1
 8006848:	73fb      	strb	r3, [r7, #15]
 800684a:	7bfa      	ldrb	r2, [r7, #15]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	429a      	cmp	r2, r3
 8006852:	d3b5      	bcc.n	80067c0 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	603b      	str	r3, [r7, #0]
 800685a:	687e      	ldr	r6, [r7, #4]
 800685c:	466d      	mov	r5, sp
 800685e:	f106 0410 	add.w	r4, r6, #16
 8006862:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006864:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006866:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006868:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800686a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800686e:	e885 0003 	stmia.w	r5, {r0, r1}
 8006872:	1d33      	adds	r3, r6, #4
 8006874:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006876:	6838      	ldr	r0, [r7, #0]
 8006878:	f004 ffba 	bl	800b7f0 <USB_DevInit>
 800687c:	4603      	mov	r3, r0
 800687e:	2b00      	cmp	r3, #0
 8006880:	d005      	beq.n	800688e <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2202      	movs	r2, #2
 8006886:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800688a:	2301      	movs	r3, #1
 800688c:	e00d      	b.n	80068aa <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2200      	movs	r2, #0
 8006892:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	4618      	mov	r0, r3
 80068a4:	f005 fff3 	bl	800c88e <USB_DevDisconnect>

  return HAL_OK;
 80068a8:	2300      	movs	r3, #0
}
 80068aa:	4618      	mov	r0, r3
 80068ac:	3714      	adds	r7, #20
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bdf0      	pop	{r4, r5, r6, r7, pc}

080068b2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80068b2:	b580      	push	{r7, lr}
 80068b4:	b082      	sub	sp, #8
 80068b6:	af00      	add	r7, sp, #0
 80068b8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d101      	bne.n	80068c8 <HAL_PCD_Start+0x16>
 80068c4:	2302      	movs	r3, #2
 80068c6:	e012      	b.n	80068ee <HAL_PCD_Start+0x3c>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	2201      	movs	r2, #1
 80068cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  __HAL_PCD_ENABLE(hpcd);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4618      	mov	r0, r3
 80068d6:	f004 ff41 	bl	800b75c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	4618      	mov	r0, r3
 80068e0:	f005 ffb5 	bl	800c84e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3708      	adds	r7, #8
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}

080068f6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80068f6:	b590      	push	{r4, r7, lr}
 80068f8:	b08d      	sub	sp, #52	; 0x34
 80068fa:	af00      	add	r7, sp, #0
 80068fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006904:	6a3b      	ldr	r3, [r7, #32]
 8006906:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	4618      	mov	r0, r3
 800690e:	f006 f86c 	bl	800c9ea <USB_GetMode>
 8006912:	4603      	mov	r3, r0
 8006914:	2b00      	cmp	r3, #0
 8006916:	f040 838f 	bne.w	8007038 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	4618      	mov	r0, r3
 8006920:	f005 ffd5 	bl	800c8ce <USB_ReadInterrupts>
 8006924:	4603      	mov	r3, r0
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 8385 	beq.w	8007036 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	4618      	mov	r0, r3
 8006932:	f005 ffcc 	bl	800c8ce <USB_ReadInterrupts>
 8006936:	4603      	mov	r3, r0
 8006938:	f003 0302 	and.w	r3, r3, #2
 800693c:	2b02      	cmp	r3, #2
 800693e:	d107      	bne.n	8006950 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	695a      	ldr	r2, [r3, #20]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f002 0202 	and.w	r2, r2, #2
 800694e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	4618      	mov	r0, r3
 8006956:	f005 ffba 	bl	800c8ce <USB_ReadInterrupts>
 800695a:	4603      	mov	r3, r0
 800695c:	f003 0310 	and.w	r3, r3, #16
 8006960:	2b10      	cmp	r3, #16
 8006962:	d161      	bne.n	8006a28 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	699a      	ldr	r2, [r3, #24]
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	f022 0210 	bic.w	r2, r2, #16
 8006972:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8006974:	6a3b      	ldr	r3, [r7, #32]
 8006976:	6a1b      	ldr	r3, [r3, #32]
 8006978:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 800697a:	69bb      	ldr	r3, [r7, #24]
 800697c:	f003 020f 	and.w	r2, r3, #15
 8006980:	4613      	mov	r3, r2
 8006982:	00db      	lsls	r3, r3, #3
 8006984:	1a9b      	subs	r3, r3, r2
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800698c:	687a      	ldr	r2, [r7, #4]
 800698e:	4413      	add	r3, r2
 8006990:	3304      	adds	r3, #4
 8006992:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006994:	69bb      	ldr	r3, [r7, #24]
 8006996:	0c5b      	lsrs	r3, r3, #17
 8006998:	f003 030f 	and.w	r3, r3, #15
 800699c:	2b02      	cmp	r3, #2
 800699e:	d124      	bne.n	80069ea <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80069a0:	69ba      	ldr	r2, [r7, #24]
 80069a2:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80069a6:	4013      	ands	r3, r2
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d035      	beq.n	8006a18 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 80069b0:	69bb      	ldr	r3, [r7, #24]
 80069b2:	091b      	lsrs	r3, r3, #4
 80069b4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80069b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069ba:	b29b      	uxth	r3, r3
 80069bc:	461a      	mov	r2, r3
 80069be:	6a38      	ldr	r0, [r7, #32]
 80069c0:	f005 fe26 	bl	800c610 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80069c4:	697b      	ldr	r3, [r7, #20]
 80069c6:	68da      	ldr	r2, [r3, #12]
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	091b      	lsrs	r3, r3, #4
 80069cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069d0:	441a      	add	r2, r3
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 80069d6:	697b      	ldr	r3, [r7, #20]
 80069d8:	699a      	ldr	r2, [r3, #24]
 80069da:	69bb      	ldr	r3, [r7, #24]
 80069dc:	091b      	lsrs	r3, r3, #4
 80069de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80069e2:	441a      	add	r2, r3
 80069e4:	697b      	ldr	r3, [r7, #20]
 80069e6:	619a      	str	r2, [r3, #24]
 80069e8:	e016      	b.n	8006a18 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 80069ea:	69bb      	ldr	r3, [r7, #24]
 80069ec:	0c5b      	lsrs	r3, r3, #17
 80069ee:	f003 030f 	and.w	r3, r3, #15
 80069f2:	2b06      	cmp	r3, #6
 80069f4:	d110      	bne.n	8006a18 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80069fc:	2208      	movs	r2, #8
 80069fe:	4619      	mov	r1, r3
 8006a00:	6a38      	ldr	r0, [r7, #32]
 8006a02:	f005 fe05 	bl	800c610 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006a06:	697b      	ldr	r3, [r7, #20]
 8006a08:	699a      	ldr	r2, [r3, #24]
 8006a0a:	69bb      	ldr	r3, [r7, #24]
 8006a0c:	091b      	lsrs	r3, r3, #4
 8006a0e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006a12:	441a      	add	r2, r3
 8006a14:	697b      	ldr	r3, [r7, #20]
 8006a16:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	699a      	ldr	r2, [r3, #24]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	f042 0210 	orr.w	r2, r2, #16
 8006a26:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f005 ff4e 	bl	800c8ce <USB_ReadInterrupts>
 8006a32:	4603      	mov	r3, r0
 8006a34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a38:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8006a3c:	d16e      	bne.n	8006b1c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8006a3e:	2300      	movs	r3, #0
 8006a40:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f005 ff53 	bl	800c8f2 <USB_ReadDevAllOutEpInterrupt>
 8006a4c:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8006a4e:	e062      	b.n	8006b16 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006a50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a52:	f003 0301 	and.w	r3, r3, #1
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d057      	beq.n	8006b0a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a60:	b2d2      	uxtb	r2, r2
 8006a62:	4611      	mov	r1, r2
 8006a64:	4618      	mov	r0, r3
 8006a66:	f005 ff76 	bl	800c956 <USB_ReadDevOutEPInterrupt>
 8006a6a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006a6c:	693b      	ldr	r3, [r7, #16]
 8006a6e:	f003 0301 	and.w	r3, r3, #1
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d00c      	beq.n	8006a90 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8006a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a78:	015a      	lsls	r2, r3, #5
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	4413      	add	r3, r2
 8006a7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a82:	461a      	mov	r2, r3
 8006a84:	2301      	movs	r3, #1
 8006a86:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8006a88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f000 fda2 	bl	80075d4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d00c      	beq.n	8006ab4 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	2308      	movs	r3, #8
 8006aaa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8006aac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f000 fe9c 	bl	80077ec <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8006ab4:	693b      	ldr	r3, [r7, #16]
 8006ab6:	f003 0310 	and.w	r3, r3, #16
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d008      	beq.n	8006ad0 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8006abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ac0:	015a      	lsls	r2, r3, #5
 8006ac2:	69fb      	ldr	r3, [r7, #28]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006aca:	461a      	mov	r2, r3
 8006acc:	2310      	movs	r3, #16
 8006ace:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f003 0320 	and.w	r3, r3, #32
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d008      	beq.n	8006aec <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006adc:	015a      	lsls	r2, r3, #5
 8006ade:	69fb      	ldr	r3, [r7, #28]
 8006ae0:	4413      	add	r3, r2
 8006ae2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	2320      	movs	r3, #32
 8006aea:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8006aec:	693b      	ldr	r3, [r7, #16]
 8006aee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d009      	beq.n	8006b0a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006af6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006af8:	015a      	lsls	r2, r3, #5
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	4413      	add	r3, r2
 8006afe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006b02:	461a      	mov	r2, r3
 8006b04:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006b08:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8006b0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b0c:	3301      	adds	r3, #1
 8006b0e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006b10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b12:	085b      	lsrs	r3, r3, #1
 8006b14:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006b16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b18:	2b00      	cmp	r3, #0
 8006b1a:	d199      	bne.n	8006a50 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4618      	mov	r0, r3
 8006b22:	f005 fed4 	bl	800c8ce <USB_ReadInterrupts>
 8006b26:	4603      	mov	r3, r0
 8006b28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b2c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006b30:	f040 80c0 	bne.w	8006cb4 <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	4618      	mov	r0, r3
 8006b3a:	f005 fef3 	bl	800c924 <USB_ReadDevAllInEpInterrupt>
 8006b3e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8006b40:	2300      	movs	r3, #0
 8006b42:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8006b44:	e0b2      	b.n	8006cac <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8006b46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b48:	f003 0301 	and.w	r3, r3, #1
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	f000 80a7 	beq.w	8006ca0 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b58:	b2d2      	uxtb	r2, r2
 8006b5a:	4611      	mov	r1, r2
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f005 ff17 	bl	800c990 <USB_ReadDevInEPInterrupt>
 8006b62:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8006b64:	693b      	ldr	r3, [r7, #16]
 8006b66:	f003 0301 	and.w	r3, r3, #1
 8006b6a:	2b00      	cmp	r3, #0
 8006b6c:	d057      	beq.n	8006c1e <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006b6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b70:	f003 030f 	and.w	r3, r3, #15
 8006b74:	2201      	movs	r2, #1
 8006b76:	fa02 f303 	lsl.w	r3, r2, r3
 8006b7a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006b7c:	69fb      	ldr	r3, [r7, #28]
 8006b7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006b82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	43db      	mvns	r3, r3
 8006b88:	69f9      	ldr	r1, [r7, #28]
 8006b8a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006b8e:	4013      	ands	r3, r2
 8006b90:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b94:	015a      	lsls	r2, r3, #5
 8006b96:	69fb      	ldr	r3, [r7, #28]
 8006b98:	4413      	add	r3, r2
 8006b9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	2301      	movs	r3, #1
 8006ba2:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	691b      	ldr	r3, [r3, #16]
 8006ba8:	2b01      	cmp	r3, #1
 8006baa:	d132      	bne.n	8006c12 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006bac:	6879      	ldr	r1, [r7, #4]
 8006bae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bb0:	4613      	mov	r3, r2
 8006bb2:	00db      	lsls	r3, r3, #3
 8006bb4:	1a9b      	subs	r3, r3, r2
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	440b      	add	r3, r1
 8006bba:	3348      	adds	r3, #72	; 0x48
 8006bbc:	6819      	ldr	r1, [r3, #0]
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	00db      	lsls	r3, r3, #3
 8006bc6:	1a9b      	subs	r3, r3, r2
 8006bc8:	009b      	lsls	r3, r3, #2
 8006bca:	4403      	add	r3, r0
 8006bcc:	3344      	adds	r3, #68	; 0x44
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4419      	add	r1, r3
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bd6:	4613      	mov	r3, r2
 8006bd8:	00db      	lsls	r3, r3, #3
 8006bda:	1a9b      	subs	r3, r3, r2
 8006bdc:	009b      	lsls	r3, r3, #2
 8006bde:	4403      	add	r3, r0
 8006be0:	3348      	adds	r3, #72	; 0x48
 8006be2:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d113      	bne.n	8006c12 <HAL_PCD_IRQHandler+0x31c>
 8006bea:	6879      	ldr	r1, [r7, #4]
 8006bec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bee:	4613      	mov	r3, r2
 8006bf0:	00db      	lsls	r3, r3, #3
 8006bf2:	1a9b      	subs	r3, r3, r2
 8006bf4:	009b      	lsls	r3, r3, #2
 8006bf6:	440b      	add	r3, r1
 8006bf8:	3350      	adds	r3, #80	; 0x50
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d108      	bne.n	8006c12 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6818      	ldr	r0, [r3, #0]
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8006c0a:	461a      	mov	r2, r3
 8006c0c:	2101      	movs	r1, #1
 8006c0e:	f005 ff1b 	bl	800ca48 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	4619      	mov	r1, r3
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f00c fd74 	bl	8013706 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	f003 0308 	and.w	r3, r3, #8
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d008      	beq.n	8006c3a <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	015a      	lsls	r2, r3, #5
 8006c2c:	69fb      	ldr	r3, [r7, #28]
 8006c2e:	4413      	add	r3, r2
 8006c30:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c34:	461a      	mov	r2, r3
 8006c36:	2308      	movs	r3, #8
 8006c38:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006c3a:	693b      	ldr	r3, [r7, #16]
 8006c3c:	f003 0310 	and.w	r3, r3, #16
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d008      	beq.n	8006c56 <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006c44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c46:	015a      	lsls	r2, r3, #5
 8006c48:	69fb      	ldr	r3, [r7, #28]
 8006c4a:	4413      	add	r3, r2
 8006c4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c50:	461a      	mov	r2, r3
 8006c52:	2310      	movs	r3, #16
 8006c54:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006c56:	693b      	ldr	r3, [r7, #16]
 8006c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d008      	beq.n	8006c72 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006c60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c62:	015a      	lsls	r2, r3, #5
 8006c64:	69fb      	ldr	r3, [r7, #28]
 8006c66:	4413      	add	r3, r2
 8006c68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	2340      	movs	r3, #64	; 0x40
 8006c70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006c72:	693b      	ldr	r3, [r7, #16]
 8006c74:	f003 0302 	and.w	r3, r3, #2
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d008      	beq.n	8006c8e <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006c7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c7e:	015a      	lsls	r2, r3, #5
 8006c80:	69fb      	ldr	r3, [r7, #28]
 8006c82:	4413      	add	r3, r2
 8006c84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c88:	461a      	mov	r2, r3
 8006c8a:	2302      	movs	r3, #2
 8006c8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d003      	beq.n	8006ca0 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006c98:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006c9a:	6878      	ldr	r0, [r7, #4]
 8006c9c:	f000 fc0c 	bl	80074b8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ca2:	3301      	adds	r3, #1
 8006ca4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8006ca6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ca8:	085b      	lsrs	r3, r3, #1
 8006caa:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8006cac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006cae:	2b00      	cmp	r3, #0
 8006cb0:	f47f af49 	bne.w	8006b46 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	4618      	mov	r0, r3
 8006cba:	f005 fe08 	bl	800c8ce <USB_ReadInterrupts>
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006cc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006cc8:	d114      	bne.n	8006cf4 <HAL_PCD_IRQHandler+0x3fe>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006cca:	69fb      	ldr	r3, [r7, #28]
 8006ccc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	69fa      	ldr	r2, [r7, #28]
 8006cd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006cd8:	f023 0301 	bic.w	r3, r3, #1
 8006cdc:	6053      	str	r3, [r2, #4]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResumeCallback(hpcd);
#else
      HAL_PCD_ResumeCallback(hpcd);
 8006cde:	6878      	ldr	r0, [r7, #4]
 8006ce0:	f00c fd88 	bl	80137f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	695a      	ldr	r2, [r3, #20]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8006cf2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	f005 fde8 	bl	800c8ce <USB_ReadInterrupts>
 8006cfe:	4603      	mov	r3, r0
 8006d00:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006d08:	d112      	bne.n	8006d30 <HAL_PCD_IRQHandler+0x43a>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006d0a:	69fb      	ldr	r3, [r7, #28]
 8006d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d10:	689b      	ldr	r3, [r3, #8]
 8006d12:	f003 0301 	and.w	r3, r3, #1
 8006d16:	2b01      	cmp	r3, #1
 8006d18:	d102      	bne.n	8006d20 <HAL_PCD_IRQHandler+0x42a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f00c fd44 	bl	80137a8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	695a      	ldr	r2, [r3, #20]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8006d2e:	615a      	str	r2, [r3, #20]
    }
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4618      	mov	r0, r3
 8006d36:	f005 fdca 	bl	800c8ce <USB_ReadInterrupts>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006d40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d44:	f040 80c7 	bne.w	8006ed6 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006d48:	69fb      	ldr	r3, [r7, #28]
 8006d4a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	69fa      	ldr	r2, [r7, #28]
 8006d52:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006d56:	f023 0301 	bic.w	r3, r3, #1
 8006d5a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2110      	movs	r1, #16
 8006d62:	4618      	mov	r0, r3
 8006d64:	f004 fea8 	bl	800bab8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006d68:	2300      	movs	r3, #0
 8006d6a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006d6c:	e056      	b.n	8006e1c <HAL_PCD_IRQHandler+0x526>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d70:	015a      	lsls	r2, r3, #5
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	4413      	add	r3, r2
 8006d76:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006d80:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d84:	015a      	lsls	r2, r3, #5
 8006d86:	69fb      	ldr	r3, [r7, #28]
 8006d88:	4413      	add	r3, r2
 8006d8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d92:	0151      	lsls	r1, r2, #5
 8006d94:	69fa      	ldr	r2, [r7, #28]
 8006d96:	440a      	add	r2, r1
 8006d98:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d9c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006da0:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006da4:	015a      	lsls	r2, r3, #5
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	4413      	add	r3, r2
 8006daa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006db2:	0151      	lsls	r1, r2, #5
 8006db4:	69fa      	ldr	r2, [r7, #28]
 8006db6:	440a      	add	r2, r1
 8006db8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006dbc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006dc0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006dc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dc4:	015a      	lsls	r2, r3, #5
 8006dc6:	69fb      	ldr	r3, [r7, #28]
 8006dc8:	4413      	add	r3, r2
 8006dca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006dce:	461a      	mov	r2, r3
 8006dd0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006dd4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006dd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006dd8:	015a      	lsls	r2, r3, #5
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006de6:	0151      	lsls	r1, r2, #5
 8006de8:	69fa      	ldr	r2, [r7, #28]
 8006dea:	440a      	add	r2, r1
 8006dec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006df0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006df4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df8:	015a      	lsls	r2, r3, #5
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	4413      	add	r3, r2
 8006dfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e06:	0151      	lsls	r1, r2, #5
 8006e08:	69fa      	ldr	r2, [r7, #28]
 8006e0a:	440a      	add	r2, r1
 8006e0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e10:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006e14:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006e16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006e18:	3301      	adds	r3, #1
 8006e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006e22:	429a      	cmp	r2, r3
 8006e24:	d3a3      	bcc.n	8006d6e <HAL_PCD_IRQHandler+0x478>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006e26:	69fb      	ldr	r3, [r7, #28]
 8006e28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e2c:	69db      	ldr	r3, [r3, #28]
 8006e2e:	69fa      	ldr	r2, [r7, #28]
 8006e30:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e34:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8006e38:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d016      	beq.n	8006e70 <HAL_PCD_IRQHandler+0x57a>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e48:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006e4c:	69fa      	ldr	r2, [r7, #28]
 8006e4e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e52:	f043 030b 	orr.w	r3, r3, #11
 8006e56:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006e62:	69fa      	ldr	r2, [r7, #28]
 8006e64:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e68:	f043 030b 	orr.w	r3, r3, #11
 8006e6c:	6453      	str	r3, [r2, #68]	; 0x44
 8006e6e:	e015      	b.n	8006e9c <HAL_PCD_IRQHandler+0x5a6>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006e70:	69fb      	ldr	r3, [r7, #28]
 8006e72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e76:	695b      	ldr	r3, [r3, #20]
 8006e78:	69fa      	ldr	r2, [r7, #28]
 8006e7a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e7e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006e82:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8006e86:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e8e:	691b      	ldr	r3, [r3, #16]
 8006e90:	69fa      	ldr	r2, [r7, #28]
 8006e92:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006e96:	f043 030b 	orr.w	r3, r3, #11
 8006e9a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	69fa      	ldr	r2, [r7, #28]
 8006ea6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006eaa:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8006eae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6818      	ldr	r0, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	691b      	ldr	r3, [r3, #16]
 8006eb8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006ec0:	461a      	mov	r2, r3
 8006ec2:	f005 fdc1 	bl	800ca48 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	695a      	ldr	r2, [r3, #20]
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8006ed4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	4618      	mov	r0, r3
 8006edc:	f005 fcf7 	bl	800c8ce <USB_ReadInterrupts>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006ee6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006eea:	d124      	bne.n	8006f36 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	f005 fd87 	bl	800ca04 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4618      	mov	r0, r3
 8006efc:	f004 fe38 	bl	800bb70 <USB_GetDevSpeed>
 8006f00:	4603      	mov	r3, r0
 8006f02:	461a      	mov	r2, r3
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681c      	ldr	r4, [r3, #0]
 8006f0c:	f001 f91e 	bl	800814c <HAL_RCC_GetHCLKFreq>
 8006f10:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	461a      	mov	r2, r3
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	f004 fb7c 	bl	800b618 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006f20:	6878      	ldr	r0, [r7, #4]
 8006f22:	f00c fc18 	bl	8013756 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	695a      	ldr	r2, [r3, #20]
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8006f34:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	4618      	mov	r0, r3
 8006f3c:	f005 fcc7 	bl	800c8ce <USB_ReadInterrupts>
 8006f40:	4603      	mov	r3, r0
 8006f42:	f003 0308 	and.w	r3, r3, #8
 8006f46:	2b08      	cmp	r3, #8
 8006f48:	d10a      	bne.n	8006f60 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006f4a:	6878      	ldr	r0, [r7, #4]
 8006f4c:	f00c fbf5 	bl	801373a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	695a      	ldr	r2, [r3, #20]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f002 0208 	and.w	r2, r2, #8
 8006f5e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4618      	mov	r0, r3
 8006f66:	f005 fcb2 	bl	800c8ce <USB_ReadInterrupts>
 8006f6a:	4603      	mov	r3, r0
 8006f6c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f70:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006f74:	d10f      	bne.n	8006f96 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006f76:	2300      	movs	r3, #0
 8006f78:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	4619      	mov	r1, r3
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f00c fc57 	bl	8013834 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	695a      	ldr	r2, [r3, #20]
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8006f94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	4618      	mov	r0, r3
 8006f9c:	f005 fc97 	bl	800c8ce <USB_ReadInterrupts>
 8006fa0:	4603      	mov	r3, r0
 8006fa2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006faa:	d10f      	bne.n	8006fcc <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8006fac:	2300      	movs	r3, #0
 8006fae:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb2:	b2db      	uxtb	r3, r3
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	6878      	ldr	r0, [r7, #4]
 8006fb8:	f00c fc2a 	bl	8013810 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	695a      	ldr	r2, [r3, #20]
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8006fca:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f005 fc7c 	bl	800c8ce <USB_ReadInterrupts>
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8006fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fe0:	d10a      	bne.n	8006ff8 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f00c fc38 	bl	8013858 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	695a      	ldr	r2, [r3, #20]
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006ff6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f005 fc66 	bl	800c8ce <USB_ReadInterrupts>
 8007002:	4603      	mov	r3, r0
 8007004:	f003 0304 	and.w	r3, r3, #4
 8007008:	2b04      	cmp	r3, #4
 800700a:	d115      	bne.n	8007038 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	f003 0304 	and.w	r3, r3, #4
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f00c fc28 	bl	8013874 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6859      	ldr	r1, [r3, #4]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	69ba      	ldr	r2, [r7, #24]
 8007030:	430a      	orrs	r2, r1
 8007032:	605a      	str	r2, [r3, #4]
 8007034:	e000      	b.n	8007038 <HAL_PCD_IRQHandler+0x742>
      return;
 8007036:	bf00      	nop
    }
  }
}
 8007038:	3734      	adds	r7, #52	; 0x34
 800703a:	46bd      	mov	sp, r7
 800703c:	bd90      	pop	{r4, r7, pc}

0800703e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800703e:	b580      	push	{r7, lr}
 8007040:	b082      	sub	sp, #8
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
 8007046:	460b      	mov	r3, r1
 8007048:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8007050:	2b01      	cmp	r3, #1
 8007052:	d101      	bne.n	8007058 <HAL_PCD_SetAddress+0x1a>
 8007054:	2302      	movs	r3, #2
 8007056:	e013      	b.n	8007080 <HAL_PCD_SetAddress+0x42>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2201      	movs	r2, #1
 800705c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	78fa      	ldrb	r2, [r7, #3]
 8007064:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	78fa      	ldrb	r2, [r7, #3]
 800706e:	4611      	mov	r1, r2
 8007070:	4618      	mov	r0, r3
 8007072:	f005 fbc7 	bl	800c804 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	2200      	movs	r2, #0
 800707a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800707e:	2300      	movs	r3, #0
}
 8007080:	4618      	mov	r0, r3
 8007082:	3708      	adds	r7, #8
 8007084:	46bd      	mov	sp, r7
 8007086:	bd80      	pop	{r7, pc}

08007088 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	4608      	mov	r0, r1
 8007092:	4611      	mov	r1, r2
 8007094:	461a      	mov	r2, r3
 8007096:	4603      	mov	r3, r0
 8007098:	70fb      	strb	r3, [r7, #3]
 800709a:	460b      	mov	r3, r1
 800709c:	803b      	strh	r3, [r7, #0]
 800709e:	4613      	mov	r3, r2
 80070a0:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80070a2:	2300      	movs	r3, #0
 80070a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80070a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	da0f      	bge.n	80070ce <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070ae:	78fb      	ldrb	r3, [r7, #3]
 80070b0:	f003 020f 	and.w	r2, r3, #15
 80070b4:	4613      	mov	r3, r2
 80070b6:	00db      	lsls	r3, r3, #3
 80070b8:	1a9b      	subs	r3, r3, r2
 80070ba:	009b      	lsls	r3, r3, #2
 80070bc:	3338      	adds	r3, #56	; 0x38
 80070be:	687a      	ldr	r2, [r7, #4]
 80070c0:	4413      	add	r3, r2
 80070c2:	3304      	adds	r3, #4
 80070c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2201      	movs	r2, #1
 80070ca:	705a      	strb	r2, [r3, #1]
 80070cc:	e00f      	b.n	80070ee <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80070ce:	78fb      	ldrb	r3, [r7, #3]
 80070d0:	f003 020f 	and.w	r2, r3, #15
 80070d4:	4613      	mov	r3, r2
 80070d6:	00db      	lsls	r3, r3, #3
 80070d8:	1a9b      	subs	r3, r3, r2
 80070da:	009b      	lsls	r3, r3, #2
 80070dc:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	4413      	add	r3, r2
 80070e4:	3304      	adds	r3, #4
 80070e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	2200      	movs	r2, #0
 80070ec:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80070ee:	78fb      	ldrb	r3, [r7, #3]
 80070f0:	f003 030f 	and.w	r3, r3, #15
 80070f4:	b2da      	uxtb	r2, r3
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80070fa:	883a      	ldrh	r2, [r7, #0]
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	78ba      	ldrb	r2, [r7, #2]
 8007104:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	785b      	ldrb	r3, [r3, #1]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d004      	beq.n	8007118 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	781b      	ldrb	r3, [r3, #0]
 8007112:	b29a      	uxth	r2, r3
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007118:	78bb      	ldrb	r3, [r7, #2]
 800711a:	2b02      	cmp	r3, #2
 800711c:	d102      	bne.n	8007124 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800712a:	2b01      	cmp	r3, #1
 800712c:	d101      	bne.n	8007132 <HAL_PCD_EP_Open+0xaa>
 800712e:	2302      	movs	r3, #2
 8007130:	e00e      	b.n	8007150 <HAL_PCD_EP_Open+0xc8>
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2201      	movs	r2, #1
 8007136:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	68f9      	ldr	r1, [r7, #12]
 8007140:	4618      	mov	r0, r3
 8007142:	f004 fd39 	bl	800bbb8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2200      	movs	r2, #0
 800714a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 800714e:	7afb      	ldrb	r3, [r7, #11]
}
 8007150:	4618      	mov	r0, r3
 8007152:	3710      	adds	r7, #16
 8007154:	46bd      	mov	sp, r7
 8007156:	bd80      	pop	{r7, pc}

08007158 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007158:	b580      	push	{r7, lr}
 800715a:	b084      	sub	sp, #16
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
 8007160:	460b      	mov	r3, r1
 8007162:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8007164:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007168:	2b00      	cmp	r3, #0
 800716a:	da0f      	bge.n	800718c <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800716c:	78fb      	ldrb	r3, [r7, #3]
 800716e:	f003 020f 	and.w	r2, r3, #15
 8007172:	4613      	mov	r3, r2
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	1a9b      	subs	r3, r3, r2
 8007178:	009b      	lsls	r3, r3, #2
 800717a:	3338      	adds	r3, #56	; 0x38
 800717c:	687a      	ldr	r2, [r7, #4]
 800717e:	4413      	add	r3, r2
 8007180:	3304      	adds	r3, #4
 8007182:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	705a      	strb	r2, [r3, #1]
 800718a:	e00f      	b.n	80071ac <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800718c:	78fb      	ldrb	r3, [r7, #3]
 800718e:	f003 020f 	and.w	r2, r3, #15
 8007192:	4613      	mov	r3, r2
 8007194:	00db      	lsls	r3, r3, #3
 8007196:	1a9b      	subs	r3, r3, r2
 8007198:	009b      	lsls	r3, r3, #2
 800719a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	4413      	add	r3, r2
 80071a2:	3304      	adds	r3, #4
 80071a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	2200      	movs	r2, #0
 80071aa:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80071ac:	78fb      	ldrb	r3, [r7, #3]
 80071ae:	f003 030f 	and.w	r3, r3, #15
 80071b2:	b2da      	uxtb	r2, r3
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80071be:	2b01      	cmp	r3, #1
 80071c0:	d101      	bne.n	80071c6 <HAL_PCD_EP_Close+0x6e>
 80071c2:	2302      	movs	r3, #2
 80071c4:	e00e      	b.n	80071e4 <HAL_PCD_EP_Close+0x8c>
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	2201      	movs	r2, #1
 80071ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	68f9      	ldr	r1, [r7, #12]
 80071d4:	4618      	mov	r0, r3
 80071d6:	f004 fd75 	bl	800bcc4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2200      	movs	r2, #0
 80071de:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3710      	adds	r7, #16
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80071ec:	b580      	push	{r7, lr}
 80071ee:	b086      	sub	sp, #24
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	60f8      	str	r0, [r7, #12]
 80071f4:	607a      	str	r2, [r7, #4]
 80071f6:	603b      	str	r3, [r7, #0]
 80071f8:	460b      	mov	r3, r1
 80071fa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071fc:	7afb      	ldrb	r3, [r7, #11]
 80071fe:	f003 020f 	and.w	r2, r3, #15
 8007202:	4613      	mov	r3, r2
 8007204:	00db      	lsls	r3, r3, #3
 8007206:	1a9b      	subs	r3, r3, r2
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800720e:	68fa      	ldr	r2, [r7, #12]
 8007210:	4413      	add	r3, r2
 8007212:	3304      	adds	r3, #4
 8007214:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	687a      	ldr	r2, [r7, #4]
 800721a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	683a      	ldr	r2, [r7, #0]
 8007220:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	2200      	movs	r2, #0
 8007226:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8007228:	697b      	ldr	r3, [r7, #20]
 800722a:	2200      	movs	r2, #0
 800722c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800722e:	7afb      	ldrb	r3, [r7, #11]
 8007230:	f003 030f 	and.w	r3, r3, #15
 8007234:	b2da      	uxtb	r2, r3
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	2b01      	cmp	r3, #1
 8007240:	d102      	bne.n	8007248 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007242:	687a      	ldr	r2, [r7, #4]
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007248:	7afb      	ldrb	r3, [r7, #11]
 800724a:	f003 030f 	and.w	r3, r3, #15
 800724e:	2b00      	cmp	r3, #0
 8007250:	d109      	bne.n	8007266 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	6818      	ldr	r0, [r3, #0]
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	691b      	ldr	r3, [r3, #16]
 800725a:	b2db      	uxtb	r3, r3
 800725c:	461a      	mov	r2, r3
 800725e:	6979      	ldr	r1, [r7, #20]
 8007260:	f005 f850 	bl	800c304 <USB_EP0StartXfer>
 8007264:	e008      	b.n	8007278 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6818      	ldr	r0, [r3, #0]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	691b      	ldr	r3, [r3, #16]
 800726e:	b2db      	uxtb	r3, r3
 8007270:	461a      	mov	r2, r3
 8007272:	6979      	ldr	r1, [r7, #20]
 8007274:	f004 fe02 	bl	800be7c <USB_EPStartXfer>
  }

  return HAL_OK;
 8007278:	2300      	movs	r3, #0
}
 800727a:	4618      	mov	r0, r3
 800727c:	3718      	adds	r7, #24
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}

08007282 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007282:	b480      	push	{r7}
 8007284:	b083      	sub	sp, #12
 8007286:	af00      	add	r7, sp, #0
 8007288:	6078      	str	r0, [r7, #4]
 800728a:	460b      	mov	r3, r1
 800728c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800728e:	78fb      	ldrb	r3, [r7, #3]
 8007290:	f003 020f 	and.w	r2, r3, #15
 8007294:	6879      	ldr	r1, [r7, #4]
 8007296:	4613      	mov	r3, r2
 8007298:	00db      	lsls	r3, r3, #3
 800729a:	1a9b      	subs	r3, r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	440b      	add	r3, r1
 80072a0:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80072a4:	681b      	ldr	r3, [r3, #0]
}
 80072a6:	4618      	mov	r0, r3
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bc80      	pop	{r7}
 80072ae:	4770      	bx	lr

080072b0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b086      	sub	sp, #24
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	607a      	str	r2, [r7, #4]
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	460b      	mov	r3, r1
 80072be:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072c0:	7afb      	ldrb	r3, [r7, #11]
 80072c2:	f003 020f 	and.w	r2, r3, #15
 80072c6:	4613      	mov	r3, r2
 80072c8:	00db      	lsls	r3, r3, #3
 80072ca:	1a9b      	subs	r3, r3, r2
 80072cc:	009b      	lsls	r3, r3, #2
 80072ce:	3338      	adds	r3, #56	; 0x38
 80072d0:	68fa      	ldr	r2, [r7, #12]
 80072d2:	4413      	add	r3, r2
 80072d4:	3304      	adds	r3, #4
 80072d6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80072d8:	697b      	ldr	r3, [r7, #20]
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80072de:	697b      	ldr	r3, [r7, #20]
 80072e0:	683a      	ldr	r2, [r7, #0]
 80072e2:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80072e4:	697b      	ldr	r3, [r7, #20]
 80072e6:	2200      	movs	r2, #0
 80072e8:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80072ea:	697b      	ldr	r3, [r7, #20]
 80072ec:	2201      	movs	r2, #1
 80072ee:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072f0:	7afb      	ldrb	r3, [r7, #11]
 80072f2:	f003 030f 	and.w	r3, r3, #15
 80072f6:	b2da      	uxtb	r2, r3
 80072f8:	697b      	ldr	r3, [r7, #20]
 80072fa:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	691b      	ldr	r3, [r3, #16]
 8007300:	2b01      	cmp	r3, #1
 8007302:	d102      	bne.n	800730a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	697b      	ldr	r3, [r7, #20]
 8007308:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800730a:	7afb      	ldrb	r3, [r7, #11]
 800730c:	f003 030f 	and.w	r3, r3, #15
 8007310:	2b00      	cmp	r3, #0
 8007312:	d109      	bne.n	8007328 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	6818      	ldr	r0, [r3, #0]
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	b2db      	uxtb	r3, r3
 800731e:	461a      	mov	r2, r3
 8007320:	6979      	ldr	r1, [r7, #20]
 8007322:	f004 ffef 	bl	800c304 <USB_EP0StartXfer>
 8007326:	e008      	b.n	800733a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6818      	ldr	r0, [r3, #0]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	691b      	ldr	r3, [r3, #16]
 8007330:	b2db      	uxtb	r3, r3
 8007332:	461a      	mov	r2, r3
 8007334:	6979      	ldr	r1, [r7, #20]
 8007336:	f004 fda1 	bl	800be7c <USB_EPStartXfer>
  }

  return HAL_OK;
 800733a:	2300      	movs	r3, #0
}
 800733c:	4618      	mov	r0, r3
 800733e:	3718      	adds	r7, #24
 8007340:	46bd      	mov	sp, r7
 8007342:	bd80      	pop	{r7, pc}

08007344 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
 800734c:	460b      	mov	r3, r1
 800734e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007350:	78fb      	ldrb	r3, [r7, #3]
 8007352:	f003 020f 	and.w	r2, r3, #15
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	429a      	cmp	r2, r3
 800735c:	d901      	bls.n	8007362 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800735e:	2301      	movs	r3, #1
 8007360:	e050      	b.n	8007404 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007362:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007366:	2b00      	cmp	r3, #0
 8007368:	da0f      	bge.n	800738a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800736a:	78fb      	ldrb	r3, [r7, #3]
 800736c:	f003 020f 	and.w	r2, r3, #15
 8007370:	4613      	mov	r3, r2
 8007372:	00db      	lsls	r3, r3, #3
 8007374:	1a9b      	subs	r3, r3, r2
 8007376:	009b      	lsls	r3, r3, #2
 8007378:	3338      	adds	r3, #56	; 0x38
 800737a:	687a      	ldr	r2, [r7, #4]
 800737c:	4413      	add	r3, r2
 800737e:	3304      	adds	r3, #4
 8007380:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	2201      	movs	r2, #1
 8007386:	705a      	strb	r2, [r3, #1]
 8007388:	e00d      	b.n	80073a6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800738a:	78fa      	ldrb	r2, [r7, #3]
 800738c:	4613      	mov	r3, r2
 800738e:	00db      	lsls	r3, r3, #3
 8007390:	1a9b      	subs	r3, r3, r2
 8007392:	009b      	lsls	r3, r3, #2
 8007394:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007398:	687a      	ldr	r2, [r7, #4]
 800739a:	4413      	add	r3, r2
 800739c:	3304      	adds	r3, #4
 800739e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80073ac:	78fb      	ldrb	r3, [r7, #3]
 80073ae:	f003 030f 	and.w	r3, r3, #15
 80073b2:	b2da      	uxtb	r2, r3
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80073be:	2b01      	cmp	r3, #1
 80073c0:	d101      	bne.n	80073c6 <HAL_PCD_EP_SetStall+0x82>
 80073c2:	2302      	movs	r3, #2
 80073c4:	e01e      	b.n	8007404 <HAL_PCD_EP_SetStall+0xc0>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2201      	movs	r2, #1
 80073ca:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	68f9      	ldr	r1, [r7, #12]
 80073d4:	4618      	mov	r0, r3
 80073d6:	f005 f943 	bl	800c660 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80073da:	78fb      	ldrb	r3, [r7, #3]
 80073dc:	f003 030f 	and.w	r3, r3, #15
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d10a      	bne.n	80073fa <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	6818      	ldr	r0, [r3, #0]
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	691b      	ldr	r3, [r3, #16]
 80073ec:	b2d9      	uxtb	r1, r3
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80073f4:	461a      	mov	r2, r3
 80073f6:	f005 fb27 	bl	800ca48 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2200      	movs	r2, #0
 80073fe:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8007402:	2300      	movs	r3, #0
}
 8007404:	4618      	mov	r0, r3
 8007406:	3710      	adds	r7, #16
 8007408:	46bd      	mov	sp, r7
 800740a:	bd80      	pop	{r7, pc}

0800740c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b084      	sub	sp, #16
 8007410:	af00      	add	r7, sp, #0
 8007412:	6078      	str	r0, [r7, #4]
 8007414:	460b      	mov	r3, r1
 8007416:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007418:	78fb      	ldrb	r3, [r7, #3]
 800741a:	f003 020f 	and.w	r2, r3, #15
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	685b      	ldr	r3, [r3, #4]
 8007422:	429a      	cmp	r2, r3
 8007424:	d901      	bls.n	800742a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007426:	2301      	movs	r3, #1
 8007428:	e042      	b.n	80074b0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800742a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800742e:	2b00      	cmp	r3, #0
 8007430:	da0f      	bge.n	8007452 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007432:	78fb      	ldrb	r3, [r7, #3]
 8007434:	f003 020f 	and.w	r2, r3, #15
 8007438:	4613      	mov	r3, r2
 800743a:	00db      	lsls	r3, r3, #3
 800743c:	1a9b      	subs	r3, r3, r2
 800743e:	009b      	lsls	r3, r3, #2
 8007440:	3338      	adds	r3, #56	; 0x38
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	4413      	add	r3, r2
 8007446:	3304      	adds	r3, #4
 8007448:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	2201      	movs	r2, #1
 800744e:	705a      	strb	r2, [r3, #1]
 8007450:	e00f      	b.n	8007472 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007452:	78fb      	ldrb	r3, [r7, #3]
 8007454:	f003 020f 	and.w	r2, r3, #15
 8007458:	4613      	mov	r3, r2
 800745a:	00db      	lsls	r3, r3, #3
 800745c:	1a9b      	subs	r3, r3, r2
 800745e:	009b      	lsls	r3, r3, #2
 8007460:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8007464:	687a      	ldr	r2, [r7, #4]
 8007466:	4413      	add	r3, r2
 8007468:	3304      	adds	r3, #4
 800746a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	2200      	movs	r2, #0
 8007470:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007478:	78fb      	ldrb	r3, [r7, #3]
 800747a:	f003 030f 	and.w	r3, r3, #15
 800747e:	b2da      	uxtb	r2, r3
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800748a:	2b01      	cmp	r3, #1
 800748c:	d101      	bne.n	8007492 <HAL_PCD_EP_ClrStall+0x86>
 800748e:	2302      	movs	r3, #2
 8007490:	e00e      	b.n	80074b0 <HAL_PCD_EP_ClrStall+0xa4>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	2201      	movs	r2, #1
 8007496:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	68f9      	ldr	r1, [r7, #12]
 80074a0:	4618      	mov	r0, r3
 80074a2:	f005 f94a 	bl	800c73a <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80074ae:	2300      	movs	r3, #0
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3710      	adds	r7, #16
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b08a      	sub	sp, #40	; 0x28
 80074bc:	af02      	add	r7, sp, #8
 80074be:	6078      	str	r0, [r7, #4]
 80074c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80074cc:	683a      	ldr	r2, [r7, #0]
 80074ce:	4613      	mov	r3, r2
 80074d0:	00db      	lsls	r3, r3, #3
 80074d2:	1a9b      	subs	r3, r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	3338      	adds	r3, #56	; 0x38
 80074d8:	687a      	ldr	r2, [r7, #4]
 80074da:	4413      	add	r3, r2
 80074dc:	3304      	adds	r3, #4
 80074de:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	699a      	ldr	r2, [r3, #24]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	695b      	ldr	r3, [r3, #20]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d901      	bls.n	80074f0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80074ec:	2301      	movs	r3, #1
 80074ee:	e06c      	b.n	80075ca <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	695a      	ldr	r2, [r3, #20]
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	1ad3      	subs	r3, r2, r3
 80074fa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	69fa      	ldr	r2, [r7, #28]
 8007502:	429a      	cmp	r2, r3
 8007504:	d902      	bls.n	800750c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800750c:	69fb      	ldr	r3, [r7, #28]
 800750e:	3303      	adds	r3, #3
 8007510:	089b      	lsrs	r3, r3, #2
 8007512:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007514:	e02b      	b.n	800756e <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	695a      	ldr	r2, [r3, #20]
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	699b      	ldr	r3, [r3, #24]
 800751e:	1ad3      	subs	r3, r2, r3
 8007520:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	689b      	ldr	r3, [r3, #8]
 8007526:	69fa      	ldr	r2, [r7, #28]
 8007528:	429a      	cmp	r2, r3
 800752a:	d902      	bls.n	8007532 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8007532:	69fb      	ldr	r3, [r7, #28]
 8007534:	3303      	adds	r3, #3
 8007536:	089b      	lsrs	r3, r3, #2
 8007538:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	68d9      	ldr	r1, [r3, #12]
 800753e:	683b      	ldr	r3, [r7, #0]
 8007540:	b2da      	uxtb	r2, r3
 8007542:	69fb      	ldr	r3, [r7, #28]
 8007544:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800754a:	b2db      	uxtb	r3, r3
 800754c:	9300      	str	r3, [sp, #0]
 800754e:	4603      	mov	r3, r0
 8007550:	6978      	ldr	r0, [r7, #20]
 8007552:	f005 f829 	bl	800c5a8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	68da      	ldr	r2, [r3, #12]
 800755a:	69fb      	ldr	r3, [r7, #28]
 800755c:	441a      	add	r2, r3
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	699a      	ldr	r2, [r3, #24]
 8007566:	69fb      	ldr	r3, [r7, #28]
 8007568:	441a      	add	r2, r3
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	015a      	lsls	r2, r3, #5
 8007572:	693b      	ldr	r3, [r7, #16]
 8007574:	4413      	add	r3, r2
 8007576:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800757a:	699b      	ldr	r3, [r3, #24]
 800757c:	b29b      	uxth	r3, r3
 800757e:	69ba      	ldr	r2, [r7, #24]
 8007580:	429a      	cmp	r2, r3
 8007582:	d809      	bhi.n	8007598 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	699a      	ldr	r2, [r3, #24]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800758c:	429a      	cmp	r2, r3
 800758e:	d203      	bcs.n	8007598 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	695b      	ldr	r3, [r3, #20]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d1be      	bne.n	8007516 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	695a      	ldr	r2, [r3, #20]
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	429a      	cmp	r2, r3
 80075a2:	d811      	bhi.n	80075c8 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80075a4:	683b      	ldr	r3, [r7, #0]
 80075a6:	f003 030f 	and.w	r3, r3, #15
 80075aa:	2201      	movs	r2, #1
 80075ac:	fa02 f303 	lsl.w	r3, r2, r3
 80075b0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80075b2:	693b      	ldr	r3, [r7, #16]
 80075b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80075b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	43db      	mvns	r3, r3
 80075be:	6939      	ldr	r1, [r7, #16]
 80075c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80075c4:	4013      	ands	r3, r2
 80075c6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80075c8:	2300      	movs	r3, #0
}
 80075ca:	4618      	mov	r0, r3
 80075cc:	3720      	adds	r7, #32
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bd80      	pop	{r7, pc}
	...

080075d4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	b086      	sub	sp, #24
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
 80075dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075e4:	697b      	ldr	r3, [r7, #20]
 80075e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	333c      	adds	r3, #60	; 0x3c
 80075ec:	3304      	adds	r3, #4
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80075f2:	683b      	ldr	r3, [r7, #0]
 80075f4:	015a      	lsls	r2, r3, #5
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	4413      	add	r3, r2
 80075fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	691b      	ldr	r3, [r3, #16]
 8007606:	2b01      	cmp	r3, #1
 8007608:	f040 80a0 	bne.w	800774c <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800760c:	68bb      	ldr	r3, [r7, #8]
 800760e:	f003 0308 	and.w	r3, r3, #8
 8007612:	2b00      	cmp	r3, #0
 8007614:	d015      	beq.n	8007642 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	4a72      	ldr	r2, [pc, #456]	; (80077e4 <PCD_EP_OutXfrComplete_int+0x210>)
 800761a:	4293      	cmp	r3, r2
 800761c:	f240 80dd 	bls.w	80077da <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007626:	2b00      	cmp	r3, #0
 8007628:	f000 80d7 	beq.w	80077da <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800762c:	683b      	ldr	r3, [r7, #0]
 800762e:	015a      	lsls	r2, r3, #5
 8007630:	693b      	ldr	r3, [r7, #16]
 8007632:	4413      	add	r3, r2
 8007634:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007638:	461a      	mov	r2, r3
 800763a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800763e:	6093      	str	r3, [r2, #8]
 8007640:	e0cb      	b.n	80077da <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	f003 0320 	and.w	r3, r3, #32
 8007648:	2b00      	cmp	r3, #0
 800764a:	d009      	beq.n	8007660 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800764c:	683b      	ldr	r3, [r7, #0]
 800764e:	015a      	lsls	r2, r3, #5
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	4413      	add	r3, r2
 8007654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007658:	461a      	mov	r2, r3
 800765a:	2320      	movs	r3, #32
 800765c:	6093      	str	r3, [r2, #8]
 800765e:	e0bc      	b.n	80077da <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8007666:	2b00      	cmp	r3, #0
 8007668:	f040 80b7 	bne.w	80077da <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	4a5d      	ldr	r2, [pc, #372]	; (80077e4 <PCD_EP_OutXfrComplete_int+0x210>)
 8007670:	4293      	cmp	r3, r2
 8007672:	d90f      	bls.n	8007694 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800767a:	2b00      	cmp	r3, #0
 800767c:	d00a      	beq.n	8007694 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	015a      	lsls	r2, r3, #5
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	4413      	add	r3, r2
 8007686:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800768a:	461a      	mov	r2, r3
 800768c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007690:	6093      	str	r3, [r2, #8]
 8007692:	e0a2      	b.n	80077da <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8007694:	6879      	ldr	r1, [r7, #4]
 8007696:	683a      	ldr	r2, [r7, #0]
 8007698:	4613      	mov	r3, r2
 800769a:	00db      	lsls	r3, r3, #3
 800769c:	1a9b      	subs	r3, r3, r2
 800769e:	009b      	lsls	r3, r3, #2
 80076a0:	440b      	add	r3, r1
 80076a2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80076a6:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80076a8:	683b      	ldr	r3, [r7, #0]
 80076aa:	0159      	lsls	r1, r3, #5
 80076ac:	693b      	ldr	r3, [r7, #16]
 80076ae:	440b      	add	r3, r1
 80076b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076b4:	691b      	ldr	r3, [r3, #16]
 80076b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80076ba:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	683a      	ldr	r2, [r7, #0]
 80076c0:	4613      	mov	r3, r2
 80076c2:	00db      	lsls	r3, r3, #3
 80076c4:	1a9b      	subs	r3, r3, r2
 80076c6:	009b      	lsls	r3, r3, #2
 80076c8:	4403      	add	r3, r0
 80076ca:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80076ce:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80076d0:	6879      	ldr	r1, [r7, #4]
 80076d2:	683a      	ldr	r2, [r7, #0]
 80076d4:	4613      	mov	r3, r2
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	1a9b      	subs	r3, r3, r2
 80076da:	009b      	lsls	r3, r3, #2
 80076dc:	440b      	add	r3, r1
 80076de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80076e2:	6819      	ldr	r1, [r3, #0]
 80076e4:	6878      	ldr	r0, [r7, #4]
 80076e6:	683a      	ldr	r2, [r7, #0]
 80076e8:	4613      	mov	r3, r2
 80076ea:	00db      	lsls	r3, r3, #3
 80076ec:	1a9b      	subs	r3, r3, r2
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	4403      	add	r3, r0
 80076f2:	f503 7301 	add.w	r3, r3, #516	; 0x204
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4419      	add	r1, r3
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	683a      	ldr	r2, [r7, #0]
 80076fe:	4613      	mov	r3, r2
 8007700:	00db      	lsls	r3, r3, #3
 8007702:	1a9b      	subs	r3, r3, r2
 8007704:	009b      	lsls	r3, r3, #2
 8007706:	4403      	add	r3, r0
 8007708:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800770c:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800770e:	683b      	ldr	r3, [r7, #0]
 8007710:	2b00      	cmp	r3, #0
 8007712:	d114      	bne.n	800773e <PCD_EP_OutXfrComplete_int+0x16a>
 8007714:	6879      	ldr	r1, [r7, #4]
 8007716:	683a      	ldr	r2, [r7, #0]
 8007718:	4613      	mov	r3, r2
 800771a:	00db      	lsls	r3, r3, #3
 800771c:	1a9b      	subs	r3, r3, r2
 800771e:	009b      	lsls	r3, r3, #2
 8007720:	440b      	add	r3, r1
 8007722:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2b00      	cmp	r3, #0
 800772a:	d108      	bne.n	800773e <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	6818      	ldr	r0, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007736:	461a      	mov	r2, r3
 8007738:	2101      	movs	r1, #1
 800773a:	f005 f985 	bl	800ca48 <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800773e:	683b      	ldr	r3, [r7, #0]
 8007740:	b2db      	uxtb	r3, r3
 8007742:	4619      	mov	r1, r3
 8007744:	6878      	ldr	r0, [r7, #4]
 8007746:	f00b ffc3 	bl	80136d0 <HAL_PCD_DataOutStageCallback>
 800774a:	e046      	b.n	80077da <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	4a26      	ldr	r2, [pc, #152]	; (80077e8 <PCD_EP_OutXfrComplete_int+0x214>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d124      	bne.n	800779e <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800775a:	2b00      	cmp	r3, #0
 800775c:	d00a      	beq.n	8007774 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	015a      	lsls	r2, r3, #5
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	4413      	add	r3, r2
 8007766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800776a:	461a      	mov	r2, r3
 800776c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007770:	6093      	str	r3, [r2, #8]
 8007772:	e032      	b.n	80077da <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	f003 0320 	and.w	r3, r3, #32
 800777a:	2b00      	cmp	r3, #0
 800777c:	d008      	beq.n	8007790 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	015a      	lsls	r2, r3, #5
 8007782:	693b      	ldr	r3, [r7, #16]
 8007784:	4413      	add	r3, r2
 8007786:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800778a:	461a      	mov	r2, r3
 800778c:	2320      	movs	r3, #32
 800778e:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	b2db      	uxtb	r3, r3
 8007794:	4619      	mov	r1, r3
 8007796:	6878      	ldr	r0, [r7, #4]
 8007798:	f00b ff9a 	bl	80136d0 <HAL_PCD_DataOutStageCallback>
 800779c:	e01d      	b.n	80077da <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d114      	bne.n	80077ce <PCD_EP_OutXfrComplete_int+0x1fa>
 80077a4:	6879      	ldr	r1, [r7, #4]
 80077a6:	683a      	ldr	r2, [r7, #0]
 80077a8:	4613      	mov	r3, r2
 80077aa:	00db      	lsls	r3, r3, #3
 80077ac:	1a9b      	subs	r3, r3, r2
 80077ae:	009b      	lsls	r3, r3, #2
 80077b0:	440b      	add	r3, r1
 80077b2:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d108      	bne.n	80077ce <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6818      	ldr	r0, [r3, #0]
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80077c6:	461a      	mov	r2, r3
 80077c8:	2100      	movs	r1, #0
 80077ca:	f005 f93d 	bl	800ca48 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	4619      	mov	r1, r3
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f00b ff7b 	bl	80136d0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 80077da:	2300      	movs	r3, #0
}
 80077dc:	4618      	mov	r0, r3
 80077de:	3718      	adds	r7, #24
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bd80      	pop	{r7, pc}
 80077e4:	4f54300a 	.word	0x4f54300a
 80077e8:	4f54310a 	.word	0x4f54310a

080077ec <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80077ec:	b580      	push	{r7, lr}
 80077ee:	b086      	sub	sp, #24
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007800:	697b      	ldr	r3, [r7, #20]
 8007802:	333c      	adds	r3, #60	; 0x3c
 8007804:	3304      	adds	r3, #4
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	015a      	lsls	r2, r3, #5
 800780e:	693b      	ldr	r3, [r7, #16]
 8007810:	4413      	add	r3, r2
 8007812:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007816:	689b      	ldr	r3, [r3, #8]
 8007818:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	4a15      	ldr	r2, [pc, #84]	; (8007874 <PCD_EP_OutSetupPacket_int+0x88>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d90e      	bls.n	8007840 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007828:	2b00      	cmp	r3, #0
 800782a:	d009      	beq.n	8007840 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800782c:	683b      	ldr	r3, [r7, #0]
 800782e:	015a      	lsls	r2, r3, #5
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	4413      	add	r3, r2
 8007834:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007838:	461a      	mov	r2, r3
 800783a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800783e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f00b ff33 	bl	80136ac <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	4a0a      	ldr	r2, [pc, #40]	; (8007874 <PCD_EP_OutSetupPacket_int+0x88>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d90c      	bls.n	8007868 <PCD_EP_OutSetupPacket_int+0x7c>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	2b01      	cmp	r3, #1
 8007854:	d108      	bne.n	8007868 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6818      	ldr	r0, [r3, #0]
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8007860:	461a      	mov	r2, r3
 8007862:	2101      	movs	r1, #1
 8007864:	f005 f8f0 	bl	800ca48 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007868:	2300      	movs	r3, #0
}
 800786a:	4618      	mov	r0, r3
 800786c:	3718      	adds	r7, #24
 800786e:	46bd      	mov	sp, r7
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	4f54300a 	.word	0x4f54300a

08007878 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007878:	b480      	push	{r7}
 800787a:	b085      	sub	sp, #20
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
 8007880:	460b      	mov	r3, r1
 8007882:	70fb      	strb	r3, [r7, #3]
 8007884:	4613      	mov	r3, r2
 8007886:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800788e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007890:	78fb      	ldrb	r3, [r7, #3]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d107      	bne.n	80078a6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007896:	883b      	ldrh	r3, [r7, #0]
 8007898:	0419      	lsls	r1, r3, #16
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	68ba      	ldr	r2, [r7, #8]
 80078a0:	430a      	orrs	r2, r1
 80078a2:	629a      	str	r2, [r3, #40]	; 0x28
 80078a4:	e028      	b.n	80078f8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ac:	0c1b      	lsrs	r3, r3, #16
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	4413      	add	r3, r2
 80078b2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80078b4:	2300      	movs	r3, #0
 80078b6:	73fb      	strb	r3, [r7, #15]
 80078b8:	e00d      	b.n	80078d6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681a      	ldr	r2, [r3, #0]
 80078be:	7bfb      	ldrb	r3, [r7, #15]
 80078c0:	3340      	adds	r3, #64	; 0x40
 80078c2:	009b      	lsls	r3, r3, #2
 80078c4:	4413      	add	r3, r2
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	0c1b      	lsrs	r3, r3, #16
 80078ca:	68ba      	ldr	r2, [r7, #8]
 80078cc:	4413      	add	r3, r2
 80078ce:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80078d0:	7bfb      	ldrb	r3, [r7, #15]
 80078d2:	3301      	adds	r3, #1
 80078d4:	73fb      	strb	r3, [r7, #15]
 80078d6:	7bfa      	ldrb	r2, [r7, #15]
 80078d8:	78fb      	ldrb	r3, [r7, #3]
 80078da:	3b01      	subs	r3, #1
 80078dc:	429a      	cmp	r2, r3
 80078de:	d3ec      	bcc.n	80078ba <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80078e0:	883b      	ldrh	r3, [r7, #0]
 80078e2:	0418      	lsls	r0, r3, #16
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6819      	ldr	r1, [r3, #0]
 80078e8:	78fb      	ldrb	r3, [r7, #3]
 80078ea:	3b01      	subs	r3, #1
 80078ec:	68ba      	ldr	r2, [r7, #8]
 80078ee:	4302      	orrs	r2, r0
 80078f0:	3340      	adds	r3, #64	; 0x40
 80078f2:	009b      	lsls	r3, r3, #2
 80078f4:	440b      	add	r3, r1
 80078f6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80078f8:	2300      	movs	r3, #0
}
 80078fa:	4618      	mov	r0, r3
 80078fc:	3714      	adds	r7, #20
 80078fe:	46bd      	mov	sp, r7
 8007900:	bc80      	pop	{r7}
 8007902:	4770      	bx	lr

08007904 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8007904:	b480      	push	{r7}
 8007906:	b083      	sub	sp, #12
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
 800790c:	460b      	mov	r3, r1
 800790e:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	887a      	ldrh	r2, [r7, #2]
 8007916:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007918:	2300      	movs	r3, #0
}
 800791a:	4618      	mov	r0, r3
 800791c:	370c      	adds	r7, #12
 800791e:	46bd      	mov	sp, r7
 8007920:	bc80      	pop	{r7}
 8007922:	4770      	bx	lr

08007924 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007924:	b580      	push	{r7, lr}
 8007926:	b08a      	sub	sp, #40	; 0x28
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d101      	bne.n	8007936 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e237      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f003 0301 	and.w	r3, r3, #1
 800793e:	2b00      	cmp	r3, #0
 8007940:	d050      	beq.n	80079e4 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007942:	4ba3      	ldr	r3, [pc, #652]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007944:	689b      	ldr	r3, [r3, #8]
 8007946:	f003 030c 	and.w	r3, r3, #12
 800794a:	2b04      	cmp	r3, #4
 800794c:	d00c      	beq.n	8007968 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800794e:	4ba0      	ldr	r3, [pc, #640]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007950:	689b      	ldr	r3, [r3, #8]
 8007952:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007956:	2b08      	cmp	r3, #8
 8007958:	d112      	bne.n	8007980 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800795a:	4b9d      	ldr	r3, [pc, #628]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007962:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007966:	d10b      	bne.n	8007980 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007968:	4b99      	ldr	r3, [pc, #612]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d036      	beq.n	80079e2 <HAL_RCC_OscConfig+0xbe>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	2b00      	cmp	r3, #0
 800797a:	d132      	bne.n	80079e2 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 800797c:	2301      	movs	r3, #1
 800797e:	e212      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	685a      	ldr	r2, [r3, #4]
 8007984:	4b93      	ldr	r3, [pc, #588]	; (8007bd4 <HAL_RCC_OscConfig+0x2b0>)
 8007986:	b2d2      	uxtb	r2, r2
 8007988:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	685b      	ldr	r3, [r3, #4]
 800798e:	2b00      	cmp	r3, #0
 8007990:	d013      	beq.n	80079ba <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007992:	f7fa ff6d 	bl	8002870 <HAL_GetTick>
 8007996:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007998:	e008      	b.n	80079ac <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800799a:	f7fa ff69 	bl	8002870 <HAL_GetTick>
 800799e:	4602      	mov	r2, r0
 80079a0:	6a3b      	ldr	r3, [r7, #32]
 80079a2:	1ad3      	subs	r3, r2, r3
 80079a4:	2b64      	cmp	r3, #100	; 0x64
 80079a6:	d901      	bls.n	80079ac <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 80079a8:	2303      	movs	r3, #3
 80079aa:	e1fc      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079ac:	4b88      	ldr	r3, [pc, #544]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d0f0      	beq.n	800799a <HAL_RCC_OscConfig+0x76>
 80079b8:	e014      	b.n	80079e4 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079ba:	f7fa ff59 	bl	8002870 <HAL_GetTick>
 80079be:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079c0:	e008      	b.n	80079d4 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80079c2:	f7fa ff55 	bl	8002870 <HAL_GetTick>
 80079c6:	4602      	mov	r2, r0
 80079c8:	6a3b      	ldr	r3, [r7, #32]
 80079ca:	1ad3      	subs	r3, r2, r3
 80079cc:	2b64      	cmp	r3, #100	; 0x64
 80079ce:	d901      	bls.n	80079d4 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 80079d0:	2303      	movs	r3, #3
 80079d2:	e1e8      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079d4:	4b7e      	ldr	r3, [pc, #504]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079dc:	2b00      	cmp	r3, #0
 80079de:	d1f0      	bne.n	80079c2 <HAL_RCC_OscConfig+0x9e>
 80079e0:	e000      	b.n	80079e4 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80079e2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0302 	and.w	r3, r3, #2
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d077      	beq.n	8007ae0 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80079f0:	4b77      	ldr	r3, [pc, #476]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 80079f2:	689b      	ldr	r3, [r3, #8]
 80079f4:	f003 030c 	and.w	r3, r3, #12
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d00b      	beq.n	8007a14 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80079fc:	4b74      	ldr	r3, [pc, #464]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007a04:	2b08      	cmp	r3, #8
 8007a06:	d126      	bne.n	8007a56 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a08:	4b71      	ldr	r3, [pc, #452]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007a0a:	685b      	ldr	r3, [r3, #4]
 8007a0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d120      	bne.n	8007a56 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a14:	4b6e      	ldr	r3, [pc, #440]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f003 0302 	and.w	r3, r3, #2
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d005      	beq.n	8007a2c <HAL_RCC_OscConfig+0x108>
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	2b01      	cmp	r3, #1
 8007a26:	d001      	beq.n	8007a2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007a28:	2301      	movs	r3, #1
 8007a2a:	e1bc      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a2c:	4b68      	ldr	r3, [pc, #416]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	691b      	ldr	r3, [r3, #16]
 8007a38:	21f8      	movs	r1, #248	; 0xf8
 8007a3a:	61b9      	str	r1, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a3c:	69b9      	ldr	r1, [r7, #24]
 8007a3e:	fa91 f1a1 	rbit	r1, r1
 8007a42:	6179      	str	r1, [r7, #20]
  return result;
 8007a44:	6979      	ldr	r1, [r7, #20]
 8007a46:	fab1 f181 	clz	r1, r1
 8007a4a:	b2c9      	uxtb	r1, r1
 8007a4c:	408b      	lsls	r3, r1
 8007a4e:	4960      	ldr	r1, [pc, #384]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007a50:	4313      	orrs	r3, r2
 8007a52:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a54:	e044      	b.n	8007ae0 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	68db      	ldr	r3, [r3, #12]
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d02a      	beq.n	8007ab4 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a5e:	4b5e      	ldr	r3, [pc, #376]	; (8007bd8 <HAL_RCC_OscConfig+0x2b4>)
 8007a60:	2201      	movs	r2, #1
 8007a62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a64:	f7fa ff04 	bl	8002870 <HAL_GetTick>
 8007a68:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a6a:	e008      	b.n	8007a7e <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a6c:	f7fa ff00 	bl	8002870 <HAL_GetTick>
 8007a70:	4602      	mov	r2, r0
 8007a72:	6a3b      	ldr	r3, [r7, #32]
 8007a74:	1ad3      	subs	r3, r2, r3
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d901      	bls.n	8007a7e <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8007a7a:	2303      	movs	r3, #3
 8007a7c:	e193      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a7e:	4b54      	ldr	r3, [pc, #336]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f003 0302 	and.w	r3, r3, #2
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0f0      	beq.n	8007a6c <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a8a:	4b51      	ldr	r3, [pc, #324]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	21f8      	movs	r1, #248	; 0xf8
 8007a98:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a9a:	6939      	ldr	r1, [r7, #16]
 8007a9c:	fa91 f1a1 	rbit	r1, r1
 8007aa0:	60f9      	str	r1, [r7, #12]
  return result;
 8007aa2:	68f9      	ldr	r1, [r7, #12]
 8007aa4:	fab1 f181 	clz	r1, r1
 8007aa8:	b2c9      	uxtb	r1, r1
 8007aaa:	408b      	lsls	r3, r1
 8007aac:	4948      	ldr	r1, [pc, #288]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007aae:	4313      	orrs	r3, r2
 8007ab0:	600b      	str	r3, [r1, #0]
 8007ab2:	e015      	b.n	8007ae0 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ab4:	4b48      	ldr	r3, [pc, #288]	; (8007bd8 <HAL_RCC_OscConfig+0x2b4>)
 8007ab6:	2200      	movs	r2, #0
 8007ab8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007aba:	f7fa fed9 	bl	8002870 <HAL_GetTick>
 8007abe:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ac0:	e008      	b.n	8007ad4 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007ac2:	f7fa fed5 	bl	8002870 <HAL_GetTick>
 8007ac6:	4602      	mov	r2, r0
 8007ac8:	6a3b      	ldr	r3, [r7, #32]
 8007aca:	1ad3      	subs	r3, r2, r3
 8007acc:	2b02      	cmp	r3, #2
 8007ace:	d901      	bls.n	8007ad4 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8007ad0:	2303      	movs	r3, #3
 8007ad2:	e168      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ad4:	4b3e      	ldr	r3, [pc, #248]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d1f0      	bne.n	8007ac2 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0308 	and.w	r3, r3, #8
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d030      	beq.n	8007b4e <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	695b      	ldr	r3, [r3, #20]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d016      	beq.n	8007b22 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007af4:	4b39      	ldr	r3, [pc, #228]	; (8007bdc <HAL_RCC_OscConfig+0x2b8>)
 8007af6:	2201      	movs	r2, #1
 8007af8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007afa:	f7fa feb9 	bl	8002870 <HAL_GetTick>
 8007afe:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b00:	e008      	b.n	8007b14 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b02:	f7fa feb5 	bl	8002870 <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	6a3b      	ldr	r3, [r7, #32]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d901      	bls.n	8007b14 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	e148      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b14:	4b2e      	ldr	r3, [pc, #184]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007b16:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b18:	f003 0302 	and.w	r3, r3, #2
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d0f0      	beq.n	8007b02 <HAL_RCC_OscConfig+0x1de>
 8007b20:	e015      	b.n	8007b4e <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b22:	4b2e      	ldr	r3, [pc, #184]	; (8007bdc <HAL_RCC_OscConfig+0x2b8>)
 8007b24:	2200      	movs	r2, #0
 8007b26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b28:	f7fa fea2 	bl	8002870 <HAL_GetTick>
 8007b2c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b2e:	e008      	b.n	8007b42 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007b30:	f7fa fe9e 	bl	8002870 <HAL_GetTick>
 8007b34:	4602      	mov	r2, r0
 8007b36:	6a3b      	ldr	r3, [r7, #32]
 8007b38:	1ad3      	subs	r3, r2, r3
 8007b3a:	2b02      	cmp	r3, #2
 8007b3c:	d901      	bls.n	8007b42 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 8007b3e:	2303      	movs	r3, #3
 8007b40:	e131      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b42:	4b23      	ldr	r3, [pc, #140]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b46:	f003 0302 	and.w	r3, r3, #2
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d1f0      	bne.n	8007b30 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	f003 0304 	and.w	r3, r3, #4
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	f000 8088 	beq.w	8007c6c <HAL_RCC_OscConfig+0x348>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b62:	4b1b      	ldr	r3, [pc, #108]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d110      	bne.n	8007b90 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b6e:	2300      	movs	r3, #0
 8007b70:	60bb      	str	r3, [r7, #8]
 8007b72:	4b17      	ldr	r3, [pc, #92]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b76:	4a16      	ldr	r2, [pc, #88]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007b78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007b7c:	6413      	str	r3, [r2, #64]	; 0x40
 8007b7e:	4b14      	ldr	r3, [pc, #80]	; (8007bd0 <HAL_RCC_OscConfig+0x2ac>)
 8007b80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007b86:	60bb      	str	r3, [r7, #8]
 8007b88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b8a:	2301      	movs	r3, #1
 8007b8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8007b90:	4b13      	ldr	r3, [pc, #76]	; (8007be0 <HAL_RCC_OscConfig+0x2bc>)
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	4a12      	ldr	r2, [pc, #72]	; (8007be0 <HAL_RCC_OscConfig+0x2bc>)
 8007b96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007b9a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b9c:	4b10      	ldr	r3, [pc, #64]	; (8007be0 <HAL_RCC_OscConfig+0x2bc>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d123      	bne.n	8007bf0 <HAL_RCC_OscConfig+0x2cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ba8:	4b0d      	ldr	r3, [pc, #52]	; (8007be0 <HAL_RCC_OscConfig+0x2bc>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	4a0c      	ldr	r2, [pc, #48]	; (8007be0 <HAL_RCC_OscConfig+0x2bc>)
 8007bae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007bb2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bb4:	f7fa fe5c 	bl	8002870 <HAL_GetTick>
 8007bb8:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bba:	e013      	b.n	8007be4 <HAL_RCC_OscConfig+0x2c0>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bbc:	f7fa fe58 	bl	8002870 <HAL_GetTick>
 8007bc0:	4602      	mov	r2, r0
 8007bc2:	6a3b      	ldr	r3, [r7, #32]
 8007bc4:	1ad3      	subs	r3, r2, r3
 8007bc6:	2b02      	cmp	r3, #2
 8007bc8:	d90c      	bls.n	8007be4 <HAL_RCC_OscConfig+0x2c0>
        {
          return HAL_TIMEOUT;
 8007bca:	2303      	movs	r3, #3
 8007bcc:	e0eb      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
 8007bce:	bf00      	nop
 8007bd0:	40023800 	.word	0x40023800
 8007bd4:	40023802 	.word	0x40023802
 8007bd8:	42470000 	.word	0x42470000
 8007bdc:	42470e80 	.word	0x42470e80
 8007be0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007be4:	4b72      	ldr	r3, [pc, #456]	; (8007db0 <HAL_RCC_OscConfig+0x48c>)
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d0e5      	beq.n	8007bbc <HAL_RCC_OscConfig+0x298>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	689a      	ldr	r2, [r3, #8]
 8007bf4:	4b6f      	ldr	r3, [pc, #444]	; (8007db4 <HAL_RCC_OscConfig+0x490>)
 8007bf6:	b2d2      	uxtb	r2, r2
 8007bf8:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	689b      	ldr	r3, [r3, #8]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d015      	beq.n	8007c2e <HAL_RCC_OscConfig+0x30a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c02:	f7fa fe35 	bl	8002870 <HAL_GetTick>
 8007c06:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c08:	e00a      	b.n	8007c20 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c0a:	f7fa fe31 	bl	8002870 <HAL_GetTick>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	6a3b      	ldr	r3, [r7, #32]
 8007c12:	1ad3      	subs	r3, r2, r3
 8007c14:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d901      	bls.n	8007c20 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8007c1c:	2303      	movs	r3, #3
 8007c1e:	e0c2      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c20:	4b65      	ldr	r3, [pc, #404]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c24:	f003 0302 	and.w	r3, r3, #2
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d0ee      	beq.n	8007c0a <HAL_RCC_OscConfig+0x2e6>
 8007c2c:	e014      	b.n	8007c58 <HAL_RCC_OscConfig+0x334>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c2e:	f7fa fe1f 	bl	8002870 <HAL_GetTick>
 8007c32:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c34:	e00a      	b.n	8007c4c <HAL_RCC_OscConfig+0x328>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007c36:	f7fa fe1b 	bl	8002870 <HAL_GetTick>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	1ad3      	subs	r3, r2, r3
 8007c40:	f241 3288 	movw	r2, #5000	; 0x1388
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d901      	bls.n	8007c4c <HAL_RCC_OscConfig+0x328>
        {
          return HAL_TIMEOUT;
 8007c48:	2303      	movs	r3, #3
 8007c4a:	e0ac      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c4c:	4b5a      	ldr	r3, [pc, #360]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007c50:	f003 0302 	and.w	r3, r3, #2
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d1ee      	bne.n	8007c36 <HAL_RCC_OscConfig+0x312>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007c58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d105      	bne.n	8007c6c <HAL_RCC_OscConfig+0x348>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c60:	4b55      	ldr	r3, [pc, #340]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007c62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c64:	4a54      	ldr	r2, [pc, #336]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007c66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007c6a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	699b      	ldr	r3, [r3, #24]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	f000 8097 	beq.w	8007da4 <HAL_RCC_OscConfig+0x480>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c76:	4b50      	ldr	r3, [pc, #320]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007c78:	689b      	ldr	r3, [r3, #8]
 8007c7a:	f003 030c 	and.w	r3, r3, #12
 8007c7e:	2b08      	cmp	r3, #8
 8007c80:	d061      	beq.n	8007d46 <HAL_RCC_OscConfig+0x422>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	2b02      	cmp	r3, #2
 8007c88:	d146      	bne.n	8007d18 <HAL_RCC_OscConfig+0x3f4>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c8a:	4b4c      	ldr	r3, [pc, #304]	; (8007dbc <HAL_RCC_OscConfig+0x498>)
 8007c8c:	2200      	movs	r2, #0
 8007c8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c90:	f7fa fdee 	bl	8002870 <HAL_GetTick>
 8007c94:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c96:	e008      	b.n	8007caa <HAL_RCC_OscConfig+0x386>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007c98:	f7fa fdea 	bl	8002870 <HAL_GetTick>
 8007c9c:	4602      	mov	r2, r0
 8007c9e:	6a3b      	ldr	r3, [r7, #32]
 8007ca0:	1ad3      	subs	r3, r2, r3
 8007ca2:	2b64      	cmp	r3, #100	; 0x64
 8007ca4:	d901      	bls.n	8007caa <HAL_RCC_OscConfig+0x386>
          {
            return HAL_TIMEOUT;
 8007ca6:	2303      	movs	r3, #3
 8007ca8:	e07d      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007caa:	4b43      	ldr	r3, [pc, #268]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d1f0      	bne.n	8007c98 <HAL_RCC_OscConfig+0x374>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007cb6:	4b40      	ldr	r3, [pc, #256]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007cb8:	685a      	ldr	r2, [r3, #4]
 8007cba:	4b41      	ldr	r3, [pc, #260]	; (8007dc0 <HAL_RCC_OscConfig+0x49c>)
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	69d1      	ldr	r1, [r2, #28]
 8007cc2:	687a      	ldr	r2, [r7, #4]
 8007cc4:	6a12      	ldr	r2, [r2, #32]
 8007cc6:	4311      	orrs	r1, r2
 8007cc8:	687a      	ldr	r2, [r7, #4]
 8007cca:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007ccc:	0192      	lsls	r2, r2, #6
 8007cce:	4311      	orrs	r1, r2
 8007cd0:	687a      	ldr	r2, [r7, #4]
 8007cd2:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8007cd4:	0612      	lsls	r2, r2, #24
 8007cd6:	4311      	orrs	r1, r2
 8007cd8:	687a      	ldr	r2, [r7, #4]
 8007cda:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007cdc:	0852      	lsrs	r2, r2, #1
 8007cde:	3a01      	subs	r2, #1
 8007ce0:	0412      	lsls	r2, r2, #16
 8007ce2:	430a      	orrs	r2, r1
 8007ce4:	4934      	ldr	r1, [pc, #208]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007ce6:	4313      	orrs	r3, r2
 8007ce8:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007cea:	4b34      	ldr	r3, [pc, #208]	; (8007dbc <HAL_RCC_OscConfig+0x498>)
 8007cec:	2201      	movs	r2, #1
 8007cee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cf0:	f7fa fdbe 	bl	8002870 <HAL_GetTick>
 8007cf4:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007cf6:	e008      	b.n	8007d0a <HAL_RCC_OscConfig+0x3e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007cf8:	f7fa fdba 	bl	8002870 <HAL_GetTick>
 8007cfc:	4602      	mov	r2, r0
 8007cfe:	6a3b      	ldr	r3, [r7, #32]
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	2b64      	cmp	r3, #100	; 0x64
 8007d04:	d901      	bls.n	8007d0a <HAL_RCC_OscConfig+0x3e6>
          {
            return HAL_TIMEOUT;
 8007d06:	2303      	movs	r3, #3
 8007d08:	e04d      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d0a:	4b2b      	ldr	r3, [pc, #172]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d12:	2b00      	cmp	r3, #0
 8007d14:	d0f0      	beq.n	8007cf8 <HAL_RCC_OscConfig+0x3d4>
 8007d16:	e045      	b.n	8007da4 <HAL_RCC_OscConfig+0x480>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d18:	4b28      	ldr	r3, [pc, #160]	; (8007dbc <HAL_RCC_OscConfig+0x498>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d1e:	f7fa fda7 	bl	8002870 <HAL_GetTick>
 8007d22:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d24:	e008      	b.n	8007d38 <HAL_RCC_OscConfig+0x414>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007d26:	f7fa fda3 	bl	8002870 <HAL_GetTick>
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	6a3b      	ldr	r3, [r7, #32]
 8007d2e:	1ad3      	subs	r3, r2, r3
 8007d30:	2b64      	cmp	r3, #100	; 0x64
 8007d32:	d901      	bls.n	8007d38 <HAL_RCC_OscConfig+0x414>
          {
            return HAL_TIMEOUT;
 8007d34:	2303      	movs	r3, #3
 8007d36:	e036      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d38:	4b1f      	ldr	r3, [pc, #124]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d1f0      	bne.n	8007d26 <HAL_RCC_OscConfig+0x402>
 8007d44:	e02e      	b.n	8007da4 <HAL_RCC_OscConfig+0x480>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	699b      	ldr	r3, [r3, #24]
 8007d4a:	2b01      	cmp	r3, #1
 8007d4c:	d101      	bne.n	8007d52 <HAL_RCC_OscConfig+0x42e>
      {
        return HAL_ERROR;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e029      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 8007d52:	4b19      	ldr	r3, [pc, #100]	; (8007db8 <HAL_RCC_OscConfig+0x494>)
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	69db      	ldr	r3, [r3, #28]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	d11c      	bne.n	8007da0 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d66:	69fb      	ldr	r3, [r7, #28]
 8007d68:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d115      	bne.n	8007da0 <HAL_RCC_OscConfig+0x47c>
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007d74:	69fb      	ldr	r3, [r7, #28]
 8007d76:	099b      	lsrs	r3, r3, #6
 8007d78:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d10d      	bne.n	8007da0 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007d84:	69fb      	ldr	r3, [r7, #28]
 8007d86:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           ((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 8007d8e:	429a      	cmp	r2, r3
 8007d90:	d106      	bne.n	8007da0 <HAL_RCC_OscConfig+0x47c>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8007d92:	69fb      	ldr	r3, [r7, #28]
 8007d94:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8007d9c:	429a      	cmp	r2, r3
 8007d9e:	d001      	beq.n	8007da4 <HAL_RCC_OscConfig+0x480>
        {
          return HAL_ERROR;
 8007da0:	2301      	movs	r3, #1
 8007da2:	e000      	b.n	8007da6 <HAL_RCC_OscConfig+0x482>
        }
      }
    }
  }
  return HAL_OK;
 8007da4:	2300      	movs	r3, #0
}
 8007da6:	4618      	mov	r0, r3
 8007da8:	3728      	adds	r7, #40	; 0x28
 8007daa:	46bd      	mov	sp, r7
 8007dac:	bd80      	pop	{r7, pc}
 8007dae:	bf00      	nop
 8007db0:	40007000 	.word	0x40007000
 8007db4:	40023870 	.word	0x40023870
 8007db8:	40023800 	.word	0x40023800
 8007dbc:	42470060 	.word	0x42470060
 8007dc0:	f0bc8000 	.word	0xf0bc8000

08007dc4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007dc4:	b580      	push	{r7, lr}
 8007dc6:	b086      	sub	sp, #24
 8007dc8:	af00      	add	r7, sp, #0
 8007dca:	6078      	str	r0, [r7, #4]
 8007dcc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d101      	bne.n	8007dd8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e0d2      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007dd8:	4b6b      	ldr	r3, [pc, #428]	; (8007f88 <HAL_RCC_ClockConfig+0x1c4>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f003 030f 	and.w	r3, r3, #15
 8007de0:	683a      	ldr	r2, [r7, #0]
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d90c      	bls.n	8007e00 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007de6:	4b68      	ldr	r3, [pc, #416]	; (8007f88 <HAL_RCC_ClockConfig+0x1c4>)
 8007de8:	683a      	ldr	r2, [r7, #0]
 8007dea:	b2d2      	uxtb	r2, r2
 8007dec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007dee:	4b66      	ldr	r3, [pc, #408]	; (8007f88 <HAL_RCC_ClockConfig+0x1c4>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f003 030f 	and.w	r3, r3, #15
 8007df6:	683a      	ldr	r2, [r7, #0]
 8007df8:	429a      	cmp	r2, r3
 8007dfa:	d001      	beq.n	8007e00 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e0be      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f003 0302 	and.w	r3, r3, #2
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d020      	beq.n	8007e4e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f003 0304 	and.w	r3, r3, #4
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d005      	beq.n	8007e24 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e18:	4b5c      	ldr	r3, [pc, #368]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e1a:	689b      	ldr	r3, [r3, #8]
 8007e1c:	4a5b      	ldr	r2, [pc, #364]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e1e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007e22:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f003 0308 	and.w	r3, r3, #8
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d005      	beq.n	8007e3c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 8007e30:	4b56      	ldr	r3, [pc, #344]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e32:	689b      	ldr	r3, [r3, #8]
 8007e34:	4a55      	ldr	r2, [pc, #340]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e36:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007e3a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e3c:	4b53      	ldr	r3, [pc, #332]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e3e:	689b      	ldr	r3, [r3, #8]
 8007e40:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	4950      	ldr	r1, [pc, #320]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e4a:	4313      	orrs	r3, r2
 8007e4c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d040      	beq.n	8007edc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	685b      	ldr	r3, [r3, #4]
 8007e5e:	2b01      	cmp	r3, #1
 8007e60:	d107      	bne.n	8007e72 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e62:	4b4a      	ldr	r3, [pc, #296]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d115      	bne.n	8007e9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e6e:	2301      	movs	r3, #1
 8007e70:	e085      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	685b      	ldr	r3, [r3, #4]
 8007e76:	2b02      	cmp	r3, #2
 8007e78:	d107      	bne.n	8007e8a <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007e7a:	4b44      	ldr	r3, [pc, #272]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d109      	bne.n	8007e9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e86:	2301      	movs	r3, #1
 8007e88:	e079      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e8a:	4b40      	ldr	r3, [pc, #256]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f003 0302 	and.w	r3, r3, #2
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d101      	bne.n	8007e9a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8007e96:	2301      	movs	r3, #1
 8007e98:	e071      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e9a:	4b3c      	ldr	r3, [pc, #240]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007e9c:	689b      	ldr	r3, [r3, #8]
 8007e9e:	f023 0203 	bic.w	r2, r3, #3
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	685b      	ldr	r3, [r3, #4]
 8007ea6:	4939      	ldr	r1, [pc, #228]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007eac:	f7fa fce0 	bl	8002870 <HAL_GetTick>
 8007eb0:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eb2:	e00a      	b.n	8007eca <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007eb4:	f7fa fcdc 	bl	8002870 <HAL_GetTick>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	1ad3      	subs	r3, r2, r3
 8007ebe:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ec2:	4293      	cmp	r3, r2
 8007ec4:	d901      	bls.n	8007eca <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e059      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007eca:	4b30      	ldr	r3, [pc, #192]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007ecc:	689b      	ldr	r3, [r3, #8]
 8007ece:	f003 020c 	and.w	r2, r3, #12
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d1eb      	bne.n	8007eb4 <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8007edc:	4b2a      	ldr	r3, [pc, #168]	; (8007f88 <HAL_RCC_ClockConfig+0x1c4>)
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	f003 030f 	and.w	r3, r3, #15
 8007ee4:	683a      	ldr	r2, [r7, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d20c      	bcs.n	8007f04 <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007eea:	4b27      	ldr	r3, [pc, #156]	; (8007f88 <HAL_RCC_ClockConfig+0x1c4>)
 8007eec:	683a      	ldr	r2, [r7, #0]
 8007eee:	b2d2      	uxtb	r2, r2
 8007ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007ef2:	4b25      	ldr	r3, [pc, #148]	; (8007f88 <HAL_RCC_ClockConfig+0x1c4>)
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	f003 030f 	and.w	r3, r3, #15
 8007efa:	683a      	ldr	r2, [r7, #0]
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d001      	beq.n	8007f04 <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8007f00:	2301      	movs	r3, #1
 8007f02:	e03c      	b.n	8007f7e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f003 0304 	and.w	r3, r3, #4
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d008      	beq.n	8007f22 <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f10:	4b1e      	ldr	r3, [pc, #120]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007f12:	689b      	ldr	r3, [r3, #8]
 8007f14:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	68db      	ldr	r3, [r3, #12]
 8007f1c:	491b      	ldr	r1, [pc, #108]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	f003 0308 	and.w	r3, r3, #8
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d009      	beq.n	8007f42 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f2e:	4b17      	ldr	r3, [pc, #92]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007f36:	687b      	ldr	r3, [r7, #4]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	00db      	lsls	r3, r3, #3
 8007f3c:	4913      	ldr	r1, [pc, #76]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 8007f42:	f000 f82b 	bl	8007f9c <HAL_RCC_GetSysClockFreq>
 8007f46:	4601      	mov	r1, r0
 8007f48:	4b10      	ldr	r3, [pc, #64]	; (8007f8c <HAL_RCC_ClockConfig+0x1c8>)
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007f50:	22f0      	movs	r2, #240	; 0xf0
 8007f52:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007f54:	693a      	ldr	r2, [r7, #16]
 8007f56:	fa92 f2a2 	rbit	r2, r2
 8007f5a:	60fa      	str	r2, [r7, #12]
  return result;
 8007f5c:	68fa      	ldr	r2, [r7, #12]
 8007f5e:	fab2 f282 	clz	r2, r2
 8007f62:	b2d2      	uxtb	r2, r2
 8007f64:	40d3      	lsrs	r3, r2
 8007f66:	4a0a      	ldr	r2, [pc, #40]	; (8007f90 <HAL_RCC_ClockConfig+0x1cc>)
 8007f68:	5cd3      	ldrb	r3, [r2, r3]
 8007f6a:	fa21 f303 	lsr.w	r3, r1, r3
 8007f6e:	4a09      	ldr	r2, [pc, #36]	; (8007f94 <HAL_RCC_ClockConfig+0x1d0>)
 8007f70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007f72:	4b09      	ldr	r3, [pc, #36]	; (8007f98 <HAL_RCC_ClockConfig+0x1d4>)
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	4618      	mov	r0, r3
 8007f78:	f7fa fc38 	bl	80027ec <HAL_InitTick>

  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3718      	adds	r7, #24
 8007f82:	46bd      	mov	sp, r7
 8007f84:	bd80      	pop	{r7, pc}
 8007f86:	bf00      	nop
 8007f88:	40023c00 	.word	0x40023c00
 8007f8c:	40023800 	.word	0x40023800
 8007f90:	080179ac 	.word	0x080179ac
 8007f94:	20000004 	.word	0x20000004
 8007f98:	20000008 	.word	0x20000008

08007f9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f9e:	b085      	sub	sp, #20
 8007fa0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	607b      	str	r3, [r7, #4]
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	60fb      	str	r3, [r7, #12]
 8007faa:	2300      	movs	r3, #0
 8007fac:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fb2:	4b63      	ldr	r3, [pc, #396]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fb4:	689b      	ldr	r3, [r3, #8]
 8007fb6:	f003 030c 	and.w	r3, r3, #12
 8007fba:	2b04      	cmp	r3, #4
 8007fbc:	d007      	beq.n	8007fce <HAL_RCC_GetSysClockFreq+0x32>
 8007fbe:	2b08      	cmp	r3, #8
 8007fc0:	d008      	beq.n	8007fd4 <HAL_RCC_GetSysClockFreq+0x38>
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	f040 80b4 	bne.w	8008130 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007fc8:	4b5e      	ldr	r3, [pc, #376]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8007fca:	60bb      	str	r3, [r7, #8]
       break;
 8007fcc:	e0b3      	b.n	8008136 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007fce:	4b5e      	ldr	r3, [pc, #376]	; (8008148 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8007fd0:	60bb      	str	r3, [r7, #8]
      break;
 8007fd2:	e0b0      	b.n	8008136 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007fd4:	4b5a      	ldr	r3, [pc, #360]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007fdc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007fde:	4b58      	ldr	r3, [pc, #352]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d04a      	beq.n	8008080 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fea:	4b55      	ldr	r3, [pc, #340]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8007fec:	685b      	ldr	r3, [r3, #4]
 8007fee:	099b      	lsrs	r3, r3, #6
 8007ff0:	f04f 0400 	mov.w	r4, #0
 8007ff4:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007ff8:	f04f 0200 	mov.w	r2, #0
 8007ffc:	ea03 0501 	and.w	r5, r3, r1
 8008000:	ea04 0602 	and.w	r6, r4, r2
 8008004:	4629      	mov	r1, r5
 8008006:	4632      	mov	r2, r6
 8008008:	f04f 0300 	mov.w	r3, #0
 800800c:	f04f 0400 	mov.w	r4, #0
 8008010:	0154      	lsls	r4, r2, #5
 8008012:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008016:	014b      	lsls	r3, r1, #5
 8008018:	4619      	mov	r1, r3
 800801a:	4622      	mov	r2, r4
 800801c:	1b49      	subs	r1, r1, r5
 800801e:	eb62 0206 	sbc.w	r2, r2, r6
 8008022:	f04f 0300 	mov.w	r3, #0
 8008026:	f04f 0400 	mov.w	r4, #0
 800802a:	0194      	lsls	r4, r2, #6
 800802c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008030:	018b      	lsls	r3, r1, #6
 8008032:	1a5b      	subs	r3, r3, r1
 8008034:	eb64 0402 	sbc.w	r4, r4, r2
 8008038:	f04f 0100 	mov.w	r1, #0
 800803c:	f04f 0200 	mov.w	r2, #0
 8008040:	00e2      	lsls	r2, r4, #3
 8008042:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008046:	00d9      	lsls	r1, r3, #3
 8008048:	460b      	mov	r3, r1
 800804a:	4614      	mov	r4, r2
 800804c:	195b      	adds	r3, r3, r5
 800804e:	eb44 0406 	adc.w	r4, r4, r6
 8008052:	f04f 0100 	mov.w	r1, #0
 8008056:	f04f 0200 	mov.w	r2, #0
 800805a:	0262      	lsls	r2, r4, #9
 800805c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8008060:	0259      	lsls	r1, r3, #9
 8008062:	460b      	mov	r3, r1
 8008064:	4614      	mov	r4, r2
 8008066:	4618      	mov	r0, r3
 8008068:	4621      	mov	r1, r4
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f04f 0400 	mov.w	r4, #0
 8008070:	461a      	mov	r2, r3
 8008072:	4623      	mov	r3, r4
 8008074:	f7f8 fd44 	bl	8000b00 <__aeabi_uldivmod>
 8008078:	4603      	mov	r3, r0
 800807a:	460c      	mov	r4, r1
 800807c:	60fb      	str	r3, [r7, #12]
 800807e:	e049      	b.n	8008114 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008080:	4b2f      	ldr	r3, [pc, #188]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	099b      	lsrs	r3, r3, #6
 8008086:	f04f 0400 	mov.w	r4, #0
 800808a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800808e:	f04f 0200 	mov.w	r2, #0
 8008092:	ea03 0501 	and.w	r5, r3, r1
 8008096:	ea04 0602 	and.w	r6, r4, r2
 800809a:	4629      	mov	r1, r5
 800809c:	4632      	mov	r2, r6
 800809e:	f04f 0300 	mov.w	r3, #0
 80080a2:	f04f 0400 	mov.w	r4, #0
 80080a6:	0154      	lsls	r4, r2, #5
 80080a8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80080ac:	014b      	lsls	r3, r1, #5
 80080ae:	4619      	mov	r1, r3
 80080b0:	4622      	mov	r2, r4
 80080b2:	1b49      	subs	r1, r1, r5
 80080b4:	eb62 0206 	sbc.w	r2, r2, r6
 80080b8:	f04f 0300 	mov.w	r3, #0
 80080bc:	f04f 0400 	mov.w	r4, #0
 80080c0:	0194      	lsls	r4, r2, #6
 80080c2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80080c6:	018b      	lsls	r3, r1, #6
 80080c8:	1a5b      	subs	r3, r3, r1
 80080ca:	eb64 0402 	sbc.w	r4, r4, r2
 80080ce:	f04f 0100 	mov.w	r1, #0
 80080d2:	f04f 0200 	mov.w	r2, #0
 80080d6:	00e2      	lsls	r2, r4, #3
 80080d8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80080dc:	00d9      	lsls	r1, r3, #3
 80080de:	460b      	mov	r3, r1
 80080e0:	4614      	mov	r4, r2
 80080e2:	195b      	adds	r3, r3, r5
 80080e4:	eb44 0406 	adc.w	r4, r4, r6
 80080e8:	f04f 0100 	mov.w	r1, #0
 80080ec:	f04f 0200 	mov.w	r2, #0
 80080f0:	02a2      	lsls	r2, r4, #10
 80080f2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80080f6:	0299      	lsls	r1, r3, #10
 80080f8:	460b      	mov	r3, r1
 80080fa:	4614      	mov	r4, r2
 80080fc:	4618      	mov	r0, r3
 80080fe:	4621      	mov	r1, r4
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f04f 0400 	mov.w	r4, #0
 8008106:	461a      	mov	r2, r3
 8008108:	4623      	mov	r3, r4
 800810a:	f7f8 fcf9 	bl	8000b00 <__aeabi_uldivmod>
 800810e:	4603      	mov	r3, r0
 8008110:	460c      	mov	r4, r1
 8008112:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008114:	4b0a      	ldr	r3, [pc, #40]	; (8008140 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	0c1b      	lsrs	r3, r3, #16
 800811a:	f003 0303 	and.w	r3, r3, #3
 800811e:	3301      	adds	r3, #1
 8008120:	005b      	lsls	r3, r3, #1
 8008122:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008124:	68fa      	ldr	r2, [r7, #12]
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	fbb2 f3f3 	udiv	r3, r2, r3
 800812c:	60bb      	str	r3, [r7, #8]
      break;
 800812e:	e002      	b.n	8008136 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008130:	4b04      	ldr	r3, [pc, #16]	; (8008144 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8008132:	60bb      	str	r3, [r7, #8]
      break;
 8008134:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008136:	68bb      	ldr	r3, [r7, #8]
}
 8008138:	4618      	mov	r0, r3
 800813a:	3714      	adds	r7, #20
 800813c:	46bd      	mov	sp, r7
 800813e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008140:	40023800 	.word	0x40023800
 8008144:	00f42400 	.word	0x00f42400
 8008148:	007a1200 	.word	0x007a1200

0800814c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800814c:	b480      	push	{r7}
 800814e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008150:	4b02      	ldr	r3, [pc, #8]	; (800815c <HAL_RCC_GetHCLKFreq+0x10>)
 8008152:	681b      	ldr	r3, [r3, #0]
}
 8008154:	4618      	mov	r0, r3
 8008156:	46bd      	mov	sp, r7
 8008158:	bc80      	pop	{r7}
 800815a:	4770      	bx	lr
 800815c:	20000004 	.word	0x20000004

08008160 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8008166:	f7ff fff1 	bl	800814c <HAL_RCC_GetHCLKFreq>
 800816a:	4601      	mov	r1, r0
 800816c:	4b0b      	ldr	r3, [pc, #44]	; (800819c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800816e:	689b      	ldr	r3, [r3, #8]
 8008170:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8008174:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 8008178:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800817a:	687a      	ldr	r2, [r7, #4]
 800817c:	fa92 f2a2 	rbit	r2, r2
 8008180:	603a      	str	r2, [r7, #0]
  return result;
 8008182:	683a      	ldr	r2, [r7, #0]
 8008184:	fab2 f282 	clz	r2, r2
 8008188:	b2d2      	uxtb	r2, r2
 800818a:	40d3      	lsrs	r3, r2
 800818c:	4a04      	ldr	r2, [pc, #16]	; (80081a0 <HAL_RCC_GetPCLK1Freq+0x40>)
 800818e:	5cd3      	ldrb	r3, [r2, r3]
 8008190:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008194:	4618      	mov	r0, r3
 8008196:	3708      	adds	r7, #8
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	40023800 	.word	0x40023800
 80081a0:	080179bc 	.word	0x080179bc

080081a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b082      	sub	sp, #8
 80081a8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 80081aa:	f7ff ffcf 	bl	800814c <HAL_RCC_GetHCLKFreq>
 80081ae:	4601      	mov	r1, r0
 80081b0:	4b0b      	ldr	r3, [pc, #44]	; (80081e0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 80081b2:	689b      	ldr	r3, [r3, #8]
 80081b4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80081b8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80081bc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	fa92 f2a2 	rbit	r2, r2
 80081c4:	603a      	str	r2, [r7, #0]
  return result;
 80081c6:	683a      	ldr	r2, [r7, #0]
 80081c8:	fab2 f282 	clz	r2, r2
 80081cc:	b2d2      	uxtb	r2, r2
 80081ce:	40d3      	lsrs	r3, r2
 80081d0:	4a04      	ldr	r2, [pc, #16]	; (80081e4 <HAL_RCC_GetPCLK2Freq+0x40>)
 80081d2:	5cd3      	ldrb	r3, [r2, r3]
 80081d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80081d8:	4618      	mov	r0, r3
 80081da:	3708      	adds	r7, #8
 80081dc:	46bd      	mov	sp, r7
 80081de:	bd80      	pop	{r7, pc}
 80081e0:	40023800 	.word	0x40023800
 80081e4:	080179bc 	.word	0x080179bc

080081e8 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80081e8:	b580      	push	{r7, lr}
 80081ea:	b082      	sub	sp, #8
 80081ec:	af00      	add	r7, sp, #0
 80081ee:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d101      	bne.n	80081fa <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80081f6:	2301      	movs	r3, #1
 80081f8:	e022      	b.n	8008240 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008200:	b2db      	uxtb	r3, r3
 8008202:	2b00      	cmp	r3, #0
 8008204:	d105      	bne.n	8008212 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	2200      	movs	r2, #0
 800820a:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f7f9 fda1 	bl	8001d54 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	2203      	movs	r2, #3
 8008216:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f000 f814 	bl	8008248 <HAL_SD_InitCard>
 8008220:	4603      	mov	r3, r0
 8008222:	2b00      	cmp	r3, #0
 8008224:	d001      	beq.n	800822a <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008226:	2301      	movs	r3, #1
 8008228:	e00a      	b.n	8008240 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2200      	movs	r2, #0
 800822e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	2200      	movs	r2, #0
 8008234:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2201      	movs	r2, #1
 800823a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800823e:	2300      	movs	r3, #0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008248:	b5b0      	push	{r4, r5, r7, lr}
 800824a:	b08e      	sub	sp, #56	; 0x38
 800824c:	af04      	add	r7, sp, #16
 800824e:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008250:	2300      	movs	r3, #0
 8008252:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008254:	2300      	movs	r3, #0
 8008256:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008258:	2300      	movs	r3, #0
 800825a:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800825c:	2300      	movs	r3, #0
 800825e:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008260:	2300      	movs	r3, #0
 8008262:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008264:	2376      	movs	r3, #118	; 0x76
 8008266:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681d      	ldr	r5, [r3, #0]
 800826c:	466c      	mov	r4, sp
 800826e:	f107 0314 	add.w	r3, r7, #20
 8008272:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008276:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800827a:	f107 0308 	add.w	r3, r7, #8
 800827e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008280:	4628      	mov	r0, r5
 8008282:	f002 fb45 	bl	800a910 <SDIO_Init>
 8008286:	4603      	mov	r3, r0
 8008288:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800828c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008290:	2b00      	cmp	r3, #0
 8008292:	d001      	beq.n	8008298 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 8008294:	2301      	movs	r3, #1
 8008296:	e031      	b.n	80082fc <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008298:	4b1a      	ldr	r3, [pc, #104]	; (8008304 <HAL_SD_InitCard+0xbc>)
 800829a:	2200      	movs	r2, #0
 800829c:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	4618      	mov	r0, r3
 80082a4:	f002 fb7a 	bl	800a99c <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 80082a8:	4b16      	ldr	r3, [pc, #88]	; (8008304 <HAL_SD_InitCard+0xbc>)
 80082aa:	2201      	movs	r2, #1
 80082ac:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f001 f8f0 	bl	8009494 <SD_PowerON>
 80082b4:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082b6:	6a3b      	ldr	r3, [r7, #32]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00b      	beq.n	80082d4 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082c8:	6a3b      	ldr	r3, [r7, #32]
 80082ca:	431a      	orrs	r2, r3
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082d0:	2301      	movs	r3, #1
 80082d2:	e013      	b.n	80082fc <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80082d4:	6878      	ldr	r0, [r7, #4]
 80082d6:	f001 f80f 	bl	80092f8 <SD_InitCard>
 80082da:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80082dc:	6a3b      	ldr	r3, [r7, #32]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d00b      	beq.n	80082fa <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2201      	movs	r2, #1
 80082e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80082ee:	6a3b      	ldr	r3, [r7, #32]
 80082f0:	431a      	orrs	r2, r3
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80082f6:	2301      	movs	r3, #1
 80082f8:	e000      	b.n	80082fc <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80082fa:	2300      	movs	r3, #0
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3728      	adds	r7, #40	; 0x28
 8008300:	46bd      	mov	sp, r7
 8008302:	bdb0      	pop	{r4, r5, r7, pc}
 8008304:	422580a0 	.word	0x422580a0

08008308 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8008308:	b580      	push	{r7, lr}
 800830a:	b092      	sub	sp, #72	; 0x48
 800830c:	af00      	add	r7, sp, #0
 800830e:	60f8      	str	r0, [r7, #12]
 8008310:	60b9      	str	r1, [r7, #8]
 8008312:	607a      	str	r2, [r7, #4]
 8008314:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8008316:	f7fa faab 	bl	8002870 <HAL_GetTick>
 800831a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008320:	68bb      	ldr	r3, [r7, #8]
 8008322:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	2b00      	cmp	r3, #0
 8008328:	d107      	bne.n	800833a <HAL_SD_ReadBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008336:	2301      	movs	r3, #1
 8008338:	e1d9      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008340:	b2db      	uxtb	r3, r3
 8008342:	2b01      	cmp	r3, #1
 8008344:	f040 81cc 	bne.w	80086e0 <HAL_SD_ReadBlocks+0x3d8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	2200      	movs	r2, #0
 800834c:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800834e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	441a      	add	r2, r3
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008358:	429a      	cmp	r2, r3
 800835a:	d907      	bls.n	800836c <HAL_SD_ReadBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008360:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	e1c0      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	2203      	movs	r2, #3
 8008370:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	2200      	movs	r2, #0
 800837a:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008380:	2b01      	cmp	r3, #1
 8008382:	d002      	beq.n	800838a <HAL_SD_ReadBlocks+0x82>
    {
      add *= 512U;
 8008384:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008386:	025b      	lsls	r3, r3, #9
 8008388:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008392:	4618      	mov	r0, r3
 8008394:	f002 fb90 	bl	800aab8 <SDMMC_CmdBlockLength>
 8008398:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800839a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00f      	beq.n	80083c0 <HAL_SD_ReadBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	4a9b      	ldr	r2, [pc, #620]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 80083a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80083ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80083ae:	431a      	orrs	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	2201      	movs	r2, #1
 80083b8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	e196      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80083c0:	f04f 33ff 	mov.w	r3, #4294967295
 80083c4:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	025b      	lsls	r3, r3, #9
 80083ca:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80083cc:	2390      	movs	r3, #144	; 0x90
 80083ce:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 80083d0:	2302      	movs	r3, #2
 80083d2:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80083d4:	2300      	movs	r3, #0
 80083d6:	627b      	str	r3, [r7, #36]	; 0x24
    config.DPSM          = SDIO_DPSM_ENABLE;
 80083d8:	2301      	movs	r3, #1
 80083da:	62bb      	str	r3, [r7, #40]	; 0x28
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	f107 0214 	add.w	r2, r7, #20
 80083e4:	4611      	mov	r1, r2
 80083e6:	4618      	mov	r0, r3
 80083e8:	f002 fb3b 	bl	800aa62 <SDIO_ConfigData>

    /* Read block(s) in polling mode */
    if(NumberOfBlocks > 1U)
 80083ec:	683b      	ldr	r3, [r7, #0]
 80083ee:	2b01      	cmp	r3, #1
 80083f0:	d90a      	bls.n	8008408 <HAL_SD_ReadBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	2202      	movs	r2, #2
 80083f6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80083fe:	4618      	mov	r0, r3
 8008400:	f002 fb9e 	bl	800ab40 <SDMMC_CmdReadMultiBlock>
 8008404:	6478      	str	r0, [r7, #68]	; 0x44
 8008406:	e009      	b.n	800841c <HAL_SD_ReadBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	2201      	movs	r2, #1
 800840c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008414:	4618      	mov	r0, r3
 8008416:	f002 fb71 	bl	800aafc <SDMMC_CmdReadSingleBlock>
 800841a:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800841c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800841e:	2b00      	cmp	r3, #0
 8008420:	d012      	beq.n	8008448 <HAL_SD_ReadBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	4a7b      	ldr	r2, [pc, #492]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 8008428:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800842e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008430:	431a      	orrs	r2, r3
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	2201      	movs	r2, #1
 800843a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2200      	movs	r2, #0
 8008442:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e152      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    }

    /* Poll on SDIO flags */
    dataremaining = config.DataLength;
 8008448:	69bb      	ldr	r3, [r7, #24]
 800844a:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800844c:	e061      	b.n	8008512 <HAL_SD_ReadBlocks+0x20a>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) && (dataremaining > 0U))
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008454:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008458:	2b00      	cmp	r3, #0
 800845a:	d03c      	beq.n	80084d6 <HAL_SD_ReadBlocks+0x1ce>
 800845c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800845e:	2b00      	cmp	r3, #0
 8008460:	d039      	beq.n	80084d6 <HAL_SD_ReadBlocks+0x1ce>
      {
        /* Read data from SDIO Rx FIFO */
        for(count = 0U; count < 8U; count++)
 8008462:	2300      	movs	r3, #0
 8008464:	643b      	str	r3, [r7, #64]	; 0x40
 8008466:	e033      	b.n	80084d0 <HAL_SD_ReadBlocks+0x1c8>
        {
          data = SDIO_ReadFIFO(hsd->Instance);
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4618      	mov	r0, r3
 800846e:	f002 fa79 	bl	800a964 <SDIO_ReadFIFO>
 8008472:	62f8      	str	r0, [r7, #44]	; 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 8008474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008476:	b2da      	uxtb	r2, r3
 8008478:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800847a:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 800847c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800847e:	3301      	adds	r3, #1
 8008480:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008482:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008484:	3b01      	subs	r3, #1
 8008486:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008488:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800848a:	0a1b      	lsrs	r3, r3, #8
 800848c:	b2da      	uxtb	r2, r3
 800848e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008490:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8008492:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008494:	3301      	adds	r3, #1
 8008496:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008498:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800849a:	3b01      	subs	r3, #1
 800849c:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800849e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084a0:	0c1b      	lsrs	r3, r3, #16
 80084a2:	b2da      	uxtb	r2, r3
 80084a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a6:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084aa:	3301      	adds	r3, #1
 80084ac:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084b0:	3b01      	subs	r3, #1
 80084b2:	63fb      	str	r3, [r7, #60]	; 0x3c
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80084b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b6:	0e1b      	lsrs	r3, r3, #24
 80084b8:	b2da      	uxtb	r2, r3
 80084ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084bc:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80084be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084c0:	3301      	adds	r3, #1
 80084c2:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80084c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80084c6:	3b01      	subs	r3, #1
 80084c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        for(count = 0U; count < 8U; count++)
 80084ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084cc:	3301      	adds	r3, #1
 80084ce:	643b      	str	r3, [r7, #64]	; 0x40
 80084d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084d2:	2b07      	cmp	r3, #7
 80084d4:	d9c8      	bls.n	8008468 <HAL_SD_ReadBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80084d6:	f7fa f9cb 	bl	8002870 <HAL_GetTick>
 80084da:	4602      	mov	r2, r0
 80084dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80084de:	1ad3      	subs	r3, r2, r3
 80084e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80084e2:	429a      	cmp	r2, r3
 80084e4:	d902      	bls.n	80084ec <HAL_SD_ReadBlocks+0x1e4>
 80084e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d112      	bne.n	8008512 <HAL_SD_ReadBlocks+0x20a>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a48      	ldr	r2, [pc, #288]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 80084f2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084f8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2201      	movs	r2, #1
 8008504:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	2200      	movs	r2, #0
 800850c:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800850e:	2303      	movs	r3, #3
 8008510:	e0ed      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008518:	f240 332a 	movw	r3, #810	; 0x32a
 800851c:	4013      	ands	r3, r2
 800851e:	2b00      	cmp	r3, #0
 8008520:	d095      	beq.n	800844e <HAL_SD_ReadBlocks+0x146>
      }
    }
    
    /* Send stop transmission command in case of multiblock read */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800852c:	2b00      	cmp	r3, #0
 800852e:	d022      	beq.n	8008576 <HAL_SD_ReadBlocks+0x26e>
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	2b01      	cmp	r3, #1
 8008534:	d91f      	bls.n	8008576 <HAL_SD_ReadBlocks+0x26e>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800853a:	2b03      	cmp	r3, #3
 800853c:	d01b      	beq.n	8008576 <HAL_SD_ReadBlocks+0x26e>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	4618      	mov	r0, r3
 8008544:	f002 fb62 	bl	800ac0c <SDMMC_CmdStopTransfer>
 8008548:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 800854a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800854c:	2b00      	cmp	r3, #0
 800854e:	d012      	beq.n	8008576 <HAL_SD_ReadBlocks+0x26e>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	4a2f      	ldr	r2, [pc, #188]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 8008556:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008558:	68fb      	ldr	r3, [r7, #12]
 800855a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800855c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800855e:	431a      	orrs	r2, r3
 8008560:	68fb      	ldr	r3, [r7, #12]
 8008562:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2201      	movs	r2, #1
 8008568:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	2200      	movs	r2, #0
 8008570:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e0bb      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800857c:	f003 0308 	and.w	r3, r3, #8
 8008580:	2b00      	cmp	r3, #0
 8008582:	d012      	beq.n	80085aa <HAL_SD_ReadBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	4a22      	ldr	r2, [pc, #136]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 800858a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008590:	f043 0208 	orr.w	r2, r3, #8
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2201      	movs	r2, #1
 800859c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085a6:	2301      	movs	r3, #1
 80085a8:	e0a1      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085b0:	f003 0302 	and.w	r3, r3, #2
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d012      	beq.n	80085de <HAL_SD_ReadBlocks+0x2d6>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a15      	ldr	r2, [pc, #84]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 80085be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085c4:	f043 0202 	orr.w	r2, r3, #2
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	2201      	movs	r2, #1
 80085d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	2200      	movs	r2, #0
 80085d8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80085da:	2301      	movs	r3, #1
 80085dc:	e087      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80085e4:	f003 0320 	and.w	r3, r3, #32
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d064      	beq.n	80086b6 <HAL_SD_ReadBlocks+0x3ae>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	4a08      	ldr	r2, [pc, #32]	; (8008614 <HAL_SD_ReadBlocks+0x30c>)
 80085f2:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085f8:	f043 0220 	orr.w	r2, r3, #32
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	2201      	movs	r2, #1
 8008604:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	2200      	movs	r2, #0
 800860c:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800860e:	2301      	movs	r3, #1
 8008610:	e06d      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
 8008612:	bf00      	nop
 8008614:	004005ff 	.word	0x004005ff
    }

    /* Empty FIFO if there is still any data */
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	4618      	mov	r0, r3
 800861e:	f002 f9a1 	bl	800a964 <SDIO_ReadFIFO>
 8008622:	62f8      	str	r0, [r7, #44]	; 0x2c
      *tempbuff = (uint8_t)(data & 0xFFU);
 8008624:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008626:	b2da      	uxtb	r2, r3
 8008628:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800862a:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800862c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800862e:	3301      	adds	r3, #1
 8008630:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008634:	3b01      	subs	r3, #1
 8008636:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8008638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800863a:	0a1b      	lsrs	r3, r3, #8
 800863c:	b2da      	uxtb	r2, r3
 800863e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008640:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008642:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008644:	3301      	adds	r3, #1
 8008646:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008648:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800864a:	3b01      	subs	r3, #1
 800864c:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800864e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008650:	0c1b      	lsrs	r3, r3, #16
 8008652:	b2da      	uxtb	r2, r3
 8008654:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008656:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 8008658:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800865a:	3301      	adds	r3, #1
 800865c:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 800865e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008660:	3b01      	subs	r3, #1
 8008662:	63fb      	str	r3, [r7, #60]	; 0x3c
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8008664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008666:	0e1b      	lsrs	r3, r3, #24
 8008668:	b2da      	uxtb	r2, r3
 800866a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800866c:	701a      	strb	r2, [r3, #0]
      tempbuff++;
 800866e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008670:	3301      	adds	r3, #1
 8008672:	637b      	str	r3, [r7, #52]	; 0x34
      dataremaining--;
 8008674:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008676:	3b01      	subs	r3, #1
 8008678:	63fb      	str	r3, [r7, #60]	; 0x3c

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800867a:	f7fa f8f9 	bl	8002870 <HAL_GetTick>
 800867e:	4602      	mov	r2, r0
 8008680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008682:	1ad3      	subs	r3, r2, r3
 8008684:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008686:	429a      	cmp	r2, r3
 8008688:	d902      	bls.n	8008690 <HAL_SD_ReadBlocks+0x388>
 800868a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800868c:	2b00      	cmp	r3, #0
 800868e:	d112      	bne.n	80086b6 <HAL_SD_ReadBlocks+0x3ae>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a18      	ldr	r2, [pc, #96]	; (80086f8 <HAL_SD_ReadBlocks+0x3f0>)
 8008696:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	2201      	movs	r2, #1
 80086a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2200      	movs	r2, #0
 80086b0:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 80086b2:	2301      	movs	r3, #1
 80086b4:	e01b      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
    while ((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL)) && (dataremaining > 0U))
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80086bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d002      	beq.n	80086ca <HAL_SD_ReadBlocks+0x3c2>
 80086c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d1a6      	bne.n	8008618 <HAL_SD_ReadBlocks+0x310>
      }
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f240 523a 	movw	r2, #1338	; 0x53a
 80086d2:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 80086dc:	2300      	movs	r3, #0
 80086de:	e006      	b.n	80086ee <HAL_SD_ReadBlocks+0x3e6>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e4:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80086ec:	2301      	movs	r3, #1
  }
}
 80086ee:	4618      	mov	r0, r3
 80086f0:	3748      	adds	r7, #72	; 0x48
 80086f2:	46bd      	mov	sp, r7
 80086f4:	bd80      	pop	{r7, pc}
 80086f6:	bf00      	nop
 80086f8:	004005ff 	.word	0x004005ff

080086fc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 80086fc:	b580      	push	{r7, lr}
 80086fe:	b092      	sub	sp, #72	; 0x48
 8008700:	af00      	add	r7, sp, #0
 8008702:	60f8      	str	r0, [r7, #12]
 8008704:	60b9      	str	r1, [r7, #8]
 8008706:	607a      	str	r2, [r7, #4]
 8008708:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800870a:	f7fa f8b1 	bl	8002870 <HAL_GetTick>
 800870e:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t count, data, dataremaining;
  uint32_t add = BlockAdd;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	63bb      	str	r3, [r7, #56]	; 0x38
  uint8_t *tempbuff = pData;
 8008714:	68bb      	ldr	r3, [r7, #8]
 8008716:	637b      	str	r3, [r7, #52]	; 0x34

  if(NULL == pData)
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d107      	bne.n	800872e <HAL_SD_WriteBlocks+0x32>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008722:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800872a:	2301      	movs	r3, #1
 800872c:	e184      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008734:	b2db      	uxtb	r3, r3
 8008736:	2b01      	cmp	r3, #1
 8008738:	f040 8177 	bne.w	8008a2a <HAL_SD_WriteBlocks+0x32e>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800873c:	68fb      	ldr	r3, [r7, #12]
 800873e:	2200      	movs	r2, #0
 8008740:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008742:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008744:	683b      	ldr	r3, [r7, #0]
 8008746:	441a      	add	r2, r3
 8008748:	68fb      	ldr	r3, [r7, #12]
 800874a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800874c:	429a      	cmp	r2, r3
 800874e:	d907      	bls.n	8008760 <HAL_SD_WriteBlocks+0x64>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008754:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e16b      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	2203      	movs	r2, #3
 8008764:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	2200      	movs	r2, #0
 800876e:	62da      	str	r2, [r3, #44]	; 0x2c

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008774:	2b01      	cmp	r3, #1
 8008776:	d002      	beq.n	800877e <HAL_SD_WriteBlocks+0x82>
    {
      add *= 512U;
 8008778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877a:	025b      	lsls	r3, r3, #9
 800877c:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008786:	4618      	mov	r0, r3
 8008788:	f002 f996 	bl	800aab8 <SDMMC_CmdBlockLength>
 800878c:	6478      	str	r0, [r7, #68]	; 0x44
    if(errorstate != HAL_SD_ERROR_NONE)
 800878e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008790:	2b00      	cmp	r3, #0
 8008792:	d00f      	beq.n	80087b4 <HAL_SD_WriteBlocks+0xb8>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	4a9d      	ldr	r2, [pc, #628]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 800879a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80087a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80087a2:	431a      	orrs	r2, r3
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	2201      	movs	r2, #1
 80087ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80087b0:	2301      	movs	r3, #1
 80087b2:	e141      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Configure the SD DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80087b4:	f04f 33ff 	mov.w	r3, #4294967295
 80087b8:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	025b      	lsls	r3, r3, #9
 80087be:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 80087c0:	2390      	movs	r3, #144	; 0x90
 80087c2:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 80087c4:	2300      	movs	r3, #0
 80087c6:	627b      	str	r3, [r7, #36]	; 0x24
    config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 80087c8:	2300      	movs	r3, #0
 80087ca:	62bb      	str	r3, [r7, #40]	; 0x28
    config.DPSM          = SDIO_DPSM_ENABLE;
 80087cc:	2301      	movs	r3, #1
 80087ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    (void)SDIO_ConfigData(hsd->Instance, &config);
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f107 0218 	add.w	r2, r7, #24
 80087d8:	4611      	mov	r1, r2
 80087da:	4618      	mov	r0, r3
 80087dc:	f002 f941 	bl	800aa62 <SDIO_ConfigData>

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 80087e0:	683b      	ldr	r3, [r7, #0]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d90a      	bls.n	80087fc <HAL_SD_WriteBlocks+0x100>
    {
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2220      	movs	r2, #32
 80087ea:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80087f2:	4618      	mov	r0, r3
 80087f4:	f002 f9e8 	bl	800abc8 <SDMMC_CmdWriteMultiBlock>
 80087f8:	6478      	str	r0, [r7, #68]	; 0x44
 80087fa:	e009      	b.n	8008810 <HAL_SD_WriteBlocks+0x114>
    }
    else
    {
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2210      	movs	r2, #16
 8008800:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008808:	4618      	mov	r0, r3
 800880a:	f002 f9bb 	bl	800ab84 <SDMMC_CmdWriteSingleBlock>
 800880e:	6478      	str	r0, [r7, #68]	; 0x44
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8008810:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008812:	2b00      	cmp	r3, #0
 8008814:	d012      	beq.n	800883c <HAL_SD_WriteBlocks+0x140>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a7d      	ldr	r2, [pc, #500]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 800881c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008822:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008824:	431a      	orrs	r2, r3
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	2201      	movs	r2, #1
 800882e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2200      	movs	r2, #0
 8008836:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e0fd      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	63fb      	str	r3, [r7, #60]	; 0x3c
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 8008840:	e065      	b.n	800890e <HAL_SD_WriteBlocks+0x212>
    {
      if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) && (dataremaining > 0U))
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008848:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800884c:	2b00      	cmp	r3, #0
 800884e:	d040      	beq.n	80088d2 <HAL_SD_WriteBlocks+0x1d6>
 8008850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008852:	2b00      	cmp	r3, #0
 8008854:	d03d      	beq.n	80088d2 <HAL_SD_WriteBlocks+0x1d6>
      {
        /* Write data to SDIO Tx FIFO */
        for(count = 0U; count < 8U; count++)
 8008856:	2300      	movs	r3, #0
 8008858:	643b      	str	r3, [r7, #64]	; 0x40
 800885a:	e037      	b.n	80088cc <HAL_SD_WriteBlocks+0x1d0>
        {
          data = (uint32_t)(*tempbuff);
 800885c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800885e:	781b      	ldrb	r3, [r3, #0]
 8008860:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008862:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008864:	3301      	adds	r3, #1
 8008866:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008868:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800886a:	3b01      	subs	r3, #1
 800886c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 8U);
 800886e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008870:	781b      	ldrb	r3, [r3, #0]
 8008872:	021a      	lsls	r2, r3, #8
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	4313      	orrs	r3, r2
 8008878:	617b      	str	r3, [r7, #20]
          tempbuff++;
 800887a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800887c:	3301      	adds	r3, #1
 800887e:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008880:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008882:	3b01      	subs	r3, #1
 8008884:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 16U);
 8008886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008888:	781b      	ldrb	r3, [r3, #0]
 800888a:	041a      	lsls	r2, r3, #16
 800888c:	697b      	ldr	r3, [r7, #20]
 800888e:	4313      	orrs	r3, r2
 8008890:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8008892:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008894:	3301      	adds	r3, #1
 8008896:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 8008898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800889a:	3b01      	subs	r3, #1
 800889c:	63fb      	str	r3, [r7, #60]	; 0x3c
          data |= ((uint32_t)(*tempbuff) << 24U);
 800889e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	061a      	lsls	r2, r3, #24
 80088a4:	697b      	ldr	r3, [r7, #20]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	617b      	str	r3, [r7, #20]
          tempbuff++;
 80088aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80088ac:	3301      	adds	r3, #1
 80088ae:	637b      	str	r3, [r7, #52]	; 0x34
          dataremaining--;
 80088b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80088b2:	3b01      	subs	r3, #1
 80088b4:	63fb      	str	r3, [r7, #60]	; 0x3c
          (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f107 0214 	add.w	r2, r7, #20
 80088be:	4611      	mov	r1, r2
 80088c0:	4618      	mov	r0, r3
 80088c2:	f002 f85b 	bl	800a97c <SDIO_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 80088c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088c8:	3301      	adds	r3, #1
 80088ca:	643b      	str	r3, [r7, #64]	; 0x40
 80088cc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80088ce:	2b07      	cmp	r3, #7
 80088d0:	d9c4      	bls.n	800885c <HAL_SD_WriteBlocks+0x160>
        }
      }

      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80088d2:	f7f9 ffcd 	bl	8002870 <HAL_GetTick>
 80088d6:	4602      	mov	r2, r0
 80088d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80088da:	1ad3      	subs	r3, r2, r3
 80088dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80088de:	429a      	cmp	r2, r3
 80088e0:	d902      	bls.n	80088e8 <HAL_SD_WriteBlocks+0x1ec>
 80088e2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d112      	bne.n	800890e <HAL_SD_WriteBlocks+0x212>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a48      	ldr	r2, [pc, #288]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 80088ee:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088f6:	431a      	orrs	r2, r3
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2201      	movs	r2, #1
 8008900:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	2200      	movs	r2, #0
 8008908:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 800890a:	2303      	movs	r3, #3
 800890c:	e094      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
    while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DATAEND | SDIO_FLAG_STBITERR))
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008914:	f240 331a 	movw	r3, #794	; 0x31a
 8008918:	4013      	ands	r3, r2
 800891a:	2b00      	cmp	r3, #0
 800891c:	d091      	beq.n	8008842 <HAL_SD_WriteBlocks+0x146>
      }
    }

    /* Send stop transmission command in case of multiblock write */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008924:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008928:	2b00      	cmp	r3, #0
 800892a:	d022      	beq.n	8008972 <HAL_SD_WriteBlocks+0x276>
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	2b01      	cmp	r3, #1
 8008930:	d91f      	bls.n	8008972 <HAL_SD_WriteBlocks+0x276>
    {
      if(hsd->SdCard.CardType != CARD_SECURED)
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008936:	2b03      	cmp	r3, #3
 8008938:	d01b      	beq.n	8008972 <HAL_SD_WriteBlocks+0x276>
      {
        /* Send stop transmission command */
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	4618      	mov	r0, r3
 8008940:	f002 f964 	bl	800ac0c <SDMMC_CmdStopTransfer>
 8008944:	6478      	str	r0, [r7, #68]	; 0x44
        if(errorstate != HAL_SD_ERROR_NONE)
 8008946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008948:	2b00      	cmp	r3, #0
 800894a:	d012      	beq.n	8008972 <HAL_SD_WriteBlocks+0x276>
        {
          /* Clear all the static flags */
          __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a2f      	ldr	r2, [pc, #188]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 8008952:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008958:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800895a:	431a      	orrs	r2, r3
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->State = HAL_SD_STATE_READY;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
          hsd->Context = SD_CONTEXT_NONE;
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	2200      	movs	r2, #0
 800896c:	631a      	str	r2, [r3, #48]	; 0x30
          return HAL_ERROR;
 800896e:	2301      	movs	r3, #1
 8008970:	e062      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
        }
      }
    }

    /* Get error state */
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008978:	f003 0308 	and.w	r3, r3, #8
 800897c:	2b00      	cmp	r3, #0
 800897e:	d012      	beq.n	80089a6 <HAL_SD_WriteBlocks+0x2aa>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	4a22      	ldr	r2, [pc, #136]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 8008986:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800898c:	f043 0208 	orr.w	r2, r3, #8
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2201      	movs	r2, #1
 8008998:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	2200      	movs	r2, #0
 80089a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e048      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089ac:	f003 0302 	and.w	r3, r3, #2
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d012      	beq.n	80089da <HAL_SD_WriteBlocks+0x2de>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	4a15      	ldr	r2, [pc, #84]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 80089ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089c0:	f043 0202 	orr.w	r2, r3, #2
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	2200      	movs	r2, #0
 80089d4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e02e      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
    }
    else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR))
 80089da:	68fb      	ldr	r3, [r7, #12]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089e0:	f003 0310 	and.w	r3, r3, #16
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d015      	beq.n	8008a14 <HAL_SD_WriteBlocks+0x318>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a08      	ldr	r2, [pc, #32]	; (8008a10 <HAL_SD_WriteBlocks+0x314>)
 80089ee:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80089f4:	f043 0210 	orr.w	r2, r3, #16
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	2201      	movs	r2, #1
 8008a00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	2200      	movs	r2, #0
 8008a08:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8008a0a:	2301      	movs	r3, #1
 8008a0c:	e014      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
 8008a0e:	bf00      	nop
 8008a10:	004005ff 	.word	0x004005ff
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008a14:	68fb      	ldr	r3, [r7, #12]
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	f240 523a 	movw	r2, #1338	; 0x53a
 8008a1c:	639a      	str	r2, [r3, #56]	; 0x38

    hsd->State = HAL_SD_STATE_READY;
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	2201      	movs	r2, #1
 8008a22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 8008a26:	2300      	movs	r3, #0
 8008a28:	e006      	b.n	8008a38 <HAL_SD_WriteBlocks+0x33c>
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008a2e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
  }
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3748      	adds	r7, #72	; 0x48
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8008a48:	687b      	ldr	r3, [r7, #4]
 8008a4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008a4c:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a54:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d008      	beq.n	8008a6e <HAL_SD_IRQHandler+0x2e>
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f003 0308 	and.w	r3, r3, #8
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d003      	beq.n	8008a6e <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 ff2a 	bl	80098c0 <SD_Read_IT>
 8008a6c:	e157      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 808f 	beq.w	8008b9c <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008a86:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	6812      	ldr	r2, [r2, #0]
 8008a92:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 8008a96:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 8008a9a:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	681b      	ldr	r3, [r3, #0]
 8008aa6:	f022 0201 	bic.w	r2, r2, #1
 8008aaa:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8008aac:	68fb      	ldr	r3, [r7, #12]
 8008aae:	f003 0308 	and.w	r3, r3, #8
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d039      	beq.n	8008b2a <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	f003 0302 	and.w	r3, r3, #2
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d104      	bne.n	8008aca <HAL_SD_IRQHandler+0x8a>
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	f003 0320 	and.w	r3, r3, #32
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d011      	beq.n	8008aee <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4618      	mov	r0, r3
 8008ad0:	f002 f89c 	bl	800ac0c <SDMMC_CmdStopTransfer>
 8008ad4:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d008      	beq.n	8008aee <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	431a      	orrs	r2, r3
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8008ae8:	6878      	ldr	r0, [r7, #4]
 8008aea:	f000 f921 	bl	8008d30 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f240 523a 	movw	r2, #1338	; 0x53a
 8008af6:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2200      	movs	r2, #0
 8008b04:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008b06:	68fb      	ldr	r3, [r7, #12]
 8008b08:	f003 0301 	and.w	r3, r3, #1
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d104      	bne.n	8008b1a <HAL_SD_IRQHandler+0xda>
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f003 0302 	and.w	r3, r3, #2
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f004 f8c8 	bl	800ccb0 <HAL_SD_RxCpltCallback>
 8008b20:	e0fd      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8008b22:	6878      	ldr	r0, [r7, #4]
 8008b24:	f004 f8ba 	bl	800cc9c <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8008b28:	e0f9      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	f000 80f4 	beq.w	8008d1e <HAL_SD_IRQHandler+0x2de>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8008b36:	68fb      	ldr	r3, [r7, #12]
 8008b38:	f003 0320 	and.w	r3, r3, #32
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d011      	beq.n	8008b64 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4618      	mov	r0, r3
 8008b46:	f002 f861 	bl	800ac0c <SDMMC_CmdStopTransfer>
 8008b4a:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d008      	beq.n	8008b64 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008b56:	68bb      	ldr	r3, [r7, #8]
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8008b5e:	6878      	ldr	r0, [r7, #4]
 8008b60:	f000 f8e6 	bl	8008d30 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	f003 0301 	and.w	r3, r3, #1
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	f040 80d7 	bne.w	8008d1e <HAL_SD_IRQHandler+0x2de>
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f003 0302 	and.w	r3, r3, #2
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	f040 80d1 	bne.w	8008d1e <HAL_SD_IRQHandler+0x2de>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f022 0208 	bic.w	r2, r2, #8
 8008b8a:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	2201      	movs	r2, #1
 8008b90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 8008b94:	6878      	ldr	r0, [r7, #4]
 8008b96:	f004 f881 	bl	800cc9c <HAL_SD_TxCpltCallback>
}
 8008b9a:	e0c0      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d008      	beq.n	8008bbc <HAL_SD_IRQHandler+0x17c>
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f003 0308 	and.w	r3, r3, #8
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d003      	beq.n	8008bbc <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8008bb4:	6878      	ldr	r0, [r7, #4]
 8008bb6:	f000 fed4 	bl	8009962 <SD_Write_IT>
 8008bba:	e0b0      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR) != RESET)
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bc2:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 80a9 	beq.w	8008d1e <HAL_SD_IRQHandler+0x2de>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8008bcc:	687b      	ldr	r3, [r7, #4]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bd2:	f003 0302 	and.w	r3, r3, #2
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d005      	beq.n	8008be6 <HAL_SD_IRQHandler+0x1a6>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bde:	f043 0202 	orr.w	r2, r3, #2
 8008be2:	687b      	ldr	r3, [r7, #4]
 8008be4:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008bec:	f003 0308 	and.w	r3, r3, #8
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d005      	beq.n	8008c00 <HAL_SD_IRQHandler+0x1c0>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bf8:	f043 0208 	orr.w	r2, r3, #8
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c06:	f003 0320 	and.w	r3, r3, #32
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d005      	beq.n	8008c1a <HAL_SD_IRQHandler+0x1da>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c12:	f043 0220 	orr.w	r2, r3, #32
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c20:	f003 0310 	and.w	r3, r3, #16
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	d005      	beq.n	8008c34 <HAL_SD_IRQHandler+0x1f4>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c2c:	f043 0210 	orr.w	r2, r3, #16
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	f240 723a 	movw	r2, #1850	; 0x73a
 8008c3c:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	6812      	ldr	r2, [r2, #0]
 8008c48:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 8008c4c:	f023 0302 	bic.w	r3, r3, #2
 8008c50:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	4618      	mov	r0, r3
 8008c58:	f001 ffd8 	bl	800ac0c <SDMMC_CmdStopTransfer>
 8008c5c:	4602      	mov	r2, r0
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008c62:	431a      	orrs	r2, r3
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f003 0308 	and.w	r3, r3, #8
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d00a      	beq.n	8008c88 <HAL_SD_IRQHandler+0x248>
      hsd->State = HAL_SD_STATE_READY;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2201      	movs	r2, #1
 8008c76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8008c80:	6878      	ldr	r0, [r7, #4]
 8008c82:	f000 f855 	bl	8008d30 <HAL_SD_ErrorCallback>
}
 8008c86:	e04a      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8008c88:	68fb      	ldr	r3, [r7, #12]
 8008c8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d045      	beq.n	8008d1e <HAL_SD_IRQHandler+0x2de>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	f003 0310 	and.w	r3, r3, #16
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d104      	bne.n	8008ca6 <HAL_SD_IRQHandler+0x266>
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	f003 0320 	and.w	r3, r3, #32
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d011      	beq.n	8008cca <HAL_SD_IRQHandler+0x28a>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008caa:	4a1f      	ldr	r2, [pc, #124]	; (8008d28 <HAL_SD_IRQHandler+0x2e8>)
 8008cac:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cb2:	4618      	mov	r0, r3
 8008cb4:	f7fb fb8e 	bl	80043d4 <HAL_DMA_Abort_IT>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d02f      	beq.n	8008d1e <HAL_SD_IRQHandler+0x2de>
          SD_DMATxAbort(hsd->hdmatx);
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008cc2:	4618      	mov	r0, r3
 8008cc4:	f000 faaa 	bl	800921c <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8008cc8:	e029      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	f003 0301 	and.w	r3, r3, #1
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d104      	bne.n	8008cde <HAL_SD_IRQHandler+0x29e>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	f003 0302 	and.w	r3, r3, #2
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d011      	beq.n	8008d02 <HAL_SD_IRQHandler+0x2c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ce2:	4a12      	ldr	r2, [pc, #72]	; (8008d2c <HAL_SD_IRQHandler+0x2ec>)
 8008ce4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cea:	4618      	mov	r0, r3
 8008cec:	f7fb fb72 	bl	80043d4 <HAL_DMA_Abort_IT>
 8008cf0:	4603      	mov	r3, r0
 8008cf2:	2b00      	cmp	r3, #0
 8008cf4:	d013      	beq.n	8008d1e <HAL_SD_IRQHandler+0x2de>
          SD_DMARxAbort(hsd->hdmarx);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008cfa:	4618      	mov	r0, r3
 8008cfc:	f000 fac5 	bl	800928a <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8008d00:	e00d      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	2200      	movs	r2, #0
 8008d06:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2201      	movs	r2, #1
 8008d0c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	2200      	movs	r2, #0
 8008d14:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f003 ffb6 	bl	800cc88 <HAL_SD_AbortCallback>
}
 8008d1c:	e7ff      	b.n	8008d1e <HAL_SD_IRQHandler+0x2de>
 8008d1e:	bf00      	nop
 8008d20:	3710      	adds	r7, #16
 8008d22:	46bd      	mov	sp, r7
 8008d24:	bd80      	pop	{r7, pc}
 8008d26:	bf00      	nop
 8008d28:	0800921d 	.word	0x0800921d
 8008d2c:	0800928b 	.word	0x0800928b

08008d30 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8008d30:	b480      	push	{r7}
 8008d32:	b083      	sub	sp, #12
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8008d38:	bf00      	nop
 8008d3a:	370c      	adds	r7, #12
 8008d3c:	46bd      	mov	sp, r7
 8008d3e:	bc80      	pop	{r7}
 8008d40:	4770      	bx	lr
	...

08008d44 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8008d44:	b480      	push	{r7}
 8008d46:	b083      	sub	sp, #12
 8008d48:	af00      	add	r7, sp, #0
 8008d4a:	6078      	str	r0, [r7, #4]
 8008d4c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d52:	0f9b      	lsrs	r3, r3, #30
 8008d54:	b2da      	uxtb	r2, r3
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d5e:	0e9b      	lsrs	r3, r3, #26
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	f003 030f 	and.w	r3, r3, #15
 8008d66:	b2da      	uxtb	r2, r3
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d70:	0e1b      	lsrs	r3, r3, #24
 8008d72:	b2db      	uxtb	r3, r3
 8008d74:	f003 0303 	and.w	r3, r3, #3
 8008d78:	b2da      	uxtb	r2, r3
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d82:	0c1b      	lsrs	r3, r3, #16
 8008d84:	b2da      	uxtb	r2, r3
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d8e:	0a1b      	lsrs	r3, r3, #8
 8008d90:	b2da      	uxtb	r2, r3
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008d9a:	b2da      	uxtb	r2, r3
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008da4:	0d1b      	lsrs	r3, r3, #20
 8008da6:	b29a      	uxth	r2, r3
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008db0:	0c1b      	lsrs	r3, r3, #16
 8008db2:	b2db      	uxtb	r3, r3
 8008db4:	f003 030f 	and.w	r3, r3, #15
 8008db8:	b2da      	uxtb	r2, r3
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dc2:	0bdb      	lsrs	r3, r3, #15
 8008dc4:	b2db      	uxtb	r3, r3
 8008dc6:	f003 0301 	and.w	r3, r3, #1
 8008dca:	b2da      	uxtb	r2, r3
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008dd4:	0b9b      	lsrs	r3, r3, #14
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	f003 0301 	and.w	r3, r3, #1
 8008ddc:	b2da      	uxtb	r2, r3
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008de6:	0b5b      	lsrs	r3, r3, #13
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	f003 0301 	and.w	r3, r3, #1
 8008dee:	b2da      	uxtb	r2, r3
 8008df0:	683b      	ldr	r3, [r7, #0]
 8008df2:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008df8:	0b1b      	lsrs	r3, r3, #12
 8008dfa:	b2db      	uxtb	r3, r3
 8008dfc:	f003 0301 	and.w	r3, r3, #1
 8008e00:	b2da      	uxtb	r2, r3
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8008e06:	683b      	ldr	r3, [r7, #0]
 8008e08:	2200      	movs	r2, #0
 8008e0a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d163      	bne.n	8008edc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008e18:	009a      	lsls	r2, r3, #2
 8008e1a:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008e1e:	4013      	ands	r3, r2
 8008e20:	687a      	ldr	r2, [r7, #4]
 8008e22:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008e24:	0f92      	lsrs	r2, r2, #30
 8008e26:	431a      	orrs	r2, r3
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e30:	0edb      	lsrs	r3, r3, #27
 8008e32:	b2db      	uxtb	r3, r3
 8008e34:	f003 0307 	and.w	r3, r3, #7
 8008e38:	b2da      	uxtb	r2, r3
 8008e3a:	683b      	ldr	r3, [r7, #0]
 8008e3c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e42:	0e1b      	lsrs	r3, r3, #24
 8008e44:	b2db      	uxtb	r3, r3
 8008e46:	f003 0307 	and.w	r3, r3, #7
 8008e4a:	b2da      	uxtb	r2, r3
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e54:	0d5b      	lsrs	r3, r3, #21
 8008e56:	b2db      	uxtb	r3, r3
 8008e58:	f003 0307 	and.w	r3, r3, #7
 8008e5c:	b2da      	uxtb	r2, r3
 8008e5e:	683b      	ldr	r3, [r7, #0]
 8008e60:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e66:	0c9b      	lsrs	r3, r3, #18
 8008e68:	b2db      	uxtb	r3, r3
 8008e6a:	f003 0307 	and.w	r3, r3, #7
 8008e6e:	b2da      	uxtb	r2, r3
 8008e70:	683b      	ldr	r3, [r7, #0]
 8008e72:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e78:	0bdb      	lsrs	r3, r3, #15
 8008e7a:	b2db      	uxtb	r3, r3
 8008e7c:	f003 0307 	and.w	r3, r3, #7
 8008e80:	b2da      	uxtb	r2, r3
 8008e82:	683b      	ldr	r3, [r7, #0]
 8008e84:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	691b      	ldr	r3, [r3, #16]
 8008e8a:	1c5a      	adds	r2, r3, #1
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8008e90:	683b      	ldr	r3, [r7, #0]
 8008e92:	7e1b      	ldrb	r3, [r3, #24]
 8008e94:	b2db      	uxtb	r3, r3
 8008e96:	f003 0307 	and.w	r3, r3, #7
 8008e9a:	3302      	adds	r3, #2
 8008e9c:	2201      	movs	r2, #1
 8008e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8008ea6:	fb02 f203 	mul.w	r2, r2, r3
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	7a1b      	ldrb	r3, [r3, #8]
 8008eb2:	b2db      	uxtb	r3, r3
 8008eb4:	f003 030f 	and.w	r3, r3, #15
 8008eb8:	2201      	movs	r2, #1
 8008eba:	409a      	lsls	r2, r3
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ec4:	687a      	ldr	r2, [r7, #4]
 8008ec6:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8008ec8:	0a52      	lsrs	r2, r2, #9
 8008eca:	fb02 f203 	mul.w	r2, r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008ed8:	661a      	str	r2, [r3, #96]	; 0x60
 8008eda:	e031      	b.n	8008f40 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ee0:	2b01      	cmp	r3, #1
 8008ee2:	d11d      	bne.n	8008f20 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ee8:	041b      	lsls	r3, r3, #16
 8008eea:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008ef2:	0c1b      	lsrs	r3, r3, #16
 8008ef4:	431a      	orrs	r2, r3
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8008efa:	683b      	ldr	r3, [r7, #0]
 8008efc:	691b      	ldr	r3, [r3, #16]
 8008efe:	3301      	adds	r3, #1
 8008f00:	029a      	lsls	r2, r3, #10
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008f14:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	661a      	str	r2, [r3, #96]	; 0x60
 8008f1e:	e00f      	b.n	8008f40 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a58      	ldr	r2, [pc, #352]	; (8009088 <HAL_SD_GetCardCSD+0x344>)
 8008f26:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008f2c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	2201      	movs	r2, #1
 8008f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8008f3c:	2301      	movs	r3, #1
 8008f3e:	e09d      	b.n	800907c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f44:	0b9b      	lsrs	r3, r3, #14
 8008f46:	b2db      	uxtb	r3, r3
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	b2da      	uxtb	r2, r3
 8008f4e:	683b      	ldr	r3, [r7, #0]
 8008f50:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f56:	09db      	lsrs	r3, r3, #7
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f5e:	b2da      	uxtb	r2, r3
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008f68:	b2db      	uxtb	r3, r3
 8008f6a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f6e:	b2da      	uxtb	r2, r3
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f78:	0fdb      	lsrs	r3, r3, #31
 8008f7a:	b2da      	uxtb	r2, r3
 8008f7c:	683b      	ldr	r3, [r7, #0]
 8008f7e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f84:	0f5b      	lsrs	r3, r3, #29
 8008f86:	b2db      	uxtb	r3, r3
 8008f88:	f003 0303 	and.w	r3, r3, #3
 8008f8c:	b2da      	uxtb	r2, r3
 8008f8e:	683b      	ldr	r3, [r7, #0]
 8008f90:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008f96:	0e9b      	lsrs	r3, r3, #26
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	f003 0307 	and.w	r3, r3, #7
 8008f9e:	b2da      	uxtb	r2, r3
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fa8:	0d9b      	lsrs	r3, r3, #22
 8008faa:	b2db      	uxtb	r3, r3
 8008fac:	f003 030f 	and.w	r3, r3, #15
 8008fb0:	b2da      	uxtb	r2, r3
 8008fb2:	683b      	ldr	r3, [r7, #0]
 8008fb4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fba:	0d5b      	lsrs	r3, r3, #21
 8008fbc:	b2db      	uxtb	r3, r3
 8008fbe:	f003 0301 	and.w	r3, r3, #1
 8008fc2:	b2da      	uxtb	r2, r3
 8008fc4:	683b      	ldr	r3, [r7, #0]
 8008fc6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fd6:	0c1b      	lsrs	r3, r3, #16
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	f003 0301 	and.w	r3, r3, #1
 8008fde:	b2da      	uxtb	r2, r3
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008fea:	0bdb      	lsrs	r3, r3, #15
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	f003 0301 	and.w	r3, r3, #1
 8008ff2:	b2da      	uxtb	r2, r3
 8008ff4:	683b      	ldr	r3, [r7, #0]
 8008ff6:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ffe:	0b9b      	lsrs	r3, r3, #14
 8009000:	b2db      	uxtb	r3, r3
 8009002:	f003 0301 	and.w	r3, r3, #1
 8009006:	b2da      	uxtb	r2, r3
 8009008:	683b      	ldr	r3, [r7, #0]
 800900a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009012:	0b5b      	lsrs	r3, r3, #13
 8009014:	b2db      	uxtb	r3, r3
 8009016:	f003 0301 	and.w	r3, r3, #1
 800901a:	b2da      	uxtb	r2, r3
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009026:	0b1b      	lsrs	r3, r3, #12
 8009028:	b2db      	uxtb	r3, r3
 800902a:	f003 0301 	and.w	r3, r3, #1
 800902e:	b2da      	uxtb	r2, r3
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800903a:	0a9b      	lsrs	r3, r3, #10
 800903c:	b2db      	uxtb	r3, r3
 800903e:	f003 0303 	and.w	r3, r3, #3
 8009042:	b2da      	uxtb	r2, r3
 8009044:	683b      	ldr	r3, [r7, #0]
 8009046:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800904e:	0a1b      	lsrs	r3, r3, #8
 8009050:	b2db      	uxtb	r3, r3
 8009052:	f003 0303 	and.w	r3, r3, #3
 8009056:	b2da      	uxtb	r2, r3
 8009058:	683b      	ldr	r3, [r7, #0]
 800905a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009062:	085b      	lsrs	r3, r3, #1
 8009064:	b2db      	uxtb	r3, r3
 8009066:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800906a:	b2da      	uxtb	r2, r3
 800906c:	683b      	ldr	r3, [r7, #0]
 800906e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	2201      	movs	r2, #1
 8009076:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	370c      	adds	r7, #12
 8009080:	46bd      	mov	sp, r7
 8009082:	bc80      	pop	{r7}
 8009084:	4770      	bx	lr
 8009086:	bf00      	nop
 8009088:	004005ff 	.word	0x004005ff

0800908c <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
 8009094:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80090a2:	683b      	ldr	r3, [r7, #0]
 80090a4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80090aa:	683b      	ldr	r3, [r7, #0]
 80090ac:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80090b2:	683b      	ldr	r3, [r7, #0]
 80090b4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80090ba:	683b      	ldr	r3, [r7, #0]
 80090bc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80090d2:	683b      	ldr	r3, [r7, #0]
 80090d4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80090d6:	2300      	movs	r3, #0
}
 80090d8:	4618      	mov	r0, r3
 80090da:	370c      	adds	r7, #12
 80090dc:	46bd      	mov	sp, r7
 80090de:	bc80      	pop	{r7}
 80090e0:	4770      	bx	lr
	...

080090e4 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 80090e4:	b5b0      	push	{r4, r5, r7, lr}
 80090e6:	b08e      	sub	sp, #56	; 0x38
 80090e8:	af04      	add	r7, sp, #16
 80090ea:	6078      	str	r0, [r7, #4]
 80090ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2203      	movs	r2, #3
 80090f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80090fa:	2b03      	cmp	r3, #3
 80090fc:	d02e      	beq.n	800915c <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009104:	d106      	bne.n	8009114 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800910a:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800910e:	687b      	ldr	r3, [r7, #4]
 8009110:	639a      	str	r2, [r3, #56]	; 0x38
 8009112:	e029      	b.n	8009168 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8009114:	683b      	ldr	r3, [r7, #0]
 8009116:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800911a:	d10a      	bne.n	8009132 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800911c:	6878      	ldr	r0, [r7, #4]
 800911e:	f000 fa6f 	bl	8009600 <SD_WideBus_Enable>
 8009122:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009128:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912a:	431a      	orrs	r2, r3
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	639a      	str	r2, [r3, #56]	; 0x38
 8009130:	e01a      	b.n	8009168 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009132:	683b      	ldr	r3, [r7, #0]
 8009134:	2b00      	cmp	r3, #0
 8009136:	d10a      	bne.n	800914e <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8009138:	6878      	ldr	r0, [r7, #4]
 800913a:	f000 faac 	bl	8009696 <SD_WideBus_Disable>
 800913e:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009144:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009146:	431a      	orrs	r2, r3
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	639a      	str	r2, [r3, #56]	; 0x38
 800914c:	e00c      	b.n	8009168 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009152:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	639a      	str	r2, [r3, #56]	; 0x38
 800915a:	e005      	b.n	8009168 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009160:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800916c:	2b00      	cmp	r3, #0
 800916e:	d009      	beq.n	8009184 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	681b      	ldr	r3, [r3, #0]
 8009174:	4a18      	ldr	r2, [pc, #96]	; (80091d8 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8009176:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8009180:	2301      	movs	r3, #1
 8009182:	e024      	b.n	80091ce <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	685b      	ldr	r3, [r3, #4]
 8009188:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	68db      	ldr	r3, [r3, #12]
 8009194:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	699b      	ldr	r3, [r3, #24]
 80091a4:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	681d      	ldr	r5, [r3, #0]
 80091aa:	466c      	mov	r4, sp
 80091ac:	f107 0318 	add.w	r3, r7, #24
 80091b0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80091b4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80091b8:	f107 030c 	add.w	r3, r7, #12
 80091bc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80091be:	4628      	mov	r0, r5
 80091c0:	f001 fba6 	bl	800a910 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80091cc:	2300      	movs	r3, #0
}
 80091ce:	4618      	mov	r0, r3
 80091d0:	3728      	adds	r7, #40	; 0x28
 80091d2:	46bd      	mov	sp, r7
 80091d4:	bdb0      	pop	{r4, r5, r7, pc}
 80091d6:	bf00      	nop
 80091d8:	004005ff 	.word	0x004005ff

080091dc <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 80091dc:	b580      	push	{r7, lr}
 80091de:	b086      	sub	sp, #24
 80091e0:	af00      	add	r7, sp, #0
 80091e2:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 80091e4:	2300      	movs	r3, #0
 80091e6:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 80091e8:	f107 030c 	add.w	r3, r7, #12
 80091ec:	4619      	mov	r1, r3
 80091ee:	6878      	ldr	r0, [r7, #4]
 80091f0:	f000 f9de 	bl	80095b0 <SD_SendStatus>
 80091f4:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80091f6:	697b      	ldr	r3, [r7, #20]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d005      	beq.n	8009208 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009200:	697b      	ldr	r3, [r7, #20]
 8009202:	431a      	orrs	r2, r3
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	0a5b      	lsrs	r3, r3, #9
 800920c:	f003 030f 	and.w	r3, r3, #15
 8009210:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8009212:	693b      	ldr	r3, [r7, #16]
}
 8009214:	4618      	mov	r0, r3
 8009216:	3718      	adds	r7, #24
 8009218:	46bd      	mov	sp, r7
 800921a:	bd80      	pop	{r7, pc}

0800921c <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800921c:	b580      	push	{r7, lr}
 800921e:	b084      	sub	sp, #16
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009228:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800922a:	68fb      	ldr	r3, [r7, #12]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f240 523a 	movw	r2, #1338	; 0x53a
 8009232:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8009234:	68f8      	ldr	r0, [r7, #12]
 8009236:	f7ff ffd1 	bl	80091dc <HAL_SD_GetCardState>
 800923a:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2201      	movs	r2, #1
 8009240:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	2200      	movs	r2, #0
 8009248:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800924a:	68bb      	ldr	r3, [r7, #8]
 800924c:	2b06      	cmp	r3, #6
 800924e:	d002      	beq.n	8009256 <SD_DMATxAbort+0x3a>
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	2b05      	cmp	r3, #5
 8009254:	d10a      	bne.n	800926c <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4618      	mov	r0, r3
 800925c:	f001 fcd6 	bl	800ac0c <SDMMC_CmdStopTransfer>
 8009260:	4602      	mov	r2, r0
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009266:	431a      	orrs	r2, r3
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009270:	2b00      	cmp	r3, #0
 8009272:	d103      	bne.n	800927c <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8009274:	68f8      	ldr	r0, [r7, #12]
 8009276:	f003 fd07 	bl	800cc88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800927a:	e002      	b.n	8009282 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800927c:	68f8      	ldr	r0, [r7, #12]
 800927e:	f7ff fd57 	bl	8008d30 <HAL_SD_ErrorCallback>
}
 8009282:	bf00      	nop
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}

0800928a <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b084      	sub	sp, #16
 800928e:	af00      	add	r7, sp, #0
 8009290:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009296:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	f240 523a 	movw	r2, #1338	; 0x53a
 80092a0:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80092a2:	68f8      	ldr	r0, [r7, #12]
 80092a4:	f7ff ff9a 	bl	80091dc <HAL_SD_GetCardState>
 80092a8:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	2201      	movs	r2, #1
 80092ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	2200      	movs	r2, #0
 80092b6:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	2b06      	cmp	r3, #6
 80092bc:	d002      	beq.n	80092c4 <SD_DMARxAbort+0x3a>
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	2b05      	cmp	r3, #5
 80092c2:	d10a      	bne.n	80092da <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	4618      	mov	r0, r3
 80092ca:	f001 fc9f 	bl	800ac0c <SDMMC_CmdStopTransfer>
 80092ce:	4602      	mov	r2, r0
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092d4:	431a      	orrs	r2, r3
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d103      	bne.n	80092ea <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80092e2:	68f8      	ldr	r0, [r7, #12]
 80092e4:	f003 fcd0 	bl	800cc88 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80092e8:	e002      	b.n	80092f0 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80092ea:	68f8      	ldr	r0, [r7, #12]
 80092ec:	f7ff fd20 	bl	8008d30 <HAL_SD_ErrorCallback>
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}

080092f8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80092f8:	b5b0      	push	{r4, r5, r7, lr}
 80092fa:	b094      	sub	sp, #80	; 0x50
 80092fc:	af04      	add	r7, sp, #16
 80092fe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 8009300:	2301      	movs	r3, #1
 8009302:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	681b      	ldr	r3, [r3, #0]
 8009308:	4618      	mov	r0, r3
 800930a:	f001 fb56 	bl	800a9ba <SDIO_GetPowerState>
 800930e:	4603      	mov	r3, r0
 8009310:	2b00      	cmp	r3, #0
 8009312:	d102      	bne.n	800931a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009314:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8009318:	e0b7      	b.n	800948a <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800931e:	2b03      	cmp	r3, #3
 8009320:	d02f      	beq.n	8009382 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4618      	mov	r0, r3
 8009328:	f001 fd7a 	bl	800ae20 <SDMMC_CmdSendCID>
 800932c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800932e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009330:	2b00      	cmp	r3, #0
 8009332:	d001      	beq.n	8009338 <SD_InitCard+0x40>
    {
      return errorstate;
 8009334:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009336:	e0a8      	b.n	800948a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	2100      	movs	r1, #0
 800933e:	4618      	mov	r0, r3
 8009340:	f001 fb7d 	bl	800aa3e <SDIO_GetResponse>
 8009344:	4602      	mov	r2, r0
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	2104      	movs	r1, #4
 8009350:	4618      	mov	r0, r3
 8009352:	f001 fb74 	bl	800aa3e <SDIO_GetResponse>
 8009356:	4602      	mov	r2, r0
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2108      	movs	r1, #8
 8009362:	4618      	mov	r0, r3
 8009364:	f001 fb6b 	bl	800aa3e <SDIO_GetResponse>
 8009368:	4602      	mov	r2, r0
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	210c      	movs	r1, #12
 8009374:	4618      	mov	r0, r3
 8009376:	f001 fb62 	bl	800aa3e <SDIO_GetResponse>
 800937a:	4602      	mov	r2, r0
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009386:	2b03      	cmp	r3, #3
 8009388:	d00d      	beq.n	80093a6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	f107 020e 	add.w	r2, r7, #14
 8009392:	4611      	mov	r1, r2
 8009394:	4618      	mov	r0, r3
 8009396:	f001 fd80 	bl	800ae9a <SDMMC_CmdSetRelAdd>
 800939a:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800939c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d001      	beq.n	80093a6 <SD_InitCard+0xae>
    {
      return errorstate;
 80093a2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093a4:	e071      	b.n	800948a <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d036      	beq.n	800941c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 80093ae:	89fb      	ldrh	r3, [r7, #14]
 80093b0:	461a      	mov	r2, r3
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681a      	ldr	r2, [r3, #0]
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80093be:	041b      	lsls	r3, r3, #16
 80093c0:	4619      	mov	r1, r3
 80093c2:	4610      	mov	r0, r2
 80093c4:	f001 fd4a 	bl	800ae5c <SDMMC_CmdSendCSD>
 80093c8:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80093ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d001      	beq.n	80093d4 <SD_InitCard+0xdc>
    {
      return errorstate;
 80093d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80093d2:	e05a      	b.n	800948a <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	2100      	movs	r1, #0
 80093da:	4618      	mov	r0, r3
 80093dc:	f001 fb2f 	bl	800aa3e <SDIO_GetResponse>
 80093e0:	4602      	mov	r2, r0
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2104      	movs	r1, #4
 80093ec:	4618      	mov	r0, r3
 80093ee:	f001 fb26 	bl	800aa3e <SDIO_GetResponse>
 80093f2:	4602      	mov	r2, r0
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	2108      	movs	r1, #8
 80093fe:	4618      	mov	r0, r3
 8009400:	f001 fb1d 	bl	800aa3e <SDIO_GetResponse>
 8009404:	4602      	mov	r2, r0
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	210c      	movs	r1, #12
 8009410:	4618      	mov	r0, r3
 8009412:	f001 fb14 	bl	800aa3e <SDIO_GetResponse>
 8009416:	4602      	mov	r2, r0
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	2104      	movs	r1, #4
 8009422:	4618      	mov	r0, r3
 8009424:	f001 fb0b 	bl	800aa3e <SDIO_GetResponse>
 8009428:	4603      	mov	r3, r0
 800942a:	0d1a      	lsrs	r2, r3, #20
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8009430:	f107 0310 	add.w	r3, r7, #16
 8009434:	4619      	mov	r1, r3
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f7ff fc84 	bl	8008d44 <HAL_SD_GetCardCSD>
 800943c:	4603      	mov	r3, r0
 800943e:	2b00      	cmp	r3, #0
 8009440:	d002      	beq.n	8009448 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009442:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009446:	e020      	b.n	800948a <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	6819      	ldr	r1, [r3, #0]
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009450:	041b      	lsls	r3, r3, #16
 8009452:	f04f 0400 	mov.w	r4, #0
 8009456:	461a      	mov	r2, r3
 8009458:	4623      	mov	r3, r4
 800945a:	4608      	mov	r0, r1
 800945c:	f001 fbf8 	bl	800ac50 <SDMMC_CmdSelDesel>
 8009460:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009462:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009464:	2b00      	cmp	r3, #0
 8009466:	d001      	beq.n	800946c <SD_InitCard+0x174>
  {
    return errorstate;
 8009468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800946a:	e00e      	b.n	800948a <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681d      	ldr	r5, [r3, #0]
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	466c      	mov	r4, sp
 8009474:	f103 0210 	add.w	r2, r3, #16
 8009478:	ca07      	ldmia	r2, {r0, r1, r2}
 800947a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800947e:	3304      	adds	r3, #4
 8009480:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009482:	4628      	mov	r0, r5
 8009484:	f001 fa44 	bl	800a910 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8009488:	2300      	movs	r3, #0
}
 800948a:	4618      	mov	r0, r3
 800948c:	3740      	adds	r7, #64	; 0x40
 800948e:	46bd      	mov	sp, r7
 8009490:	bdb0      	pop	{r4, r5, r7, pc}
	...

08009494 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b086      	sub	sp, #24
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800949c:	2300      	movs	r3, #0
 800949e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 80094a0:	2300      	movs	r3, #0
 80094a2:	617b      	str	r3, [r7, #20]
 80094a4:	2300      	movs	r3, #0
 80094a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	4618      	mov	r0, r3
 80094ae:	f001 fbf2 	bl	800ac96 <SDMMC_CmdGoIdleState>
 80094b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	d001      	beq.n	80094be <SD_PowerON+0x2a>
  {
    return errorstate;
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	e072      	b.n	80095a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	4618      	mov	r0, r3
 80094c4:	f001 fc05 	bl	800acd2 <SDMMC_CmdOperCond>
 80094c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d00d      	beq.n	80094ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	4618      	mov	r0, r3
 80094dc:	f001 fbdb 	bl	800ac96 <SDMMC_CmdGoIdleState>
 80094e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d004      	beq.n	80094f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	e05b      	b.n	80095a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2201      	movs	r2, #1
 80094f0:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80094f6:	2b01      	cmp	r3, #1
 80094f8:	d137      	bne.n	800956a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	2100      	movs	r1, #0
 8009500:	4618      	mov	r0, r3
 8009502:	f001 fc05 	bl	800ad10 <SDMMC_CmdAppCommand>
 8009506:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	2b00      	cmp	r3, #0
 800950c:	d02d      	beq.n	800956a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800950e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009512:	e047      	b.n	80095a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	2100      	movs	r1, #0
 800951a:	4618      	mov	r0, r3
 800951c:	f001 fbf8 	bl	800ad10 <SDMMC_CmdAppCommand>
 8009520:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2b00      	cmp	r3, #0
 8009526:	d001      	beq.n	800952c <SD_PowerON+0x98>
    {
      return errorstate;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	e03b      	b.n	80095a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	491e      	ldr	r1, [pc, #120]	; (80095ac <SD_PowerON+0x118>)
 8009532:	4618      	mov	r0, r3
 8009534:	f001 fc0e 	bl	800ad54 <SDMMC_CmdAppOperCommand>
 8009538:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d002      	beq.n	8009546 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009540:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009544:	e02e      	b.n	80095a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2100      	movs	r1, #0
 800954c:	4618      	mov	r0, r3
 800954e:	f001 fa76 	bl	800aa3e <SDIO_GetResponse>
 8009552:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009554:	697b      	ldr	r3, [r7, #20]
 8009556:	0fdb      	lsrs	r3, r3, #31
 8009558:	2b01      	cmp	r3, #1
 800955a:	d101      	bne.n	8009560 <SD_PowerON+0xcc>
 800955c:	2301      	movs	r3, #1
 800955e:	e000      	b.n	8009562 <SD_PowerON+0xce>
 8009560:	2300      	movs	r3, #0
 8009562:	613b      	str	r3, [r7, #16]

    count++;
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	3301      	adds	r3, #1
 8009568:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800956a:	68bb      	ldr	r3, [r7, #8]
 800956c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009570:	4293      	cmp	r3, r2
 8009572:	d802      	bhi.n	800957a <SD_PowerON+0xe6>
 8009574:	693b      	ldr	r3, [r7, #16]
 8009576:	2b00      	cmp	r3, #0
 8009578:	d0cc      	beq.n	8009514 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8009580:	4293      	cmp	r3, r2
 8009582:	d902      	bls.n	800958a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009584:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009588:	e00c      	b.n	80095a4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800958a:	697b      	ldr	r3, [r7, #20]
 800958c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009590:	2b00      	cmp	r3, #0
 8009592:	d003      	beq.n	800959c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	2201      	movs	r2, #1
 8009598:	645a      	str	r2, [r3, #68]	; 0x44
 800959a:	e002      	b.n	80095a2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	2200      	movs	r2, #0
 80095a0:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 80095a2:	2300      	movs	r3, #0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3718      	adds	r7, #24
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}
 80095ac:	c1100000 	.word	0xc1100000

080095b0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]
 80095b8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d102      	bne.n	80095c6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80095c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80095c4:	e018      	b.n	80095f8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80095ce:	041b      	lsls	r3, r3, #16
 80095d0:	4619      	mov	r1, r3
 80095d2:	4610      	mov	r0, r2
 80095d4:	f001 fc82 	bl	800aedc <SDMMC_CmdSendStatus>
 80095d8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d001      	beq.n	80095e4 <SD_SendStatus+0x34>
  {
    return errorstate;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	e009      	b.n	80095f8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	2100      	movs	r1, #0
 80095ea:	4618      	mov	r0, r3
 80095ec:	f001 fa27 	bl	800aa3e <SDIO_GetResponse>
 80095f0:	4602      	mov	r2, r0
 80095f2:	683b      	ldr	r3, [r7, #0]
 80095f4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80095f6:	2300      	movs	r3, #0
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	3710      	adds	r7, #16
 80095fc:	46bd      	mov	sp, r7
 80095fe:	bd80      	pop	{r7, pc}

08009600 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009600:	b580      	push	{r7, lr}
 8009602:	b086      	sub	sp, #24
 8009604:	af00      	add	r7, sp, #0
 8009606:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
 800960c:	2300      	movs	r3, #0
 800960e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	2100      	movs	r1, #0
 8009616:	4618      	mov	r0, r3
 8009618:	f001 fa11 	bl	800aa3e <SDIO_GetResponse>
 800961c:	4603      	mov	r3, r0
 800961e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009622:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009626:	d102      	bne.n	800962e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009628:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800962c:	e02f      	b.n	800968e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800962e:	f107 030c 	add.w	r3, r7, #12
 8009632:	4619      	mov	r1, r3
 8009634:	6878      	ldr	r0, [r7, #4]
 8009636:	f000 f879 	bl	800972c <SD_FindSCR>
 800963a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800963c:	697b      	ldr	r3, [r7, #20]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d001      	beq.n	8009646 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009642:	697b      	ldr	r3, [r7, #20]
 8009644:	e023      	b.n	800968e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009646:	693b      	ldr	r3, [r7, #16]
 8009648:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800964c:	2b00      	cmp	r3, #0
 800964e:	d01c      	beq.n	800968a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681a      	ldr	r2, [r3, #0]
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009658:	041b      	lsls	r3, r3, #16
 800965a:	4619      	mov	r1, r3
 800965c:	4610      	mov	r0, r2
 800965e:	f001 fb57 	bl	800ad10 <SDMMC_CmdAppCommand>
 8009662:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009664:	697b      	ldr	r3, [r7, #20]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d001      	beq.n	800966e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800966a:	697b      	ldr	r3, [r7, #20]
 800966c:	e00f      	b.n	800968e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	2102      	movs	r1, #2
 8009674:	4618      	mov	r0, r3
 8009676:	f001 fb90 	bl	800ad9a <SDMMC_CmdBusWidth>
 800967a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800967c:	697b      	ldr	r3, [r7, #20]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d001      	beq.n	8009686 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009682:	697b      	ldr	r3, [r7, #20]
 8009684:	e003      	b.n	800968e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009686:	2300      	movs	r3, #0
 8009688:	e001      	b.n	800968e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800968a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800968e:	4618      	mov	r0, r3
 8009690:	3718      	adds	r7, #24
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}

08009696 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009696:	b580      	push	{r7, lr}
 8009698:	b086      	sub	sp, #24
 800969a:	af00      	add	r7, sp, #0
 800969c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800969e:	2300      	movs	r3, #0
 80096a0:	60fb      	str	r3, [r7, #12]
 80096a2:	2300      	movs	r3, #0
 80096a4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2100      	movs	r1, #0
 80096ac:	4618      	mov	r0, r3
 80096ae:	f001 f9c6 	bl	800aa3e <SDIO_GetResponse>
 80096b2:	4603      	mov	r3, r0
 80096b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80096b8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80096bc:	d102      	bne.n	80096c4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80096be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80096c2:	e02f      	b.n	8009724 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80096c4:	f107 030c 	add.w	r3, r7, #12
 80096c8:	4619      	mov	r1, r3
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 f82e 	bl	800972c <SD_FindSCR>
 80096d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80096d2:	697b      	ldr	r3, [r7, #20]
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d001      	beq.n	80096dc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80096d8:	697b      	ldr	r3, [r7, #20]
 80096da:	e023      	b.n	8009724 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d01c      	beq.n	8009720 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	681a      	ldr	r2, [r3, #0]
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80096ee:	041b      	lsls	r3, r3, #16
 80096f0:	4619      	mov	r1, r3
 80096f2:	4610      	mov	r0, r2
 80096f4:	f001 fb0c 	bl	800ad10 <SDMMC_CmdAppCommand>
 80096f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80096fa:	697b      	ldr	r3, [r7, #20]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d001      	beq.n	8009704 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009700:	697b      	ldr	r3, [r7, #20]
 8009702:	e00f      	b.n	8009724 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	2100      	movs	r1, #0
 800970a:	4618      	mov	r0, r3
 800970c:	f001 fb45 	bl	800ad9a <SDMMC_CmdBusWidth>
 8009710:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009712:	697b      	ldr	r3, [r7, #20]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d001      	beq.n	800971c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	e003      	b.n	8009724 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800971c:	2300      	movs	r3, #0
 800971e:	e001      	b.n	8009724 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009720:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8009724:	4618      	mov	r0, r3
 8009726:	3718      	adds	r7, #24
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800972c:	b590      	push	{r4, r7, lr}
 800972e:	b08f      	sub	sp, #60	; 0x3c
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009736:	f7f9 f89b 	bl	8002870 <HAL_GetTick>
 800973a:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800973c:	2300      	movs	r3, #0
 800973e:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009740:	2300      	movs	r3, #0
 8009742:	60bb      	str	r3, [r7, #8]
 8009744:	2300      	movs	r3, #0
 8009746:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	2108      	movs	r1, #8
 8009752:	4618      	mov	r0, r3
 8009754:	f001 f9b0 	bl	800aab8 <SDMMC_CmdBlockLength>
 8009758:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800975a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800975c:	2b00      	cmp	r3, #0
 800975e:	d001      	beq.n	8009764 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009760:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009762:	e0a9      	b.n	80098b8 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681a      	ldr	r2, [r3, #0]
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800976c:	041b      	lsls	r3, r3, #16
 800976e:	4619      	mov	r1, r3
 8009770:	4610      	mov	r0, r2
 8009772:	f001 facd 	bl	800ad10 <SDMMC_CmdAppCommand>
 8009776:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009778:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800977a:	2b00      	cmp	r3, #0
 800977c:	d001      	beq.n	8009782 <SD_FindSCR+0x56>
  {
    return errorstate;
 800977e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009780:	e09a      	b.n	80098b8 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009782:	f04f 33ff 	mov.w	r3, #4294967295
 8009786:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009788:	2308      	movs	r3, #8
 800978a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800978c:	2330      	movs	r3, #48	; 0x30
 800978e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009790:	2302      	movs	r3, #2
 8009792:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009794:	2300      	movs	r3, #0
 8009796:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009798:	2301      	movs	r3, #1
 800979a:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	f107 0210 	add.w	r2, r7, #16
 80097a4:	4611      	mov	r1, r2
 80097a6:	4618      	mov	r0, r3
 80097a8:	f001 f95b 	bl	800aa62 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	4618      	mov	r0, r3
 80097b2:	f001 fb14 	bl	800adde <SDMMC_CmdSendSCR>
 80097b6:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80097b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d022      	beq.n	8009804 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80097be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097c0:	e07a      	b.n	80098b8 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097c8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d00e      	beq.n	80097ee <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6819      	ldr	r1, [r3, #0]
 80097d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097d6:	009b      	lsls	r3, r3, #2
 80097d8:	f107 0208 	add.w	r2, r7, #8
 80097dc:	18d4      	adds	r4, r2, r3
 80097de:	4608      	mov	r0, r1
 80097e0:	f001 f8c0 	bl	800a964 <SDIO_ReadFIFO>
 80097e4:	4603      	mov	r3, r0
 80097e6:	6023      	str	r3, [r4, #0]
      index++;
 80097e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097ea:	3301      	adds	r3, #1
 80097ec:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80097ee:	f7f9 f83f 	bl	8002870 <HAL_GetTick>
 80097f2:	4602      	mov	r2, r0
 80097f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097f6:	1ad3      	subs	r3, r2, r3
 80097f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097fc:	d102      	bne.n	8009804 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80097fe:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009802:	e059      	b.n	80098b8 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800980a:	f240 432a 	movw	r3, #1066	; 0x42a
 800980e:	4013      	ands	r3, r2
 8009810:	2b00      	cmp	r3, #0
 8009812:	d0d6      	beq.n	80097c2 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800981a:	f003 0308 	and.w	r3, r3, #8
 800981e:	2b00      	cmp	r3, #0
 8009820:	d005      	beq.n	800982e <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	681b      	ldr	r3, [r3, #0]
 8009826:	2208      	movs	r2, #8
 8009828:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800982a:	2308      	movs	r3, #8
 800982c:	e044      	b.n	80098b8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009834:	f003 0302 	and.w	r3, r3, #2
 8009838:	2b00      	cmp	r3, #0
 800983a:	d005      	beq.n	8009848 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	681b      	ldr	r3, [r3, #0]
 8009840:	2202      	movs	r2, #2
 8009842:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009844:	2302      	movs	r3, #2
 8009846:	e037      	b.n	80098b8 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800984e:	f003 0320 	and.w	r3, r3, #32
 8009852:	2b00      	cmp	r3, #0
 8009854:	d005      	beq.n	8009862 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	2220      	movs	r2, #32
 800985c:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800985e:	2320      	movs	r3, #32
 8009860:	e02a      	b.n	80098b8 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f240 523a 	movw	r2, #1338	; 0x53a
 800986a:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	061a      	lsls	r2, r3, #24
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	021b      	lsls	r3, r3, #8
 8009874:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8009878:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	0a1b      	lsrs	r3, r3, #8
 800987e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009882:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	0e1b      	lsrs	r3, r3, #24
 8009888:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800988a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800988c:	601a      	str	r2, [r3, #0]
    scr++;
 800988e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009890:	3304      	adds	r3, #4
 8009892:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	061a      	lsls	r2, r3, #24
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	021b      	lsls	r3, r3, #8
 800989c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80098a0:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80098a2:	68bb      	ldr	r3, [r7, #8]
 80098a4:	0a1b      	lsrs	r3, r3, #8
 80098a6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098aa:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	0e1b      	lsrs	r3, r3, #24
 80098b0:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 80098b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098b4:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80098b6:	2300      	movs	r3, #0
}
 80098b8:	4618      	mov	r0, r3
 80098ba:	373c      	adds	r7, #60	; 0x3c
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd90      	pop	{r4, r7, pc}

080098c0 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b086      	sub	sp, #24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80098cc:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098d2:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80098d4:	693b      	ldr	r3, [r7, #16]
 80098d6:	2b00      	cmp	r3, #0
 80098d8:	d03f      	beq.n	800995a <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]
 80098de:	e033      	b.n	8009948 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	4618      	mov	r0, r3
 80098e6:	f001 f83d 	bl	800a964 <SDIO_ReadFIFO>
 80098ea:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	b2da      	uxtb	r2, r3
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	701a      	strb	r2, [r3, #0]
      tmp++;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	3301      	adds	r3, #1
 80098f8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80098fa:	693b      	ldr	r3, [r7, #16]
 80098fc:	3b01      	subs	r3, #1
 80098fe:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8009900:	68bb      	ldr	r3, [r7, #8]
 8009902:	0a1b      	lsrs	r3, r3, #8
 8009904:	b2da      	uxtb	r2, r3
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	701a      	strb	r2, [r3, #0]
      tmp++;
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	3301      	adds	r3, #1
 800990e:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009910:	693b      	ldr	r3, [r7, #16]
 8009912:	3b01      	subs	r3, #1
 8009914:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	0c1b      	lsrs	r3, r3, #16
 800991a:	b2da      	uxtb	r2, r3
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	3301      	adds	r3, #1
 8009924:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	3b01      	subs	r3, #1
 800992a:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800992c:	68bb      	ldr	r3, [r7, #8]
 800992e:	0e1b      	lsrs	r3, r3, #24
 8009930:	b2da      	uxtb	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	701a      	strb	r2, [r3, #0]
      tmp++;
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	3301      	adds	r3, #1
 800993a:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	3b01      	subs	r3, #1
 8009940:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8009942:	697b      	ldr	r3, [r7, #20]
 8009944:	3301      	adds	r3, #1
 8009946:	617b      	str	r3, [r7, #20]
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	2b07      	cmp	r3, #7
 800994c:	d9c8      	bls.n	80098e0 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	68fa      	ldr	r2, [r7, #12]
 8009952:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	693a      	ldr	r2, [r7, #16]
 8009958:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800995a:	bf00      	nop
 800995c:	3718      	adds	r7, #24
 800995e:	46bd      	mov	sp, r7
 8009960:	bd80      	pop	{r7, pc}

08009962 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8009962:	b580      	push	{r7, lr}
 8009964:	b086      	sub	sp, #24
 8009966:	af00      	add	r7, sp, #0
 8009968:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6a1b      	ldr	r3, [r3, #32]
 800996e:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009974:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8009976:	693b      	ldr	r3, [r7, #16]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d043      	beq.n	8009a04 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800997c:	2300      	movs	r3, #0
 800997e:	617b      	str	r3, [r7, #20]
 8009980:	e037      	b.n	80099f2 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	781b      	ldrb	r3, [r3, #0]
 8009986:	60bb      	str	r3, [r7, #8]
      tmp++;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	3301      	adds	r3, #1
 800998c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800998e:	693b      	ldr	r3, [r7, #16]
 8009990:	3b01      	subs	r3, #1
 8009992:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	781b      	ldrb	r3, [r3, #0]
 8009998:	021a      	lsls	r2, r3, #8
 800999a:	68bb      	ldr	r3, [r7, #8]
 800999c:	4313      	orrs	r3, r2
 800999e:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	3301      	adds	r3, #1
 80099a4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099a6:	693b      	ldr	r3, [r7, #16]
 80099a8:	3b01      	subs	r3, #1
 80099aa:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	781b      	ldrb	r3, [r3, #0]
 80099b0:	041a      	lsls	r2, r3, #16
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	4313      	orrs	r3, r2
 80099b6:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	3301      	adds	r3, #1
 80099bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099be:	693b      	ldr	r3, [r7, #16]
 80099c0:	3b01      	subs	r3, #1
 80099c2:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	781b      	ldrb	r3, [r3, #0]
 80099c8:	061a      	lsls	r2, r3, #24
 80099ca:	68bb      	ldr	r3, [r7, #8]
 80099cc:	4313      	orrs	r3, r2
 80099ce:	60bb      	str	r3, [r7, #8]
      tmp++;
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	3301      	adds	r3, #1
 80099d4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80099d6:	693b      	ldr	r3, [r7, #16]
 80099d8:	3b01      	subs	r3, #1
 80099da:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	f107 0208 	add.w	r2, r7, #8
 80099e4:	4611      	mov	r1, r2
 80099e6:	4618      	mov	r0, r3
 80099e8:	f000 ffc8 	bl	800a97c <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	3301      	adds	r3, #1
 80099f0:	617b      	str	r3, [r7, #20]
 80099f2:	697b      	ldr	r3, [r7, #20]
 80099f4:	2b07      	cmp	r3, #7
 80099f6:	d9c4      	bls.n	8009982 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	693a      	ldr	r2, [r7, #16]
 8009a02:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8009a04:	bf00      	nop
 8009a06:	3718      	adds	r7, #24
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	bd80      	pop	{r7, pc}

08009a0c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	2b00      	cmp	r3, #0
 8009a18:	d101      	bne.n	8009a1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009a1a:	2301      	movs	r3, #1
 8009a1c:	e07b      	b.n	8009b16 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d108      	bne.n	8009a38 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	685b      	ldr	r3, [r3, #4]
 8009a2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009a2e:	d009      	beq.n	8009a44 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2200      	movs	r2, #0
 8009a34:	61da      	str	r2, [r3, #28]
 8009a36:	e005      	b.n	8009a44 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2200      	movs	r2, #0
 8009a3c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	2200      	movs	r2, #0
 8009a42:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2200      	movs	r2, #0
 8009a48:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d106      	bne.n	8009a64 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	f7f8 fa78 	bl	8001f54 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2202      	movs	r2, #2
 8009a68:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	681a      	ldr	r2, [r3, #0]
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a7a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	685b      	ldr	r3, [r3, #4]
 8009a80:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009a84:	687b      	ldr	r3, [r7, #4]
 8009a86:	689b      	ldr	r3, [r3, #8]
 8009a88:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8009a8c:	431a      	orrs	r2, r3
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009a96:	431a      	orrs	r2, r3
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	691b      	ldr	r3, [r3, #16]
 8009a9c:	f003 0302 	and.w	r3, r3, #2
 8009aa0:	431a      	orrs	r2, r3
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	695b      	ldr	r3, [r3, #20]
 8009aa6:	f003 0301 	and.w	r3, r3, #1
 8009aaa:	431a      	orrs	r2, r3
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	699b      	ldr	r3, [r3, #24]
 8009ab0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009ab4:	431a      	orrs	r2, r3
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	69db      	ldr	r3, [r3, #28]
 8009aba:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009abe:	431a      	orrs	r2, r3
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	6a1b      	ldr	r3, [r3, #32]
 8009ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ac8:	ea42 0103 	orr.w	r1, r2, r3
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ad0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	430a      	orrs	r2, r1
 8009ada:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	699b      	ldr	r3, [r3, #24]
 8009ae0:	0c1b      	lsrs	r3, r3, #16
 8009ae2:	f003 0104 	and.w	r1, r3, #4
 8009ae6:	687b      	ldr	r3, [r7, #4]
 8009ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009aea:	f003 0210 	and.w	r2, r3, #16
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	430a      	orrs	r2, r1
 8009af4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	69da      	ldr	r2, [r3, #28]
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009b04:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2201      	movs	r2, #1
 8009b10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009b14:	2300      	movs	r3, #0
}
 8009b16:	4618      	mov	r0, r3
 8009b18:	3708      	adds	r7, #8
 8009b1a:	46bd      	mov	sp, r7
 8009b1c:	bd80      	pop	{r7, pc}
	...

08009b20 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009b20:	b580      	push	{r7, lr}
 8009b22:	b088      	sub	sp, #32
 8009b24:	af00      	add	r7, sp, #0
 8009b26:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	685b      	ldr	r3, [r3, #4]
 8009b2e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	689b      	ldr	r3, [r3, #8]
 8009b36:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	099b      	lsrs	r3, r3, #6
 8009b3c:	f003 0301 	and.w	r3, r3, #1
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d10f      	bne.n	8009b64 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b44:	69bb      	ldr	r3, [r7, #24]
 8009b46:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d00a      	beq.n	8009b64 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009b4e:	69fb      	ldr	r3, [r7, #28]
 8009b50:	099b      	lsrs	r3, r3, #6
 8009b52:	f003 0301 	and.w	r3, r3, #1
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d004      	beq.n	8009b64 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	4798      	blx	r3
    return;
 8009b62:	e0d8      	b.n	8009d16 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8009b64:	69bb      	ldr	r3, [r7, #24]
 8009b66:	085b      	lsrs	r3, r3, #1
 8009b68:	f003 0301 	and.w	r3, r3, #1
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d00a      	beq.n	8009b86 <HAL_SPI_IRQHandler+0x66>
 8009b70:	69fb      	ldr	r3, [r7, #28]
 8009b72:	09db      	lsrs	r3, r3, #7
 8009b74:	f003 0301 	and.w	r3, r3, #1
 8009b78:	2b00      	cmp	r3, #0
 8009b7a:	d004      	beq.n	8009b86 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b80:	6878      	ldr	r0, [r7, #4]
 8009b82:	4798      	blx	r3
    return;
 8009b84:	e0c7      	b.n	8009d16 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009b86:	69bb      	ldr	r3, [r7, #24]
 8009b88:	095b      	lsrs	r3, r3, #5
 8009b8a:	f003 0301 	and.w	r3, r3, #1
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d10c      	bne.n	8009bac <HAL_SPI_IRQHandler+0x8c>
 8009b92:	69bb      	ldr	r3, [r7, #24]
 8009b94:	099b      	lsrs	r3, r3, #6
 8009b96:	f003 0301 	and.w	r3, r3, #1
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d106      	bne.n	8009bac <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009b9e:	69bb      	ldr	r3, [r7, #24]
 8009ba0:	0a1b      	lsrs	r3, r3, #8
 8009ba2:	f003 0301 	and.w	r3, r3, #1
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	f000 80b5 	beq.w	8009d16 <HAL_SPI_IRQHandler+0x1f6>
 8009bac:	69fb      	ldr	r3, [r7, #28]
 8009bae:	095b      	lsrs	r3, r3, #5
 8009bb0:	f003 0301 	and.w	r3, r3, #1
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	f000 80ae 	beq.w	8009d16 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009bba:	69bb      	ldr	r3, [r7, #24]
 8009bbc:	099b      	lsrs	r3, r3, #6
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d023      	beq.n	8009c0e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009bcc:	b2db      	uxtb	r3, r3
 8009bce:	2b03      	cmp	r3, #3
 8009bd0:	d011      	beq.n	8009bf6 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009bd6:	f043 0204 	orr.w	r2, r3, #4
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bde:	2300      	movs	r3, #0
 8009be0:	617b      	str	r3, [r7, #20]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	617b      	str	r3, [r7, #20]
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	617b      	str	r3, [r7, #20]
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	e00b      	b.n	8009c0e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	613b      	str	r3, [r7, #16]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	68db      	ldr	r3, [r3, #12]
 8009c00:	613b      	str	r3, [r7, #16]
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	689b      	ldr	r3, [r3, #8]
 8009c08:	613b      	str	r3, [r7, #16]
 8009c0a:	693b      	ldr	r3, [r7, #16]
        return;
 8009c0c:	e083      	b.n	8009d16 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009c0e:	69bb      	ldr	r3, [r7, #24]
 8009c10:	095b      	lsrs	r3, r3, #5
 8009c12:	f003 0301 	and.w	r3, r3, #1
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d014      	beq.n	8009c44 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c1e:	f043 0201 	orr.w	r2, r3, #1
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8009c26:	2300      	movs	r3, #0
 8009c28:	60fb      	str	r3, [r7, #12]
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	689b      	ldr	r3, [r3, #8]
 8009c30:	60fb      	str	r3, [r7, #12]
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009c40:	601a      	str	r2, [r3, #0]
 8009c42:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8009c44:	69bb      	ldr	r3, [r7, #24]
 8009c46:	0a1b      	lsrs	r3, r3, #8
 8009c48:	f003 0301 	and.w	r3, r3, #1
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00c      	beq.n	8009c6a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c54:	f043 0208 	orr.w	r2, r3, #8
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	60bb      	str	r3, [r7, #8]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	681b      	ldr	r3, [r3, #0]
 8009c64:	689b      	ldr	r3, [r3, #8]
 8009c66:	60bb      	str	r3, [r7, #8]
 8009c68:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d050      	beq.n	8009d14 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	685a      	ldr	r2, [r3, #4]
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009c80:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	2201      	movs	r2, #1
 8009c86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8009c8a:	69fb      	ldr	r3, [r7, #28]
 8009c8c:	f003 0302 	and.w	r3, r3, #2
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d104      	bne.n	8009c9e <HAL_SPI_IRQHandler+0x17e>
 8009c94:	69fb      	ldr	r3, [r7, #28]
 8009c96:	f003 0301 	and.w	r3, r3, #1
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d034      	beq.n	8009d08 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	685a      	ldr	r2, [r3, #4]
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f022 0203 	bic.w	r2, r2, #3
 8009cac:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d011      	beq.n	8009cda <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cba:	4a18      	ldr	r2, [pc, #96]	; (8009d1c <HAL_SPI_IRQHandler+0x1fc>)
 8009cbc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009cc2:	4618      	mov	r0, r3
 8009cc4:	f7fa fb86 	bl	80043d4 <HAL_DMA_Abort_IT>
 8009cc8:	4603      	mov	r3, r0
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d005      	beq.n	8009cda <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009cce:	687b      	ldr	r3, [r7, #4]
 8009cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cd2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009cda:	687b      	ldr	r3, [r7, #4]
 8009cdc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d016      	beq.n	8009d10 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ce6:	4a0d      	ldr	r2, [pc, #52]	; (8009d1c <HAL_SPI_IRQHandler+0x1fc>)
 8009ce8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009cee:	4618      	mov	r0, r3
 8009cf0:	f7fa fb70 	bl	80043d4 <HAL_DMA_Abort_IT>
 8009cf4:	4603      	mov	r3, r0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cfe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8009d06:	e003      	b.n	8009d10 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f000 f809 	bl	8009d20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009d0e:	e000      	b.n	8009d12 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009d10:	bf00      	nop
    return;
 8009d12:	bf00      	nop
 8009d14:	bf00      	nop
  }
}
 8009d16:	3720      	adds	r7, #32
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}
 8009d1c:	08009d33 	.word	0x08009d33

08009d20 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009d20:	b480      	push	{r7}
 8009d22:	b083      	sub	sp, #12
 8009d24:	af00      	add	r7, sp, #0
 8009d26:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	bc80      	pop	{r7}
 8009d30:	4770      	bx	lr

08009d32 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009d32:	b580      	push	{r7, lr}
 8009d34:	b084      	sub	sp, #16
 8009d36:	af00      	add	r7, sp, #0
 8009d38:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d3e:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	2200      	movs	r2, #0
 8009d44:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	2200      	movs	r2, #0
 8009d4a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009d4c:	68f8      	ldr	r0, [r7, #12]
 8009d4e:	f7ff ffe7 	bl	8009d20 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009d52:	bf00      	nop
 8009d54:	3710      	adds	r7, #16
 8009d56:	46bd      	mov	sp, r7
 8009d58:	bd80      	pop	{r7, pc}

08009d5a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8009d5a:	b580      	push	{r7, lr}
 8009d5c:	b086      	sub	sp, #24
 8009d5e:	af00      	add	r7, sp, #0
 8009d60:	6078      	str	r0, [r7, #4]
 8009d62:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2b00      	cmp	r3, #0
 8009d68:	d101      	bne.n	8009d6e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009d6a:	2301      	movs	r3, #1
 8009d6c:	e097      	b.n	8009e9e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d74:	b2db      	uxtb	r3, r3
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d106      	bne.n	8009d88 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f7f8 f9ba 	bl	80020fc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	2202      	movs	r2, #2
 8009d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	681b      	ldr	r3, [r3, #0]
 8009d94:	689b      	ldr	r3, [r3, #8]
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	6812      	ldr	r2, [r2, #0]
 8009d9a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009d9e:	f023 0307 	bic.w	r3, r3, #7
 8009da2:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681a      	ldr	r2, [r3, #0]
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	3304      	adds	r3, #4
 8009dac:	4619      	mov	r1, r3
 8009dae:	4610      	mov	r0, r2
 8009db0:	f000 f906 	bl	8009fc0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	689b      	ldr	r3, [r3, #8]
 8009dba:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	699b      	ldr	r3, [r3, #24]
 8009dc2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	6a1b      	ldr	r3, [r3, #32]
 8009dca:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009dcc:	683b      	ldr	r3, [r7, #0]
 8009dce:	681b      	ldr	r3, [r3, #0]
 8009dd0:	697a      	ldr	r2, [r7, #20]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009dd6:	693b      	ldr	r3, [r7, #16]
 8009dd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ddc:	f023 0303 	bic.w	r3, r3, #3
 8009de0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009de2:	683b      	ldr	r3, [r7, #0]
 8009de4:	689a      	ldr	r2, [r3, #8]
 8009de6:	683b      	ldr	r3, [r7, #0]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	021b      	lsls	r3, r3, #8
 8009dec:	4313      	orrs	r3, r2
 8009dee:	693a      	ldr	r2, [r7, #16]
 8009df0:	4313      	orrs	r3, r2
 8009df2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009df4:	693b      	ldr	r3, [r7, #16]
 8009df6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8009dfa:	f023 030c 	bic.w	r3, r3, #12
 8009dfe:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009e00:	693b      	ldr	r3, [r7, #16]
 8009e02:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009e06:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8009e0a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009e0c:	683b      	ldr	r3, [r7, #0]
 8009e0e:	68da      	ldr	r2, [r3, #12]
 8009e10:	683b      	ldr	r3, [r7, #0]
 8009e12:	69db      	ldr	r3, [r3, #28]
 8009e14:	021b      	lsls	r3, r3, #8
 8009e16:	4313      	orrs	r3, r2
 8009e18:	693a      	ldr	r2, [r7, #16]
 8009e1a:	4313      	orrs	r3, r2
 8009e1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	691b      	ldr	r3, [r3, #16]
 8009e22:	011a      	lsls	r2, r3, #4
 8009e24:	683b      	ldr	r3, [r7, #0]
 8009e26:	6a1b      	ldr	r3, [r3, #32]
 8009e28:	031b      	lsls	r3, r3, #12
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	693a      	ldr	r2, [r7, #16]
 8009e2e:	4313      	orrs	r3, r2
 8009e30:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009e32:	68fb      	ldr	r3, [r7, #12]
 8009e34:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8009e38:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8009e40:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009e42:	683b      	ldr	r3, [r7, #0]
 8009e44:	685a      	ldr	r2, [r3, #4]
 8009e46:	683b      	ldr	r3, [r7, #0]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	011b      	lsls	r3, r3, #4
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	68fa      	ldr	r2, [r7, #12]
 8009e50:	4313      	orrs	r3, r2
 8009e52:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	697a      	ldr	r2, [r7, #20]
 8009e5a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	693a      	ldr	r2, [r7, #16]
 8009e62:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	68fa      	ldr	r2, [r7, #12]
 8009e6a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	2201      	movs	r2, #1
 8009e70:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	2201      	movs	r2, #1
 8009e78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	2201      	movs	r2, #1
 8009e80:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	2201      	movs	r2, #1
 8009e88:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	2201      	movs	r2, #1
 8009e90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2201      	movs	r2, #1
 8009e98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009e9c:	2300      	movs	r3, #0
}
 8009e9e:	4618      	mov	r0, r3
 8009ea0:	3718      	adds	r7, #24
 8009ea2:	46bd      	mov	sp, r7
 8009ea4:	bd80      	pop	{r7, pc}

08009ea6 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ea6:	b580      	push	{r7, lr}
 8009ea8:	b084      	sub	sp, #16
 8009eaa:	af00      	add	r7, sp, #0
 8009eac:	6078      	str	r0, [r7, #4]
 8009eae:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009eb6:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009ebe:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8009ec6:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8009ece:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009ed0:	683b      	ldr	r3, [r7, #0]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d110      	bne.n	8009ef8 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009ed6:	7bfb      	ldrb	r3, [r7, #15]
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	d102      	bne.n	8009ee2 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009edc:	7b7b      	ldrb	r3, [r7, #13]
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d001      	beq.n	8009ee6 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009ee2:	2301      	movs	r3, #1
 8009ee4:	e068      	b.n	8009fb8 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2202      	movs	r2, #2
 8009eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2202      	movs	r2, #2
 8009ef2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009ef6:	e031      	b.n	8009f5c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2b04      	cmp	r3, #4
 8009efc:	d110      	bne.n	8009f20 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009efe:	7bbb      	ldrb	r3, [r7, #14]
 8009f00:	2b01      	cmp	r3, #1
 8009f02:	d102      	bne.n	8009f0a <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f04:	7b3b      	ldrb	r3, [r7, #12]
 8009f06:	2b01      	cmp	r3, #1
 8009f08:	d001      	beq.n	8009f0e <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	e054      	b.n	8009fb8 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	2202      	movs	r2, #2
 8009f12:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	2202      	movs	r2, #2
 8009f1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009f1e:	e01d      	b.n	8009f5c <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f20:	7bfb      	ldrb	r3, [r7, #15]
 8009f22:	2b01      	cmp	r3, #1
 8009f24:	d108      	bne.n	8009f38 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f26:	7bbb      	ldrb	r3, [r7, #14]
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d105      	bne.n	8009f38 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f2c:	7b7b      	ldrb	r3, [r7, #13]
 8009f2e:	2b01      	cmp	r3, #1
 8009f30:	d102      	bne.n	8009f38 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f32:	7b3b      	ldrb	r3, [r7, #12]
 8009f34:	2b01      	cmp	r3, #1
 8009f36:	d001      	beq.n	8009f3c <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009f38:	2301      	movs	r3, #1
 8009f3a:	e03d      	b.n	8009fb8 <HAL_TIM_Encoder_Start+0x112>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2202      	movs	r2, #2
 8009f40:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2202      	movs	r2, #2
 8009f48:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2202      	movs	r2, #2
 8009f50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2202      	movs	r2, #2
 8009f58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d002      	beq.n	8009f68 <HAL_TIM_Encoder_Start+0xc2>
 8009f62:	2b04      	cmp	r3, #4
 8009f64:	d008      	beq.n	8009f78 <HAL_TIM_Encoder_Start+0xd2>
 8009f66:	e00f      	b.n	8009f88 <HAL_TIM_Encoder_Start+0xe2>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	2201      	movs	r2, #1
 8009f6e:	2100      	movs	r1, #0
 8009f70:	4618      	mov	r0, r3
 8009f72:	f000 f8c3 	bl	800a0fc <TIM_CCxChannelCmd>
      break;
 8009f76:	e016      	b.n	8009fa6 <HAL_TIM_Encoder_Start+0x100>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	2104      	movs	r1, #4
 8009f80:	4618      	mov	r0, r3
 8009f82:	f000 f8bb 	bl	800a0fc <TIM_CCxChannelCmd>
      break;
 8009f86:	e00e      	b.n	8009fa6 <HAL_TIM_Encoder_Start+0x100>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	2201      	movs	r2, #1
 8009f8e:	2100      	movs	r1, #0
 8009f90:	4618      	mov	r0, r3
 8009f92:	f000 f8b3 	bl	800a0fc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	2201      	movs	r2, #1
 8009f9c:	2104      	movs	r1, #4
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f000 f8ac 	bl	800a0fc <TIM_CCxChannelCmd>
      break;
 8009fa4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009fa6:	687b      	ldr	r3, [r7, #4]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	681a      	ldr	r2, [r3, #0]
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	f042 0201 	orr.w	r2, r2, #1
 8009fb4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009fb6:	2300      	movs	r3, #0
}
 8009fb8:	4618      	mov	r0, r3
 8009fba:	3710      	adds	r7, #16
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	bd80      	pop	{r7, pc}

08009fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009fc0:	b480      	push	{r7}
 8009fc2:	b085      	sub	sp, #20
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
 8009fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4a3f      	ldr	r2, [pc, #252]	; (800a0d0 <TIM_Base_SetConfig+0x110>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d013      	beq.n	800a000 <TIM_Base_SetConfig+0x40>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009fde:	d00f      	beq.n	800a000 <TIM_Base_SetConfig+0x40>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	4a3c      	ldr	r2, [pc, #240]	; (800a0d4 <TIM_Base_SetConfig+0x114>)
 8009fe4:	4293      	cmp	r3, r2
 8009fe6:	d00b      	beq.n	800a000 <TIM_Base_SetConfig+0x40>
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	4a3b      	ldr	r2, [pc, #236]	; (800a0d8 <TIM_Base_SetConfig+0x118>)
 8009fec:	4293      	cmp	r3, r2
 8009fee:	d007      	beq.n	800a000 <TIM_Base_SetConfig+0x40>
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	4a3a      	ldr	r2, [pc, #232]	; (800a0dc <TIM_Base_SetConfig+0x11c>)
 8009ff4:	4293      	cmp	r3, r2
 8009ff6:	d003      	beq.n	800a000 <TIM_Base_SetConfig+0x40>
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	4a39      	ldr	r2, [pc, #228]	; (800a0e0 <TIM_Base_SetConfig+0x120>)
 8009ffc:	4293      	cmp	r3, r2
 8009ffe:	d108      	bne.n	800a012 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a006:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a008:	683b      	ldr	r3, [r7, #0]
 800a00a:	685b      	ldr	r3, [r3, #4]
 800a00c:	68fa      	ldr	r2, [r7, #12]
 800a00e:	4313      	orrs	r3, r2
 800a010:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	4a2e      	ldr	r2, [pc, #184]	; (800a0d0 <TIM_Base_SetConfig+0x110>)
 800a016:	4293      	cmp	r3, r2
 800a018:	d02b      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a020:	d027      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	4a2b      	ldr	r2, [pc, #172]	; (800a0d4 <TIM_Base_SetConfig+0x114>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d023      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	4a2a      	ldr	r2, [pc, #168]	; (800a0d8 <TIM_Base_SetConfig+0x118>)
 800a02e:	4293      	cmp	r3, r2
 800a030:	d01f      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	4a29      	ldr	r2, [pc, #164]	; (800a0dc <TIM_Base_SetConfig+0x11c>)
 800a036:	4293      	cmp	r3, r2
 800a038:	d01b      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	4a28      	ldr	r2, [pc, #160]	; (800a0e0 <TIM_Base_SetConfig+0x120>)
 800a03e:	4293      	cmp	r3, r2
 800a040:	d017      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	4a27      	ldr	r2, [pc, #156]	; (800a0e4 <TIM_Base_SetConfig+0x124>)
 800a046:	4293      	cmp	r3, r2
 800a048:	d013      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	4a26      	ldr	r2, [pc, #152]	; (800a0e8 <TIM_Base_SetConfig+0x128>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d00f      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a25      	ldr	r2, [pc, #148]	; (800a0ec <TIM_Base_SetConfig+0x12c>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d00b      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a24      	ldr	r2, [pc, #144]	; (800a0f0 <TIM_Base_SetConfig+0x130>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d007      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	4a23      	ldr	r2, [pc, #140]	; (800a0f4 <TIM_Base_SetConfig+0x134>)
 800a066:	4293      	cmp	r3, r2
 800a068:	d003      	beq.n	800a072 <TIM_Base_SetConfig+0xb2>
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	4a22      	ldr	r2, [pc, #136]	; (800a0f8 <TIM_Base_SetConfig+0x138>)
 800a06e:	4293      	cmp	r3, r2
 800a070:	d108      	bne.n	800a084 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a078:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a07a:	683b      	ldr	r3, [r7, #0]
 800a07c:	68db      	ldr	r3, [r3, #12]
 800a07e:	68fa      	ldr	r2, [r7, #12]
 800a080:	4313      	orrs	r3, r2
 800a082:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a08a:	683b      	ldr	r3, [r7, #0]
 800a08c:	695b      	ldr	r3, [r3, #20]
 800a08e:	4313      	orrs	r3, r2
 800a090:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	68fa      	ldr	r2, [r7, #12]
 800a096:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a098:	683b      	ldr	r3, [r7, #0]
 800a09a:	689a      	ldr	r2, [r3, #8]
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	681a      	ldr	r2, [r3, #0]
 800a0a4:	687b      	ldr	r3, [r7, #4]
 800a0a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	4a09      	ldr	r2, [pc, #36]	; (800a0d0 <TIM_Base_SetConfig+0x110>)
 800a0ac:	4293      	cmp	r3, r2
 800a0ae:	d003      	beq.n	800a0b8 <TIM_Base_SetConfig+0xf8>
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	4a0b      	ldr	r2, [pc, #44]	; (800a0e0 <TIM_Base_SetConfig+0x120>)
 800a0b4:	4293      	cmp	r3, r2
 800a0b6:	d103      	bne.n	800a0c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a0b8:	683b      	ldr	r3, [r7, #0]
 800a0ba:	691a      	ldr	r2, [r3, #16]
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2201      	movs	r2, #1
 800a0c4:	615a      	str	r2, [r3, #20]
}
 800a0c6:	bf00      	nop
 800a0c8:	3714      	adds	r7, #20
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bc80      	pop	{r7}
 800a0ce:	4770      	bx	lr
 800a0d0:	40010000 	.word	0x40010000
 800a0d4:	40000400 	.word	0x40000400
 800a0d8:	40000800 	.word	0x40000800
 800a0dc:	40000c00 	.word	0x40000c00
 800a0e0:	40010400 	.word	0x40010400
 800a0e4:	40014000 	.word	0x40014000
 800a0e8:	40014400 	.word	0x40014400
 800a0ec:	40014800 	.word	0x40014800
 800a0f0:	40001800 	.word	0x40001800
 800a0f4:	40001c00 	.word	0x40001c00
 800a0f8:	40002000 	.word	0x40002000

0800a0fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b087      	sub	sp, #28
 800a100:	af00      	add	r7, sp, #0
 800a102:	60f8      	str	r0, [r7, #12]
 800a104:	60b9      	str	r1, [r7, #8]
 800a106:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a108:	68bb      	ldr	r3, [r7, #8]
 800a10a:	f003 031f 	and.w	r3, r3, #31
 800a10e:	2201      	movs	r2, #1
 800a110:	fa02 f303 	lsl.w	r3, r2, r3
 800a114:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a116:	68fb      	ldr	r3, [r7, #12]
 800a118:	6a1a      	ldr	r2, [r3, #32]
 800a11a:	697b      	ldr	r3, [r7, #20]
 800a11c:	43db      	mvns	r3, r3
 800a11e:	401a      	ands	r2, r3
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6a1a      	ldr	r2, [r3, #32]
 800a128:	68bb      	ldr	r3, [r7, #8]
 800a12a:	f003 031f 	and.w	r3, r3, #31
 800a12e:	6879      	ldr	r1, [r7, #4]
 800a130:	fa01 f303 	lsl.w	r3, r1, r3
 800a134:	431a      	orrs	r2, r3
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	621a      	str	r2, [r3, #32]
}
 800a13a:	bf00      	nop
 800a13c:	371c      	adds	r7, #28
 800a13e:	46bd      	mov	sp, r7
 800a140:	bc80      	pop	{r7}
 800a142:	4770      	bx	lr

0800a144 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a144:	b480      	push	{r7}
 800a146:	b085      	sub	sp, #20
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
 800a14c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a154:	2b01      	cmp	r3, #1
 800a156:	d101      	bne.n	800a15c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a158:	2302      	movs	r3, #2
 800a15a:	e05a      	b.n	800a212 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	2201      	movs	r2, #1
 800a160:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2202      	movs	r2, #2
 800a168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	685b      	ldr	r3, [r3, #4]
 800a172:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	681b      	ldr	r3, [r3, #0]
 800a178:	689b      	ldr	r3, [r3, #8]
 800a17a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a182:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	68fa      	ldr	r2, [r7, #12]
 800a18a:	4313      	orrs	r3, r2
 800a18c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	681b      	ldr	r3, [r3, #0]
 800a192:	68fa      	ldr	r2, [r7, #12]
 800a194:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a20      	ldr	r2, [pc, #128]	; (800a21c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d022      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1a8:	d01d      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	4a1c      	ldr	r2, [pc, #112]	; (800a220 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a1b0:	4293      	cmp	r3, r2
 800a1b2:	d018      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a1a      	ldr	r2, [pc, #104]	; (800a224 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d013      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	4a19      	ldr	r2, [pc, #100]	; (800a228 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d00e      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a17      	ldr	r2, [pc, #92]	; (800a22c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d009      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	681b      	ldr	r3, [r3, #0]
 800a1d6:	4a16      	ldr	r2, [pc, #88]	; (800a230 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d004      	beq.n	800a1e6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	4a14      	ldr	r2, [pc, #80]	; (800a234 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d10c      	bne.n	800a200 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a1ec:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	685b      	ldr	r3, [r3, #4]
 800a1f2:	68ba      	ldr	r2, [r7, #8]
 800a1f4:	4313      	orrs	r3, r2
 800a1f6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	681b      	ldr	r3, [r3, #0]
 800a1fc:	68ba      	ldr	r2, [r7, #8]
 800a1fe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2201      	movs	r2, #1
 800a204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a210:	2300      	movs	r3, #0
}
 800a212:	4618      	mov	r0, r3
 800a214:	3714      	adds	r7, #20
 800a216:	46bd      	mov	sp, r7
 800a218:	bc80      	pop	{r7}
 800a21a:	4770      	bx	lr
 800a21c:	40010000 	.word	0x40010000
 800a220:	40000400 	.word	0x40000400
 800a224:	40000800 	.word	0x40000800
 800a228:	40000c00 	.word	0x40000c00
 800a22c:	40010400 	.word	0x40010400
 800a230:	40014000 	.word	0x40014000
 800a234:	40001800 	.word	0x40001800

0800a238 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a238:	b580      	push	{r7, lr}
 800a23a:	b082      	sub	sp, #8
 800a23c:	af00      	add	r7, sp, #0
 800a23e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d101      	bne.n	800a24a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a246:	2301      	movs	r3, #1
 800a248:	e03f      	b.n	800a2ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a250:	b2db      	uxtb	r3, r3
 800a252:	2b00      	cmp	r3, #0
 800a254:	d106      	bne.n	800a264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2200      	movs	r2, #0
 800a25a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a25e:	6878      	ldr	r0, [r7, #4]
 800a260:	f7f7 ff94 	bl	800218c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a264:	687b      	ldr	r3, [r7, #4]
 800a266:	2224      	movs	r2, #36	; 0x24
 800a268:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	68da      	ldr	r2, [r3, #12]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a27a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 fa5d 	bl	800a73c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	691a      	ldr	r2, [r3, #16]
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	681b      	ldr	r3, [r3, #0]
 800a28c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a290:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	681b      	ldr	r3, [r3, #0]
 800a296:	695a      	ldr	r2, [r3, #20]
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a2a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68da      	ldr	r2, [r3, #12]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a2b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	2220      	movs	r2, #32
 800a2bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2220      	movs	r2, #32
 800a2c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3708      	adds	r7, #8
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
	...

0800a2d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b088      	sub	sp, #32
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	681b      	ldr	r3, [r3, #0]
 800a2e8:	68db      	ldr	r3, [r3, #12]
 800a2ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	695b      	ldr	r3, [r3, #20]
 800a2f2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800a2f8:	2300      	movs	r3, #0
 800a2fa:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a2fc:	69fb      	ldr	r3, [r7, #28]
 800a2fe:	f003 030f 	and.w	r3, r3, #15
 800a302:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	2b00      	cmp	r3, #0
 800a308:	d10d      	bne.n	800a326 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a30a:	69fb      	ldr	r3, [r7, #28]
 800a30c:	f003 0320 	and.w	r3, r3, #32
 800a310:	2b00      	cmp	r3, #0
 800a312:	d008      	beq.n	800a326 <HAL_UART_IRQHandler+0x52>
 800a314:	69bb      	ldr	r3, [r7, #24]
 800a316:	f003 0320 	and.w	r3, r3, #32
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d003      	beq.n	800a326 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800a31e:	6878      	ldr	r0, [r7, #4]
 800a320:	f000 f98b 	bl	800a63a <UART_Receive_IT>
      return;
 800a324:	e0d1      	b.n	800a4ca <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f000 80b0 	beq.w	800a48e <HAL_UART_IRQHandler+0x1ba>
 800a32e:	697b      	ldr	r3, [r7, #20]
 800a330:	f003 0301 	and.w	r3, r3, #1
 800a334:	2b00      	cmp	r3, #0
 800a336:	d105      	bne.n	800a344 <HAL_UART_IRQHandler+0x70>
 800a338:	69bb      	ldr	r3, [r7, #24]
 800a33a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a33e:	2b00      	cmp	r3, #0
 800a340:	f000 80a5 	beq.w	800a48e <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a344:	69fb      	ldr	r3, [r7, #28]
 800a346:	f003 0301 	and.w	r3, r3, #1
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d00a      	beq.n	800a364 <HAL_UART_IRQHandler+0x90>
 800a34e:	69bb      	ldr	r3, [r7, #24]
 800a350:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a354:	2b00      	cmp	r3, #0
 800a356:	d005      	beq.n	800a364 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a35c:	f043 0201 	orr.w	r2, r3, #1
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a364:	69fb      	ldr	r3, [r7, #28]
 800a366:	f003 0304 	and.w	r3, r3, #4
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d00a      	beq.n	800a384 <HAL_UART_IRQHandler+0xb0>
 800a36e:	697b      	ldr	r3, [r7, #20]
 800a370:	f003 0301 	and.w	r3, r3, #1
 800a374:	2b00      	cmp	r3, #0
 800a376:	d005      	beq.n	800a384 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a37c:	f043 0202 	orr.w	r2, r3, #2
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a384:	69fb      	ldr	r3, [r7, #28]
 800a386:	f003 0302 	and.w	r3, r3, #2
 800a38a:	2b00      	cmp	r3, #0
 800a38c:	d00a      	beq.n	800a3a4 <HAL_UART_IRQHandler+0xd0>
 800a38e:	697b      	ldr	r3, [r7, #20]
 800a390:	f003 0301 	and.w	r3, r3, #1
 800a394:	2b00      	cmp	r3, #0
 800a396:	d005      	beq.n	800a3a4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a39c:	f043 0204 	orr.w	r2, r3, #4
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800a3a4:	69fb      	ldr	r3, [r7, #28]
 800a3a6:	f003 0308 	and.w	r3, r3, #8
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d00f      	beq.n	800a3ce <HAL_UART_IRQHandler+0xfa>
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	f003 0320 	and.w	r3, r3, #32
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d104      	bne.n	800a3c2 <HAL_UART_IRQHandler+0xee>
 800a3b8:	697b      	ldr	r3, [r7, #20]
 800a3ba:	f003 0301 	and.w	r3, r3, #1
 800a3be:	2b00      	cmp	r3, #0
 800a3c0:	d005      	beq.n	800a3ce <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3c6:	f043 0208 	orr.w	r2, r3, #8
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a3d2:	2b00      	cmp	r3, #0
 800a3d4:	d078      	beq.n	800a4c8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a3d6:	69fb      	ldr	r3, [r7, #28]
 800a3d8:	f003 0320 	and.w	r3, r3, #32
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d007      	beq.n	800a3f0 <HAL_UART_IRQHandler+0x11c>
 800a3e0:	69bb      	ldr	r3, [r7, #24]
 800a3e2:	f003 0320 	and.w	r3, r3, #32
 800a3e6:	2b00      	cmp	r3, #0
 800a3e8:	d002      	beq.n	800a3f0 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 f925 	bl	800a63a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	695b      	ldr	r3, [r3, #20]
 800a3f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a3fa:	2b40      	cmp	r3, #64	; 0x40
 800a3fc:	bf0c      	ite	eq
 800a3fe:	2301      	moveq	r3, #1
 800a400:	2300      	movne	r3, #0
 800a402:	b2db      	uxtb	r3, r3
 800a404:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a40a:	f003 0308 	and.w	r3, r3, #8
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d102      	bne.n	800a418 <HAL_UART_IRQHandler+0x144>
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d031      	beq.n	800a47c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800a418:	6878      	ldr	r0, [r7, #4]
 800a41a:	f000 f876 	bl	800a50a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a428:	2b40      	cmp	r3, #64	; 0x40
 800a42a:	d123      	bne.n	800a474 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	695a      	ldr	r2, [r3, #20]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a43a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a440:	2b00      	cmp	r3, #0
 800a442:	d013      	beq.n	800a46c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a448:	4a21      	ldr	r2, [pc, #132]	; (800a4d0 <HAL_UART_IRQHandler+0x1fc>)
 800a44a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a450:	4618      	mov	r0, r3
 800a452:	f7f9 ffbf 	bl	80043d4 <HAL_DMA_Abort_IT>
 800a456:	4603      	mov	r3, r0
 800a458:	2b00      	cmp	r3, #0
 800a45a:	d016      	beq.n	800a48a <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a460:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a466:	4610      	mov	r0, r2
 800a468:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a46a:	e00e      	b.n	800a48a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800a46c:	6878      	ldr	r0, [r7, #4]
 800a46e:	f000 f843 	bl	800a4f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a472:	e00a      	b.n	800a48a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 f83f 	bl	800a4f8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a47a:	e006      	b.n	800a48a <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800a47c:	6878      	ldr	r0, [r7, #4]
 800a47e:	f000 f83b 	bl	800a4f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2200      	movs	r2, #0
 800a486:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800a488:	e01e      	b.n	800a4c8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800a48a:	bf00      	nop
    return;
 800a48c:	e01c      	b.n	800a4c8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800a48e:	69fb      	ldr	r3, [r7, #28]
 800a490:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a494:	2b00      	cmp	r3, #0
 800a496:	d008      	beq.n	800a4aa <HAL_UART_IRQHandler+0x1d6>
 800a498:	69bb      	ldr	r3, [r7, #24]
 800a49a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	d003      	beq.n	800a4aa <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800a4a2:	6878      	ldr	r0, [r7, #4]
 800a4a4:	f000 f862 	bl	800a56c <UART_Transmit_IT>
    return;
 800a4a8:	e00f      	b.n	800a4ca <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800a4aa:	69fb      	ldr	r3, [r7, #28]
 800a4ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4b0:	2b00      	cmp	r3, #0
 800a4b2:	d00a      	beq.n	800a4ca <HAL_UART_IRQHandler+0x1f6>
 800a4b4:	69bb      	ldr	r3, [r7, #24]
 800a4b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ba:	2b00      	cmp	r3, #0
 800a4bc:	d005      	beq.n	800a4ca <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 800a4be:	6878      	ldr	r0, [r7, #4]
 800a4c0:	f000 f8a3 	bl	800a60a <UART_EndTransmit_IT>
    return;
 800a4c4:	bf00      	nop
 800a4c6:	e000      	b.n	800a4ca <HAL_UART_IRQHandler+0x1f6>
    return;
 800a4c8:	bf00      	nop
  }
}
 800a4ca:	3720      	adds	r7, #32
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}
 800a4d0:	0800a545 	.word	0x0800a545

0800a4d4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4d4:	b480      	push	{r7}
 800a4d6:	b083      	sub	sp, #12
 800a4d8:	af00      	add	r7, sp, #0
 800a4da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a4dc:	bf00      	nop
 800a4de:	370c      	adds	r7, #12
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bc80      	pop	{r7}
 800a4e4:	4770      	bx	lr

0800a4e6 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a4e6:	b480      	push	{r7}
 800a4e8:	b083      	sub	sp, #12
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a4ee:	bf00      	nop
 800a4f0:	370c      	adds	r7, #12
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bc80      	pop	{r7}
 800a4f6:	4770      	bx	lr

0800a4f8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b083      	sub	sp, #12
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a500:	bf00      	nop
 800a502:	370c      	adds	r7, #12
 800a504:	46bd      	mov	sp, r7
 800a506:	bc80      	pop	{r7}
 800a508:	4770      	bx	lr

0800a50a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a50a:	b480      	push	{r7}
 800a50c:	b083      	sub	sp, #12
 800a50e:	af00      	add	r7, sp, #0
 800a510:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	68da      	ldr	r2, [r3, #12]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	681b      	ldr	r3, [r3, #0]
 800a51c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800a520:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	695a      	ldr	r2, [r3, #20]
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	f022 0201 	bic.w	r2, r2, #1
 800a530:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	2220      	movs	r2, #32
 800a536:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800a53a:	bf00      	nop
 800a53c:	370c      	adds	r7, #12
 800a53e:	46bd      	mov	sp, r7
 800a540:	bc80      	pop	{r7}
 800a542:	4770      	bx	lr

0800a544 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a544:	b580      	push	{r7, lr}
 800a546:	b084      	sub	sp, #16
 800a548:	af00      	add	r7, sp, #0
 800a54a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a550:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	2200      	movs	r2, #0
 800a556:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	2200      	movs	r2, #0
 800a55c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a55e:	68f8      	ldr	r0, [r7, #12]
 800a560:	f7ff ffca 	bl	800a4f8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a564:	bf00      	nop
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a57a:	b2db      	uxtb	r3, r3
 800a57c:	2b21      	cmp	r3, #33	; 0x21
 800a57e:	d13e      	bne.n	800a5fe <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a588:	d114      	bne.n	800a5b4 <UART_Transmit_IT+0x48>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	691b      	ldr	r3, [r3, #16]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d110      	bne.n	800a5b4 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6a1b      	ldr	r3, [r3, #32]
 800a596:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	881b      	ldrh	r3, [r3, #0]
 800a59c:	461a      	mov	r2, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	681b      	ldr	r3, [r3, #0]
 800a5a2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a5a6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6a1b      	ldr	r3, [r3, #32]
 800a5ac:	1c9a      	adds	r2, r3, #2
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	621a      	str	r2, [r3, #32]
 800a5b2:	e008      	b.n	800a5c6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6a1b      	ldr	r3, [r3, #32]
 800a5b8:	1c59      	adds	r1, r3, #1
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	6211      	str	r1, [r2, #32]
 800a5be:	781a      	ldrb	r2, [r3, #0]
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	3b01      	subs	r3, #1
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	687a      	ldr	r2, [r7, #4]
 800a5d2:	4619      	mov	r1, r3
 800a5d4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d10f      	bne.n	800a5fa <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	68da      	ldr	r2, [r3, #12]
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5e8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	68da      	ldr	r2, [r3, #12]
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5f8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e000      	b.n	800a600 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a5fe:	2302      	movs	r3, #2
  }
}
 800a600:	4618      	mov	r0, r3
 800a602:	3714      	adds	r7, #20
 800a604:	46bd      	mov	sp, r7
 800a606:	bc80      	pop	{r7}
 800a608:	4770      	bx	lr

0800a60a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a60a:	b580      	push	{r7, lr}
 800a60c:	b082      	sub	sp, #8
 800a60e:	af00      	add	r7, sp, #0
 800a610:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	681b      	ldr	r3, [r3, #0]
 800a616:	68da      	ldr	r2, [r3, #12]
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a620:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	2220      	movs	r2, #32
 800a626:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	f7ff ff52 	bl	800a4d4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a630:	2300      	movs	r3, #0
}
 800a632:	4618      	mov	r0, r3
 800a634:	3708      	adds	r7, #8
 800a636:	46bd      	mov	sp, r7
 800a638:	bd80      	pop	{r7, pc}

0800a63a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a63a:	b580      	push	{r7, lr}
 800a63c:	b084      	sub	sp, #16
 800a63e:	af00      	add	r7, sp, #0
 800a640:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800a648:	b2db      	uxtb	r3, r3
 800a64a:	2b22      	cmp	r3, #34	; 0x22
 800a64c:	d170      	bne.n	800a730 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	689b      	ldr	r3, [r3, #8]
 800a652:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a656:	d117      	bne.n	800a688 <UART_Receive_IT+0x4e>
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	691b      	ldr	r3, [r3, #16]
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d113      	bne.n	800a688 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800a660:	2300      	movs	r3, #0
 800a662:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a668:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	685b      	ldr	r3, [r3, #4]
 800a670:	b29b      	uxth	r3, r3
 800a672:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a676:	b29a      	uxth	r2, r3
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a680:	1c9a      	adds	r2, r3, #2
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	629a      	str	r2, [r3, #40]	; 0x28
 800a686:	e026      	b.n	800a6d6 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a68c:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800a68e:	2300      	movs	r3, #0
 800a690:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	689b      	ldr	r3, [r3, #8]
 800a696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a69a:	d007      	beq.n	800a6ac <UART_Receive_IT+0x72>
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	689b      	ldr	r3, [r3, #8]
 800a6a0:	2b00      	cmp	r3, #0
 800a6a2:	d10a      	bne.n	800a6ba <UART_Receive_IT+0x80>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	691b      	ldr	r3, [r3, #16]
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d106      	bne.n	800a6ba <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	685b      	ldr	r3, [r3, #4]
 800a6b2:	b2da      	uxtb	r2, r3
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	701a      	strb	r2, [r3, #0]
 800a6b8:	e008      	b.n	800a6cc <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	b2db      	uxtb	r3, r3
 800a6c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6c6:	b2da      	uxtb	r2, r3
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6d0:	1c5a      	adds	r2, r3, #1
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6da:	b29b      	uxth	r3, r3
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	b29b      	uxth	r3, r3
 800a6e0:	687a      	ldr	r2, [r7, #4]
 800a6e2:	4619      	mov	r1, r3
 800a6e4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a6e6:	2b00      	cmp	r3, #0
 800a6e8:	d120      	bne.n	800a72c <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	68da      	ldr	r2, [r3, #12]
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f022 0220 	bic.w	r2, r2, #32
 800a6f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	68da      	ldr	r2, [r3, #12]
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a708:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	695a      	ldr	r2, [r3, #20]
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	f022 0201 	bic.w	r2, r2, #1
 800a718:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2220      	movs	r2, #32
 800a71e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800a722:	6878      	ldr	r0, [r7, #4]
 800a724:	f7ff fedf 	bl	800a4e6 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800a728:	2300      	movs	r3, #0
 800a72a:	e002      	b.n	800a732 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 800a72c:	2300      	movs	r3, #0
 800a72e:	e000      	b.n	800a732 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 800a730:	2302      	movs	r3, #2
  }
}
 800a732:	4618      	mov	r0, r3
 800a734:	3710      	adds	r7, #16
 800a736:	46bd      	mov	sp, r7
 800a738:	bd80      	pop	{r7, pc}
	...

0800a73c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b084      	sub	sp, #16
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	691b      	ldr	r3, [r3, #16]
 800a74a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	68da      	ldr	r2, [r3, #12]
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	430a      	orrs	r2, r1
 800a758:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	689a      	ldr	r2, [r3, #8]
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	691b      	ldr	r3, [r3, #16]
 800a762:	431a      	orrs	r2, r3
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	695b      	ldr	r3, [r3, #20]
 800a768:	431a      	orrs	r2, r3
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	69db      	ldr	r3, [r3, #28]
 800a76e:	4313      	orrs	r3, r2
 800a770:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	68db      	ldr	r3, [r3, #12]
 800a778:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a77c:	f023 030c 	bic.w	r3, r3, #12
 800a780:	687a      	ldr	r2, [r7, #4]
 800a782:	6812      	ldr	r2, [r2, #0]
 800a784:	68b9      	ldr	r1, [r7, #8]
 800a786:	430b      	orrs	r3, r1
 800a788:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	681b      	ldr	r3, [r3, #0]
 800a78e:	695b      	ldr	r3, [r3, #20]
 800a790:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	699a      	ldr	r2, [r3, #24]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	430a      	orrs	r2, r1
 800a79e:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	4a57      	ldr	r2, [pc, #348]	; (800a904 <UART_SetConfig+0x1c8>)
 800a7a6:	4293      	cmp	r3, r2
 800a7a8:	d004      	beq.n	800a7b4 <UART_SetConfig+0x78>
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	4a56      	ldr	r2, [pc, #344]	; (800a908 <UART_SetConfig+0x1cc>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d103      	bne.n	800a7bc <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800a7b4:	f7fd fcf6 	bl	80081a4 <HAL_RCC_GetPCLK2Freq>
 800a7b8:	60f8      	str	r0, [r7, #12]
 800a7ba:	e002      	b.n	800a7c2 <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800a7bc:	f7fd fcd0 	bl	8008160 <HAL_RCC_GetPCLK1Freq>
 800a7c0:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	69db      	ldr	r3, [r3, #28]
 800a7c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7ca:	d14c      	bne.n	800a866 <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	4613      	mov	r3, r2
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	4413      	add	r3, r2
 800a7d4:	009a      	lsls	r2, r3, #2
 800a7d6:	441a      	add	r2, r3
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	685b      	ldr	r3, [r3, #4]
 800a7dc:	005b      	lsls	r3, r3, #1
 800a7de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7e2:	4a4a      	ldr	r2, [pc, #296]	; (800a90c <UART_SetConfig+0x1d0>)
 800a7e4:	fba2 2303 	umull	r2, r3, r2, r3
 800a7e8:	095b      	lsrs	r3, r3, #5
 800a7ea:	0119      	lsls	r1, r3, #4
 800a7ec:	68fa      	ldr	r2, [r7, #12]
 800a7ee:	4613      	mov	r3, r2
 800a7f0:	009b      	lsls	r3, r3, #2
 800a7f2:	4413      	add	r3, r2
 800a7f4:	009a      	lsls	r2, r3, #2
 800a7f6:	441a      	add	r2, r3
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	005b      	lsls	r3, r3, #1
 800a7fe:	fbb2 f2f3 	udiv	r2, r2, r3
 800a802:	4b42      	ldr	r3, [pc, #264]	; (800a90c <UART_SetConfig+0x1d0>)
 800a804:	fba3 0302 	umull	r0, r3, r3, r2
 800a808:	095b      	lsrs	r3, r3, #5
 800a80a:	2064      	movs	r0, #100	; 0x64
 800a80c:	fb00 f303 	mul.w	r3, r0, r3
 800a810:	1ad3      	subs	r3, r2, r3
 800a812:	00db      	lsls	r3, r3, #3
 800a814:	3332      	adds	r3, #50	; 0x32
 800a816:	4a3d      	ldr	r2, [pc, #244]	; (800a90c <UART_SetConfig+0x1d0>)
 800a818:	fba2 2303 	umull	r2, r3, r2, r3
 800a81c:	095b      	lsrs	r3, r3, #5
 800a81e:	005b      	lsls	r3, r3, #1
 800a820:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a824:	4419      	add	r1, r3
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	4613      	mov	r3, r2
 800a82a:	009b      	lsls	r3, r3, #2
 800a82c:	4413      	add	r3, r2
 800a82e:	009a      	lsls	r2, r3, #2
 800a830:	441a      	add	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	685b      	ldr	r3, [r3, #4]
 800a836:	005b      	lsls	r3, r3, #1
 800a838:	fbb2 f2f3 	udiv	r2, r2, r3
 800a83c:	4b33      	ldr	r3, [pc, #204]	; (800a90c <UART_SetConfig+0x1d0>)
 800a83e:	fba3 0302 	umull	r0, r3, r3, r2
 800a842:	095b      	lsrs	r3, r3, #5
 800a844:	2064      	movs	r0, #100	; 0x64
 800a846:	fb00 f303 	mul.w	r3, r0, r3
 800a84a:	1ad3      	subs	r3, r2, r3
 800a84c:	00db      	lsls	r3, r3, #3
 800a84e:	3332      	adds	r3, #50	; 0x32
 800a850:	4a2e      	ldr	r2, [pc, #184]	; (800a90c <UART_SetConfig+0x1d0>)
 800a852:	fba2 2303 	umull	r2, r3, r2, r3
 800a856:	095b      	lsrs	r3, r3, #5
 800a858:	f003 0207 	and.w	r2, r3, #7
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	440a      	add	r2, r1
 800a862:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800a864:	e04a      	b.n	800a8fc <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	4613      	mov	r3, r2
 800a86a:	009b      	lsls	r3, r3, #2
 800a86c:	4413      	add	r3, r2
 800a86e:	009a      	lsls	r2, r3, #2
 800a870:	441a      	add	r2, r3
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	685b      	ldr	r3, [r3, #4]
 800a876:	009b      	lsls	r3, r3, #2
 800a878:	fbb2 f3f3 	udiv	r3, r2, r3
 800a87c:	4a23      	ldr	r2, [pc, #140]	; (800a90c <UART_SetConfig+0x1d0>)
 800a87e:	fba2 2303 	umull	r2, r3, r2, r3
 800a882:	095b      	lsrs	r3, r3, #5
 800a884:	0119      	lsls	r1, r3, #4
 800a886:	68fa      	ldr	r2, [r7, #12]
 800a888:	4613      	mov	r3, r2
 800a88a:	009b      	lsls	r3, r3, #2
 800a88c:	4413      	add	r3, r2
 800a88e:	009a      	lsls	r2, r3, #2
 800a890:	441a      	add	r2, r3
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	685b      	ldr	r3, [r3, #4]
 800a896:	009b      	lsls	r3, r3, #2
 800a898:	fbb2 f2f3 	udiv	r2, r2, r3
 800a89c:	4b1b      	ldr	r3, [pc, #108]	; (800a90c <UART_SetConfig+0x1d0>)
 800a89e:	fba3 0302 	umull	r0, r3, r3, r2
 800a8a2:	095b      	lsrs	r3, r3, #5
 800a8a4:	2064      	movs	r0, #100	; 0x64
 800a8a6:	fb00 f303 	mul.w	r3, r0, r3
 800a8aa:	1ad3      	subs	r3, r2, r3
 800a8ac:	011b      	lsls	r3, r3, #4
 800a8ae:	3332      	adds	r3, #50	; 0x32
 800a8b0:	4a16      	ldr	r2, [pc, #88]	; (800a90c <UART_SetConfig+0x1d0>)
 800a8b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a8b6:	095b      	lsrs	r3, r3, #5
 800a8b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a8bc:	4419      	add	r1, r3
 800a8be:	68fa      	ldr	r2, [r7, #12]
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	009b      	lsls	r3, r3, #2
 800a8c4:	4413      	add	r3, r2
 800a8c6:	009a      	lsls	r2, r3, #2
 800a8c8:	441a      	add	r2, r3
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	685b      	ldr	r3, [r3, #4]
 800a8ce:	009b      	lsls	r3, r3, #2
 800a8d0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a8d4:	4b0d      	ldr	r3, [pc, #52]	; (800a90c <UART_SetConfig+0x1d0>)
 800a8d6:	fba3 0302 	umull	r0, r3, r3, r2
 800a8da:	095b      	lsrs	r3, r3, #5
 800a8dc:	2064      	movs	r0, #100	; 0x64
 800a8de:	fb00 f303 	mul.w	r3, r0, r3
 800a8e2:	1ad3      	subs	r3, r2, r3
 800a8e4:	011b      	lsls	r3, r3, #4
 800a8e6:	3332      	adds	r3, #50	; 0x32
 800a8e8:	4a08      	ldr	r2, [pc, #32]	; (800a90c <UART_SetConfig+0x1d0>)
 800a8ea:	fba2 2303 	umull	r2, r3, r2, r3
 800a8ee:	095b      	lsrs	r3, r3, #5
 800a8f0:	f003 020f 	and.w	r2, r3, #15
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	440a      	add	r2, r1
 800a8fa:	609a      	str	r2, [r3, #8]
}
 800a8fc:	bf00      	nop
 800a8fe:	3710      	adds	r7, #16
 800a900:	46bd      	mov	sp, r7
 800a902:	bd80      	pop	{r7, pc}
 800a904:	40011000 	.word	0x40011000
 800a908:	40011400 	.word	0x40011400
 800a90c:	51eb851f 	.word	0x51eb851f

0800a910 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800a910:	b084      	sub	sp, #16
 800a912:	b480      	push	{r7}
 800a914:	b085      	sub	sp, #20
 800a916:	af00      	add	r7, sp, #0
 800a918:	6078      	str	r0, [r7, #4]
 800a91a:	f107 001c 	add.w	r0, r7, #28
 800a91e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800a922:	2300      	movs	r3, #0
 800a924:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800a926:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800a928:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800a92a:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800a92c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800a92e:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800a930:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800a932:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800a934:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800a936:	431a      	orrs	r2, r3
             Init.ClockDiv
 800a938:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800a93a:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800a93c:	68fa      	ldr	r2, [r7, #12]
 800a93e:	4313      	orrs	r3, r2
 800a940:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	685b      	ldr	r3, [r3, #4]
 800a946:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800a94a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a94e:	68fa      	ldr	r2, [r7, #12]
 800a950:	431a      	orrs	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a956:	2300      	movs	r3, #0
}
 800a958:	4618      	mov	r0, r3
 800a95a:	3714      	adds	r7, #20
 800a95c:	46bd      	mov	sp, r7
 800a95e:	bc80      	pop	{r7}
 800a960:	b004      	add	sp, #16
 800a962:	4770      	bx	lr

0800a964 <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800a964:	b480      	push	{r7}
 800a966:	b083      	sub	sp, #12
 800a968:	af00      	add	r7, sp, #0
 800a96a:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800a972:	4618      	mov	r0, r3
 800a974:	370c      	adds	r7, #12
 800a976:	46bd      	mov	sp, r7
 800a978:	bc80      	pop	{r7}
 800a97a:	4770      	bx	lr

0800a97c <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800a97c:	b480      	push	{r7}
 800a97e:	b083      	sub	sp, #12
 800a980:	af00      	add	r7, sp, #0
 800a982:	6078      	str	r0, [r7, #4]
 800a984:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800a986:	683b      	ldr	r3, [r7, #0]
 800a988:	681a      	ldr	r2, [r3, #0]
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800a990:	2300      	movs	r3, #0
}
 800a992:	4618      	mov	r0, r3
 800a994:	370c      	adds	r7, #12
 800a996:	46bd      	mov	sp, r7
 800a998:	bc80      	pop	{r7}
 800a99a:	4770      	bx	lr

0800a99c <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b082      	sub	sp, #8
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	2203      	movs	r2, #3
 800a9a8:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800a9aa:	2002      	movs	r0, #2
 800a9ac:	f7f7 ff6a 	bl	8002884 <HAL_Delay>
  
  return HAL_OK;
 800a9b0:	2300      	movs	r3, #0
}
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	3708      	adds	r7, #8
 800a9b6:	46bd      	mov	sp, r7
 800a9b8:	bd80      	pop	{r7, pc}

0800a9ba <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800a9ba:	b480      	push	{r7}
 800a9bc:	b083      	sub	sp, #12
 800a9be:	af00      	add	r7, sp, #0
 800a9c0:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f003 0303 	and.w	r3, r3, #3
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	370c      	adds	r7, #12
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bc80      	pop	{r7}
 800a9d2:	4770      	bx	lr

0800a9d4 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b085      	sub	sp, #20
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	6078      	str	r0, [r7, #4]
 800a9dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800a9de:	2300      	movs	r3, #0
 800a9e0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a9ea:	683b      	ldr	r3, [r7, #0]
 800a9ec:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800a9ee:	683b      	ldr	r3, [r7, #0]
 800a9f0:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800a9f2:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800a9f8:	431a      	orrs	r2, r3
                       Command->CPSM);
 800a9fa:	683b      	ldr	r3, [r7, #0]
 800a9fc:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800a9fe:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800aa00:	68fa      	ldr	r2, [r7, #12]
 800aa02:	4313      	orrs	r3, r2
 800aa04:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	68db      	ldr	r3, [r3, #12]
 800aa0a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800aa0e:	f023 030f 	bic.w	r3, r3, #15
 800aa12:	68fa      	ldr	r2, [r7, #12]
 800aa14:	431a      	orrs	r2, r3
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800aa1a:	2300      	movs	r3, #0
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3714      	adds	r7, #20
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bc80      	pop	{r7}
 800aa24:	4770      	bx	lr

0800aa26 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800aa26:	b480      	push	{r7}
 800aa28:	b083      	sub	sp, #12
 800aa2a:	af00      	add	r7, sp, #0
 800aa2c:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	691b      	ldr	r3, [r3, #16]
 800aa32:	b2db      	uxtb	r3, r3
}
 800aa34:	4618      	mov	r0, r3
 800aa36:	370c      	adds	r7, #12
 800aa38:	46bd      	mov	sp, r7
 800aa3a:	bc80      	pop	{r7}
 800aa3c:	4770      	bx	lr

0800aa3e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800aa3e:	b480      	push	{r7}
 800aa40:	b085      	sub	sp, #20
 800aa42:	af00      	add	r7, sp, #0
 800aa44:	6078      	str	r0, [r7, #4]
 800aa46:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	3314      	adds	r3, #20
 800aa4c:	461a      	mov	r2, r3
 800aa4e:	683b      	ldr	r3, [r7, #0]
 800aa50:	4413      	add	r3, r2
 800aa52:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	681b      	ldr	r3, [r3, #0]
}  
 800aa58:	4618      	mov	r0, r3
 800aa5a:	3714      	adds	r7, #20
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bc80      	pop	{r7}
 800aa60:	4770      	bx	lr

0800aa62 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800aa62:	b480      	push	{r7}
 800aa64:	b085      	sub	sp, #20
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
 800aa6a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800aa70:	683b      	ldr	r3, [r7, #0]
 800aa72:	681a      	ldr	r2, [r3, #0]
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800aa78:	683b      	ldr	r3, [r7, #0]
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aa80:	683b      	ldr	r3, [r7, #0]
 800aa82:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aa88:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800aa8e:	431a      	orrs	r2, r3
                       Data->DPSM);
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800aa94:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800aa96:	68fa      	ldr	r2, [r7, #12]
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa0:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	431a      	orrs	r2, r3
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800aaac:	2300      	movs	r3, #0

}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3714      	adds	r7, #20
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bc80      	pop	{r7}
 800aab6:	4770      	bx	lr

0800aab8 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800aab8:	b580      	push	{r7, lr}
 800aaba:	b088      	sub	sp, #32
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]
 800aac0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800aac2:	683b      	ldr	r3, [r7, #0]
 800aac4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800aac6:	2310      	movs	r3, #16
 800aac8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aaca:	2340      	movs	r3, #64	; 0x40
 800aacc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aace:	2300      	movs	r3, #0
 800aad0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aad2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aad6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aad8:	f107 0308 	add.w	r3, r7, #8
 800aadc:	4619      	mov	r1, r3
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f7ff ff78 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800aae4:	f241 3288 	movw	r2, #5000	; 0x1388
 800aae8:	2110      	movs	r1, #16
 800aaea:	6878      	ldr	r0, [r7, #4]
 800aaec:	f000 fa40 	bl	800af70 <SDMMC_GetCmdResp1>
 800aaf0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aaf2:	69fb      	ldr	r3, [r7, #28]
}
 800aaf4:	4618      	mov	r0, r3
 800aaf6:	3720      	adds	r7, #32
 800aaf8:	46bd      	mov	sp, r7
 800aafa:	bd80      	pop	{r7, pc}

0800aafc <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800aafc:	b580      	push	{r7, lr}
 800aafe:	b088      	sub	sp, #32
 800ab00:	af00      	add	r7, sp, #0
 800ab02:	6078      	str	r0, [r7, #4]
 800ab04:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800ab0a:	2311      	movs	r3, #17
 800ab0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab0e:	2340      	movs	r3, #64	; 0x40
 800ab10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab12:	2300      	movs	r3, #0
 800ab14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab1a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab1c:	f107 0308 	add.w	r3, r7, #8
 800ab20:	4619      	mov	r1, r3
 800ab22:	6878      	ldr	r0, [r7, #4]
 800ab24:	f7ff ff56 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800ab28:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab2c:	2111      	movs	r1, #17
 800ab2e:	6878      	ldr	r0, [r7, #4]
 800ab30:	f000 fa1e 	bl	800af70 <SDMMC_GetCmdResp1>
 800ab34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab36:	69fb      	ldr	r3, [r7, #28]
}
 800ab38:	4618      	mov	r0, r3
 800ab3a:	3720      	adds	r7, #32
 800ab3c:	46bd      	mov	sp, r7
 800ab3e:	bd80      	pop	{r7, pc}

0800ab40 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800ab40:	b580      	push	{r7, lr}
 800ab42:	b088      	sub	sp, #32
 800ab44:	af00      	add	r7, sp, #0
 800ab46:	6078      	str	r0, [r7, #4]
 800ab48:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800ab4a:	683b      	ldr	r3, [r7, #0]
 800ab4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800ab4e:	2312      	movs	r3, #18
 800ab50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab52:	2340      	movs	r3, #64	; 0x40
 800ab54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab56:	2300      	movs	r3, #0
 800ab58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ab5e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ab60:	f107 0308 	add.w	r3, r7, #8
 800ab64:	4619      	mov	r1, r3
 800ab66:	6878      	ldr	r0, [r7, #4]
 800ab68:	f7ff ff34 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800ab6c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab70:	2112      	movs	r1, #18
 800ab72:	6878      	ldr	r0, [r7, #4]
 800ab74:	f000 f9fc 	bl	800af70 <SDMMC_GetCmdResp1>
 800ab78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ab7a:	69fb      	ldr	r3, [r7, #28]
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	3720      	adds	r7, #32
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}

0800ab84 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b088      	sub	sp, #32
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800ab92:	2318      	movs	r3, #24
 800ab94:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ab96:	2340      	movs	r3, #64	; 0x40
 800ab98:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ab9a:	2300      	movs	r3, #0
 800ab9c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ab9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aba2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aba4:	f107 0308 	add.w	r3, r7, #8
 800aba8:	4619      	mov	r1, r3
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f7ff ff12 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800abb0:	f241 3288 	movw	r2, #5000	; 0x1388
 800abb4:	2118      	movs	r1, #24
 800abb6:	6878      	ldr	r0, [r7, #4]
 800abb8:	f000 f9da 	bl	800af70 <SDMMC_GetCmdResp1>
 800abbc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800abbe:	69fb      	ldr	r3, [r7, #28]
}
 800abc0:	4618      	mov	r0, r3
 800abc2:	3720      	adds	r7, #32
 800abc4:	46bd      	mov	sp, r7
 800abc6:	bd80      	pop	{r7, pc}

0800abc8 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800abc8:	b580      	push	{r7, lr}
 800abca:	b088      	sub	sp, #32
 800abcc:	af00      	add	r7, sp, #0
 800abce:	6078      	str	r0, [r7, #4]
 800abd0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800abd6:	2319      	movs	r3, #25
 800abd8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800abda:	2340      	movs	r3, #64	; 0x40
 800abdc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800abde:	2300      	movs	r3, #0
 800abe0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800abe2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800abe6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800abe8:	f107 0308 	add.w	r3, r7, #8
 800abec:	4619      	mov	r1, r3
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff fef0 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800abf4:	f241 3288 	movw	r2, #5000	; 0x1388
 800abf8:	2119      	movs	r1, #25
 800abfa:	6878      	ldr	r0, [r7, #4]
 800abfc:	f000 f9b8 	bl	800af70 <SDMMC_GetCmdResp1>
 800ac00:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac02:	69fb      	ldr	r3, [r7, #28]
}
 800ac04:	4618      	mov	r0, r3
 800ac06:	3720      	adds	r7, #32
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bd80      	pop	{r7, pc}

0800ac0c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b088      	sub	sp, #32
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800ac14:	2300      	movs	r3, #0
 800ac16:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800ac18:	230c      	movs	r3, #12
 800ac1a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac1c:	2340      	movs	r3, #64	; 0x40
 800ac1e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac20:	2300      	movs	r3, #0
 800ac22:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac28:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac2a:	f107 0308 	add.w	r3, r7, #8
 800ac2e:	4619      	mov	r1, r3
 800ac30:	6878      	ldr	r0, [r7, #4]
 800ac32:	f7ff fecf 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800ac36:	4a05      	ldr	r2, [pc, #20]	; (800ac4c <SDMMC_CmdStopTransfer+0x40>)
 800ac38:	210c      	movs	r1, #12
 800ac3a:	6878      	ldr	r0, [r7, #4]
 800ac3c:	f000 f998 	bl	800af70 <SDMMC_GetCmdResp1>
 800ac40:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ac42:	69fb      	ldr	r3, [r7, #28]
}
 800ac44:	4618      	mov	r0, r3
 800ac46:	3720      	adds	r7, #32
 800ac48:	46bd      	mov	sp, r7
 800ac4a:	bd80      	pop	{r7, pc}
 800ac4c:	05f5e100 	.word	0x05f5e100

0800ac50 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800ac50:	b580      	push	{r7, lr}
 800ac52:	b08a      	sub	sp, #40	; 0x28
 800ac54:	af00      	add	r7, sp, #0
 800ac56:	60f8      	str	r0, [r7, #12]
 800ac58:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800ac5c:	683b      	ldr	r3, [r7, #0]
 800ac5e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800ac60:	2307      	movs	r3, #7
 800ac62:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ac64:	2340      	movs	r3, #64	; 0x40
 800ac66:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ac68:	2300      	movs	r3, #0
 800ac6a:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ac6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ac70:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ac72:	f107 0310 	add.w	r3, r7, #16
 800ac76:	4619      	mov	r1, r3
 800ac78:	68f8      	ldr	r0, [r7, #12]
 800ac7a:	f7ff feab 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800ac7e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac82:	2107      	movs	r1, #7
 800ac84:	68f8      	ldr	r0, [r7, #12]
 800ac86:	f000 f973 	bl	800af70 <SDMMC_GetCmdResp1>
 800ac8a:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800ac8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800ac8e:	4618      	mov	r0, r3
 800ac90:	3728      	adds	r7, #40	; 0x28
 800ac92:	46bd      	mov	sp, r7
 800ac94:	bd80      	pop	{r7, pc}

0800ac96 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800ac96:	b580      	push	{r7, lr}
 800ac98:	b088      	sub	sp, #32
 800ac9a:	af00      	add	r7, sp, #0
 800ac9c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800ac9e:	2300      	movs	r3, #0
 800aca0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800aca2:	2300      	movs	r3, #0
 800aca4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800aca6:	2300      	movs	r3, #0
 800aca8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800acaa:	2300      	movs	r3, #0
 800acac:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acb2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acb4:	f107 0308 	add.w	r3, r7, #8
 800acb8:	4619      	mov	r1, r3
 800acba:	6878      	ldr	r0, [r7, #4]
 800acbc:	f7ff fe8a 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 f92d 	bl	800af20 <SDMMC_GetCmdError>
 800acc6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800acc8:	69fb      	ldr	r3, [r7, #28]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3720      	adds	r7, #32
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}

0800acd2 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800acd2:	b580      	push	{r7, lr}
 800acd4:	b088      	sub	sp, #32
 800acd6:	af00      	add	r7, sp, #0
 800acd8:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800acda:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800acde:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800ace0:	2308      	movs	r3, #8
 800ace2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ace4:	2340      	movs	r3, #64	; 0x40
 800ace6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ace8:	2300      	movs	r3, #0
 800acea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800acec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800acf0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800acf2:	f107 0308 	add.w	r3, r7, #8
 800acf6:	4619      	mov	r1, r3
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f7ff fe6b 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800acfe:	6878      	ldr	r0, [r7, #4]
 800ad00:	f000 fb16 	bl	800b330 <SDMMC_GetCmdResp7>
 800ad04:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad06:	69fb      	ldr	r3, [r7, #28]
}
 800ad08:	4618      	mov	r0, r3
 800ad0a:	3720      	adds	r7, #32
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	bd80      	pop	{r7, pc}

0800ad10 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ad10:	b580      	push	{r7, lr}
 800ad12:	b088      	sub	sp, #32
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
 800ad18:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800ad1a:	683b      	ldr	r3, [r7, #0]
 800ad1c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800ad1e:	2337      	movs	r3, #55	; 0x37
 800ad20:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad22:	2340      	movs	r3, #64	; 0x40
 800ad24:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad26:	2300      	movs	r3, #0
 800ad28:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad2e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad30:	f107 0308 	add.w	r3, r7, #8
 800ad34:	4619      	mov	r1, r3
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f7ff fe4c 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800ad3c:	f241 3288 	movw	r2, #5000	; 0x1388
 800ad40:	2137      	movs	r1, #55	; 0x37
 800ad42:	6878      	ldr	r0, [r7, #4]
 800ad44:	f000 f914 	bl	800af70 <SDMMC_GetCmdResp1>
 800ad48:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad4a:	69fb      	ldr	r3, [r7, #28]
}
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	3720      	adds	r7, #32
 800ad50:	46bd      	mov	sp, r7
 800ad52:	bd80      	pop	{r7, pc}

0800ad54 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ad54:	b580      	push	{r7, lr}
 800ad56:	b088      	sub	sp, #32
 800ad58:	af00      	add	r7, sp, #0
 800ad5a:	6078      	str	r0, [r7, #4]
 800ad5c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800ad5e:	683b      	ldr	r3, [r7, #0]
 800ad60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ad64:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800ad6a:	2329      	movs	r3, #41	; 0x29
 800ad6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800ad6e:	2340      	movs	r3, #64	; 0x40
 800ad70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ad72:	2300      	movs	r3, #0
 800ad74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ad76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ad7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ad7c:	f107 0308 	add.w	r3, r7, #8
 800ad80:	4619      	mov	r1, r3
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f7ff fe26 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800ad88:	6878      	ldr	r0, [r7, #4]
 800ad8a:	f000 fa23 	bl	800b1d4 <SDMMC_GetCmdResp3>
 800ad8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ad90:	69fb      	ldr	r3, [r7, #28]
}
 800ad92:	4618      	mov	r0, r3
 800ad94:	3720      	adds	r7, #32
 800ad96:	46bd      	mov	sp, r7
 800ad98:	bd80      	pop	{r7, pc}

0800ad9a <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800ad9a:	b580      	push	{r7, lr}
 800ad9c:	b088      	sub	sp, #32
 800ad9e:	af00      	add	r7, sp, #0
 800ada0:	6078      	str	r0, [r7, #4]
 800ada2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800ada8:	2306      	movs	r3, #6
 800adaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adac:	2340      	movs	r3, #64	; 0x40
 800adae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adb0:	2300      	movs	r3, #0
 800adb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adb8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adba:	f107 0308 	add.w	r3, r7, #8
 800adbe:	4619      	mov	r1, r3
 800adc0:	6878      	ldr	r0, [r7, #4]
 800adc2:	f7ff fe07 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800adc6:	f241 3288 	movw	r2, #5000	; 0x1388
 800adca:	2106      	movs	r1, #6
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f000 f8cf 	bl	800af70 <SDMMC_GetCmdResp1>
 800add2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800add4:	69fb      	ldr	r3, [r7, #28]
}
 800add6:	4618      	mov	r0, r3
 800add8:	3720      	adds	r7, #32
 800adda:	46bd      	mov	sp, r7
 800addc:	bd80      	pop	{r7, pc}

0800adde <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800adde:	b580      	push	{r7, lr}
 800ade0:	b088      	sub	sp, #32
 800ade2:	af00      	add	r7, sp, #0
 800ade4:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800ade6:	2300      	movs	r3, #0
 800ade8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800adea:	2333      	movs	r3, #51	; 0x33
 800adec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800adee:	2340      	movs	r3, #64	; 0x40
 800adf0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800adf2:	2300      	movs	r3, #0
 800adf4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800adf6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800adfa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800adfc:	f107 0308 	add.w	r3, r7, #8
 800ae00:	4619      	mov	r1, r3
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f7ff fde6 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800ae08:	f241 3288 	movw	r2, #5000	; 0x1388
 800ae0c:	2133      	movs	r1, #51	; 0x33
 800ae0e:	6878      	ldr	r0, [r7, #4]
 800ae10:	f000 f8ae 	bl	800af70 <SDMMC_GetCmdResp1>
 800ae14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae16:	69fb      	ldr	r3, [r7, #28]
}
 800ae18:	4618      	mov	r0, r3
 800ae1a:	3720      	adds	r7, #32
 800ae1c:	46bd      	mov	sp, r7
 800ae1e:	bd80      	pop	{r7, pc}

0800ae20 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800ae20:	b580      	push	{r7, lr}
 800ae22:	b088      	sub	sp, #32
 800ae24:	af00      	add	r7, sp, #0
 800ae26:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800ae28:	2300      	movs	r3, #0
 800ae2a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800ae2c:	2302      	movs	r3, #2
 800ae2e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ae30:	23c0      	movs	r3, #192	; 0xc0
 800ae32:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae34:	2300      	movs	r3, #0
 800ae36:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae38:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae3c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae3e:	f107 0308 	add.w	r3, r7, #8
 800ae42:	4619      	mov	r1, r3
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f7ff fdc5 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ae4a:	6878      	ldr	r0, [r7, #4]
 800ae4c:	f000 f97c 	bl	800b148 <SDMMC_GetCmdResp2>
 800ae50:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae52:	69fb      	ldr	r3, [r7, #28]
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3720      	adds	r7, #32
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}

0800ae5c <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800ae5c:	b580      	push	{r7, lr}
 800ae5e:	b088      	sub	sp, #32
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800ae6a:	2309      	movs	r3, #9
 800ae6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800ae6e:	23c0      	movs	r3, #192	; 0xc0
 800ae70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800ae72:	2300      	movs	r3, #0
 800ae74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800ae76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ae7a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800ae7c:	f107 0308 	add.w	r3, r7, #8
 800ae80:	4619      	mov	r1, r3
 800ae82:	6878      	ldr	r0, [r7, #4]
 800ae84:	f7ff fda6 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800ae88:	6878      	ldr	r0, [r7, #4]
 800ae8a:	f000 f95d 	bl	800b148 <SDMMC_GetCmdResp2>
 800ae8e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800ae90:	69fb      	ldr	r3, [r7, #28]
}
 800ae92:	4618      	mov	r0, r3
 800ae94:	3720      	adds	r7, #32
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bd80      	pop	{r7, pc}

0800ae9a <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800ae9a:	b580      	push	{r7, lr}
 800ae9c:	b088      	sub	sp, #32
 800ae9e:	af00      	add	r7, sp, #0
 800aea0:	6078      	str	r0, [r7, #4]
 800aea2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800aea4:	2300      	movs	r3, #0
 800aea6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800aea8:	2303      	movs	r3, #3
 800aeaa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aeac:	2340      	movs	r3, #64	; 0x40
 800aeae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aeb0:	2300      	movs	r3, #0
 800aeb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aeb4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aeb8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aeba:	f107 0308 	add.w	r3, r7, #8
 800aebe:	4619      	mov	r1, r3
 800aec0:	6878      	ldr	r0, [r7, #4]
 800aec2:	f7ff fd87 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800aec6:	683a      	ldr	r2, [r7, #0]
 800aec8:	2103      	movs	r1, #3
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f000 f9bc 	bl	800b248 <SDMMC_GetCmdResp6>
 800aed0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800aed2:	69fb      	ldr	r3, [r7, #28]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3720      	adds	r7, #32
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}

0800aedc <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800aedc:	b580      	push	{r7, lr}
 800aede:	b088      	sub	sp, #32
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	6078      	str	r0, [r7, #4]
 800aee4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800aee6:	683b      	ldr	r3, [r7, #0]
 800aee8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800aeea:	230d      	movs	r3, #13
 800aeec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800aeee:	2340      	movs	r3, #64	; 0x40
 800aef0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800aef2:	2300      	movs	r3, #0
 800aef4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800aef6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aefa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800aefc:	f107 0308 	add.w	r3, r7, #8
 800af00:	4619      	mov	r1, r3
 800af02:	6878      	ldr	r0, [r7, #4]
 800af04:	f7ff fd66 	bl	800a9d4 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800af08:	f241 3288 	movw	r2, #5000	; 0x1388
 800af0c:	210d      	movs	r1, #13
 800af0e:	6878      	ldr	r0, [r7, #4]
 800af10:	f000 f82e 	bl	800af70 <SDMMC_GetCmdResp1>
 800af14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800af16:	69fb      	ldr	r3, [r7, #28]
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3720      	adds	r7, #32
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800af20:	b490      	push	{r4, r7}
 800af22:	b082      	sub	sp, #8
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800af28:	4b0f      	ldr	r3, [pc, #60]	; (800af68 <SDMMC_GetCmdError+0x48>)
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a0f      	ldr	r2, [pc, #60]	; (800af6c <SDMMC_GetCmdError+0x4c>)
 800af2e:	fba2 2303 	umull	r2, r3, r2, r3
 800af32:	0a5b      	lsrs	r3, r3, #9
 800af34:	f241 3288 	movw	r2, #5000	; 0x1388
 800af38:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af3c:	4623      	mov	r3, r4
 800af3e:	1e5c      	subs	r4, r3, #1
 800af40:	2b00      	cmp	r3, #0
 800af42:	d102      	bne.n	800af4a <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af44:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af48:	e009      	b.n	800af5e <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800af4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800af52:	2b00      	cmp	r3, #0
 800af54:	d0f2      	beq.n	800af3c <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800af56:	687b      	ldr	r3, [r7, #4]
 800af58:	22c5      	movs	r2, #197	; 0xc5
 800af5a:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800af5c:	2300      	movs	r3, #0
}
 800af5e:	4618      	mov	r0, r3
 800af60:	3708      	adds	r7, #8
 800af62:	46bd      	mov	sp, r7
 800af64:	bc90      	pop	{r4, r7}
 800af66:	4770      	bx	lr
 800af68:	20000004 	.word	0x20000004
 800af6c:	10624dd3 	.word	0x10624dd3

0800af70 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800af70:	b590      	push	{r4, r7, lr}
 800af72:	b087      	sub	sp, #28
 800af74:	af00      	add	r7, sp, #0
 800af76:	60f8      	str	r0, [r7, #12]
 800af78:	460b      	mov	r3, r1
 800af7a:	607a      	str	r2, [r7, #4]
 800af7c:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800af7e:	4b6f      	ldr	r3, [pc, #444]	; (800b13c <SDMMC_GetCmdResp1+0x1cc>)
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	4a6f      	ldr	r2, [pc, #444]	; (800b140 <SDMMC_GetCmdResp1+0x1d0>)
 800af84:	fba2 2303 	umull	r2, r3, r2, r3
 800af88:	0a5b      	lsrs	r3, r3, #9
 800af8a:	687a      	ldr	r2, [r7, #4]
 800af8c:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800af90:	4623      	mov	r3, r4
 800af92:	1e5c      	subs	r4, r3, #1
 800af94:	2b00      	cmp	r3, #0
 800af96:	d102      	bne.n	800af9e <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800af98:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800af9c:	e0c9      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afa2:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afa4:	697b      	ldr	r3, [r7, #20]
 800afa6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800afaa:	2b00      	cmp	r3, #0
 800afac:	d0f0      	beq.n	800af90 <SDMMC_GetCmdResp1+0x20>
 800afae:	697b      	ldr	r3, [r7, #20]
 800afb0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d1eb      	bne.n	800af90 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afbc:	f003 0304 	and.w	r3, r3, #4
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d004      	beq.n	800afce <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2204      	movs	r2, #4
 800afc8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800afca:	2304      	movs	r3, #4
 800afcc:	e0b1      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800afd2:	f003 0301 	and.w	r3, r3, #1
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d004      	beq.n	800afe4 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	2201      	movs	r2, #1
 800afde:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800afe0:	2301      	movs	r3, #1
 800afe2:	e0a6      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	22c5      	movs	r2, #197	; 0xc5
 800afe8:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800afea:	68f8      	ldr	r0, [r7, #12]
 800afec:	f7ff fd1b 	bl	800aa26 <SDIO_GetCommandResponse>
 800aff0:	4603      	mov	r3, r0
 800aff2:	461a      	mov	r2, r3
 800aff4:	7afb      	ldrb	r3, [r7, #11]
 800aff6:	4293      	cmp	r3, r2
 800aff8:	d001      	beq.n	800affe <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800affa:	2301      	movs	r3, #1
 800affc:	e099      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800affe:	2100      	movs	r1, #0
 800b000:	68f8      	ldr	r0, [r7, #12]
 800b002:	f7ff fd1c 	bl	800aa3e <SDIO_GetResponse>
 800b006:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800b008:	693a      	ldr	r2, [r7, #16]
 800b00a:	4b4e      	ldr	r3, [pc, #312]	; (800b144 <SDMMC_GetCmdResp1+0x1d4>)
 800b00c:	4013      	ands	r3, r2
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d101      	bne.n	800b016 <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800b012:	2300      	movs	r3, #0
 800b014:	e08d      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	da02      	bge.n	800b022 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800b01c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b020:	e087      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800b022:	693b      	ldr	r3, [r7, #16]
 800b024:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d001      	beq.n	800b030 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800b02c:	2340      	movs	r3, #64	; 0x40
 800b02e:	e080      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800b030:	693b      	ldr	r3, [r7, #16]
 800b032:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b036:	2b00      	cmp	r3, #0
 800b038:	d001      	beq.n	800b03e <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800b03a:	2380      	movs	r3, #128	; 0x80
 800b03c:	e079      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b044:	2b00      	cmp	r3, #0
 800b046:	d002      	beq.n	800b04e <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800b048:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b04c:	e071      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b054:	2b00      	cmp	r3, #0
 800b056:	d002      	beq.n	800b05e <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800b058:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b05c:	e069      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800b064:	2b00      	cmp	r3, #0
 800b066:	d002      	beq.n	800b06e <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800b068:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b06c:	e061      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800b06e:	693b      	ldr	r3, [r7, #16]
 800b070:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b074:	2b00      	cmp	r3, #0
 800b076:	d002      	beq.n	800b07e <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800b078:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800b07c:	e059      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800b07e:	693b      	ldr	r3, [r7, #16]
 800b080:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b084:	2b00      	cmp	r3, #0
 800b086:	d002      	beq.n	800b08e <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b088:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b08c:	e051      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800b08e:	693b      	ldr	r3, [r7, #16]
 800b090:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b094:	2b00      	cmp	r3, #0
 800b096:	d002      	beq.n	800b09e <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b098:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b09c:	e049      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800b09e:	693b      	ldr	r3, [r7, #16]
 800b0a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d002      	beq.n	800b0ae <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800b0a8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b0ac:	e041      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800b0ae:	693b      	ldr	r3, [r7, #16]
 800b0b0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b0b4:	2b00      	cmp	r3, #0
 800b0b6:	d002      	beq.n	800b0be <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800b0b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b0bc:	e039      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b0c4:	2b00      	cmp	r3, #0
 800b0c6:	d002      	beq.n	800b0ce <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800b0c8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b0cc:	e031      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800b0ce:	693b      	ldr	r3, [r7, #16]
 800b0d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d002      	beq.n	800b0de <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800b0d8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800b0dc:	e029      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800b0de:	693b      	ldr	r3, [r7, #16]
 800b0e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d002      	beq.n	800b0ee <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800b0e8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800b0ec:	e021      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800b0ee:	693b      	ldr	r3, [r7, #16]
 800b0f0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b0f4:	2b00      	cmp	r3, #0
 800b0f6:	d002      	beq.n	800b0fe <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800b0f8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800b0fc:	e019      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800b0fe:	693b      	ldr	r3, [r7, #16]
 800b100:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b104:	2b00      	cmp	r3, #0
 800b106:	d002      	beq.n	800b10e <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800b108:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b10c:	e011      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800b10e:	693b      	ldr	r3, [r7, #16]
 800b110:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b114:	2b00      	cmp	r3, #0
 800b116:	d002      	beq.n	800b11e <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800b118:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b11c:	e009      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800b11e:	693b      	ldr	r3, [r7, #16]
 800b120:	f003 0308 	and.w	r3, r3, #8
 800b124:	2b00      	cmp	r3, #0
 800b126:	d002      	beq.n	800b12e <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800b128:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b12c:	e001      	b.n	800b132 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b12e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b132:	4618      	mov	r0, r3
 800b134:	371c      	adds	r7, #28
 800b136:	46bd      	mov	sp, r7
 800b138:	bd90      	pop	{r4, r7, pc}
 800b13a:	bf00      	nop
 800b13c:	20000004 	.word	0x20000004
 800b140:	10624dd3 	.word	0x10624dd3
 800b144:	fdffe008 	.word	0xfdffe008

0800b148 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800b148:	b490      	push	{r4, r7}
 800b14a:	b084      	sub	sp, #16
 800b14c:	af00      	add	r7, sp, #0
 800b14e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b150:	4b1e      	ldr	r3, [pc, #120]	; (800b1cc <SDMMC_GetCmdResp2+0x84>)
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	4a1e      	ldr	r2, [pc, #120]	; (800b1d0 <SDMMC_GetCmdResp2+0x88>)
 800b156:	fba2 2303 	umull	r2, r3, r2, r3
 800b15a:	0a5b      	lsrs	r3, r3, #9
 800b15c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b160:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b164:	4623      	mov	r3, r4
 800b166:	1e5c      	subs	r4, r3, #1
 800b168:	2b00      	cmp	r3, #0
 800b16a:	d102      	bne.n	800b172 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b16c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b170:	e026      	b.n	800b1c0 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b176:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d0f0      	beq.n	800b164 <SDMMC_GetCmdResp2+0x1c>
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d1eb      	bne.n	800b164 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b190:	f003 0304 	and.w	r3, r3, #4
 800b194:	2b00      	cmp	r3, #0
 800b196:	d004      	beq.n	800b1a2 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	2204      	movs	r2, #4
 800b19c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b19e:	2304      	movs	r3, #4
 800b1a0:	e00e      	b.n	800b1c0 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b1a6:	f003 0301 	and.w	r3, r3, #1
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d004      	beq.n	800b1b8 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2201      	movs	r2, #1
 800b1b2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b1b4:	2301      	movs	r3, #1
 800b1b6:	e003      	b.n	800b1c0 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	22c5      	movs	r2, #197	; 0xc5
 800b1bc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800b1be:	2300      	movs	r3, #0
}
 800b1c0:	4618      	mov	r0, r3
 800b1c2:	3710      	adds	r7, #16
 800b1c4:	46bd      	mov	sp, r7
 800b1c6:	bc90      	pop	{r4, r7}
 800b1c8:	4770      	bx	lr
 800b1ca:	bf00      	nop
 800b1cc:	20000004 	.word	0x20000004
 800b1d0:	10624dd3 	.word	0x10624dd3

0800b1d4 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800b1d4:	b490      	push	{r4, r7}
 800b1d6:	b084      	sub	sp, #16
 800b1d8:	af00      	add	r7, sp, #0
 800b1da:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b1dc:	4b18      	ldr	r3, [pc, #96]	; (800b240 <SDMMC_GetCmdResp3+0x6c>)
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	4a18      	ldr	r2, [pc, #96]	; (800b244 <SDMMC_GetCmdResp3+0x70>)
 800b1e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b1e6:	0a5b      	lsrs	r3, r3, #9
 800b1e8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1ec:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b1f0:	4623      	mov	r3, r4
 800b1f2:	1e5c      	subs	r4, r3, #1
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d102      	bne.n	800b1fe <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b1f8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b1fc:	e01b      	b.n	800b236 <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b202:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d0f0      	beq.n	800b1f0 <SDMMC_GetCmdResp3+0x1c>
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b214:	2b00      	cmp	r3, #0
 800b216:	d1eb      	bne.n	800b1f0 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b21c:	f003 0304 	and.w	r3, r3, #4
 800b220:	2b00      	cmp	r3, #0
 800b222:	d004      	beq.n	800b22e <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	2204      	movs	r2, #4
 800b228:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b22a:	2304      	movs	r3, #4
 800b22c:	e003      	b.n	800b236 <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	22c5      	movs	r2, #197	; 0xc5
 800b232:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b234:	2300      	movs	r3, #0
}
 800b236:	4618      	mov	r0, r3
 800b238:	3710      	adds	r7, #16
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bc90      	pop	{r4, r7}
 800b23e:	4770      	bx	lr
 800b240:	20000004 	.word	0x20000004
 800b244:	10624dd3 	.word	0x10624dd3

0800b248 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800b248:	b590      	push	{r4, r7, lr}
 800b24a:	b087      	sub	sp, #28
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	60f8      	str	r0, [r7, #12]
 800b250:	460b      	mov	r3, r1
 800b252:	607a      	str	r2, [r7, #4]
 800b254:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b256:	4b34      	ldr	r3, [pc, #208]	; (800b328 <SDMMC_GetCmdResp6+0xe0>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	4a34      	ldr	r2, [pc, #208]	; (800b32c <SDMMC_GetCmdResp6+0xe4>)
 800b25c:	fba2 2303 	umull	r2, r3, r2, r3
 800b260:	0a5b      	lsrs	r3, r3, #9
 800b262:	f241 3288 	movw	r2, #5000	; 0x1388
 800b266:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b26a:	4623      	mov	r3, r4
 800b26c:	1e5c      	subs	r4, r3, #1
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d102      	bne.n	800b278 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b272:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b276:	e052      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b27c:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b27e:	697b      	ldr	r3, [r7, #20]
 800b280:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b284:	2b00      	cmp	r3, #0
 800b286:	d0f0      	beq.n	800b26a <SDMMC_GetCmdResp6+0x22>
 800b288:	697b      	ldr	r3, [r7, #20]
 800b28a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1eb      	bne.n	800b26a <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b296:	f003 0304 	and.w	r3, r3, #4
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d004      	beq.n	800b2a8 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	2204      	movs	r2, #4
 800b2a2:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b2a4:	2304      	movs	r3, #4
 800b2a6:	e03a      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b2ac:	f003 0301 	and.w	r3, r3, #1
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d004      	beq.n	800b2be <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2ba:	2301      	movs	r3, #1
 800b2bc:	e02f      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800b2be:	68f8      	ldr	r0, [r7, #12]
 800b2c0:	f7ff fbb1 	bl	800aa26 <SDIO_GetCommandResponse>
 800b2c4:	4603      	mov	r3, r0
 800b2c6:	461a      	mov	r2, r3
 800b2c8:	7afb      	ldrb	r3, [r7, #11]
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d001      	beq.n	800b2d2 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	e025      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800b2d2:	68fb      	ldr	r3, [r7, #12]
 800b2d4:	22c5      	movs	r2, #197	; 0xc5
 800b2d6:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800b2d8:	2100      	movs	r1, #0
 800b2da:	68f8      	ldr	r0, [r7, #12]
 800b2dc:	f7ff fbaf 	bl	800aa3e <SDIO_GetResponse>
 800b2e0:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800b2e8:	2b00      	cmp	r3, #0
 800b2ea:	d106      	bne.n	800b2fa <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	0c1b      	lsrs	r3, r3, #16
 800b2f0:	b29a      	uxth	r2, r3
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800b2f6:	2300      	movs	r3, #0
 800b2f8:	e011      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800b2fa:	693b      	ldr	r3, [r7, #16]
 800b2fc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b300:	2b00      	cmp	r3, #0
 800b302:	d002      	beq.n	800b30a <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800b304:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b308:	e009      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800b30a:	693b      	ldr	r3, [r7, #16]
 800b30c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b310:	2b00      	cmp	r3, #0
 800b312:	d002      	beq.n	800b31a <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800b314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b318:	e001      	b.n	800b31e <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800b31a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800b31e:	4618      	mov	r0, r3
 800b320:	371c      	adds	r7, #28
 800b322:	46bd      	mov	sp, r7
 800b324:	bd90      	pop	{r4, r7, pc}
 800b326:	bf00      	nop
 800b328:	20000004 	.word	0x20000004
 800b32c:	10624dd3 	.word	0x10624dd3

0800b330 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800b330:	b490      	push	{r4, r7}
 800b332:	b084      	sub	sp, #16
 800b334:	af00      	add	r7, sp, #0
 800b336:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800b338:	4b21      	ldr	r3, [pc, #132]	; (800b3c0 <SDMMC_GetCmdResp7+0x90>)
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	4a21      	ldr	r2, [pc, #132]	; (800b3c4 <SDMMC_GetCmdResp7+0x94>)
 800b33e:	fba2 2303 	umull	r2, r3, r2, r3
 800b342:	0a5b      	lsrs	r3, r3, #9
 800b344:	f241 3288 	movw	r2, #5000	; 0x1388
 800b348:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800b34c:	4623      	mov	r3, r4
 800b34e:	1e5c      	subs	r4, r3, #1
 800b350:	2b00      	cmp	r3, #0
 800b352:	d102      	bne.n	800b35a <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800b354:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800b358:	e02c      	b.n	800b3b4 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b35e:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800b366:	2b00      	cmp	r3, #0
 800b368:	d0f0      	beq.n	800b34c <SDMMC_GetCmdResp7+0x1c>
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800b370:	2b00      	cmp	r3, #0
 800b372:	d1eb      	bne.n	800b34c <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800b374:	687b      	ldr	r3, [r7, #4]
 800b376:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b378:	f003 0304 	and.w	r3, r3, #4
 800b37c:	2b00      	cmp	r3, #0
 800b37e:	d004      	beq.n	800b38a <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	2204      	movs	r2, #4
 800b384:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800b386:	2304      	movs	r3, #4
 800b388:	e014      	b.n	800b3b4 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b38e:	f003 0301 	and.w	r3, r3, #1
 800b392:	2b00      	cmp	r3, #0
 800b394:	d004      	beq.n	800b3a0 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	2201      	movs	r2, #1
 800b39a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800b39c:	2301      	movs	r3, #1
 800b39e:	e009      	b.n	800b3b4 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800b3a0:	687b      	ldr	r3, [r7, #4]
 800b3a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d002      	beq.n	800b3b2 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	2240      	movs	r2, #64	; 0x40
 800b3b0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800b3b2:	2300      	movs	r3, #0
  
}
 800b3b4:	4618      	mov	r0, r3
 800b3b6:	3710      	adds	r7, #16
 800b3b8:	46bd      	mov	sp, r7
 800b3ba:	bc90      	pop	{r4, r7}
 800b3bc:	4770      	bx	lr
 800b3be:	bf00      	nop
 800b3c0:	20000004 	.word	0x20000004
 800b3c4:	10624dd3 	.word	0x10624dd3

0800b3c8 <LL_TIM_SetPrescaler>:
{
 800b3c8:	b480      	push	{r7}
 800b3ca:	b083      	sub	sp, #12
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	683a      	ldr	r2, [r7, #0]
 800b3d6:	629a      	str	r2, [r3, #40]	; 0x28
}
 800b3d8:	bf00      	nop
 800b3da:	370c      	adds	r7, #12
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bc80      	pop	{r7}
 800b3e0:	4770      	bx	lr

0800b3e2 <LL_TIM_SetAutoReload>:
{
 800b3e2:	b480      	push	{r7}
 800b3e4:	b083      	sub	sp, #12
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
 800b3ea:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	683a      	ldr	r2, [r7, #0]
 800b3f0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800b3f2:	bf00      	nop
 800b3f4:	370c      	adds	r7, #12
 800b3f6:	46bd      	mov	sp, r7
 800b3f8:	bc80      	pop	{r7}
 800b3fa:	4770      	bx	lr

0800b3fc <LL_TIM_SetRepetitionCounter>:
{
 800b3fc:	b480      	push	{r7}
 800b3fe:	b083      	sub	sp, #12
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	683a      	ldr	r2, [r7, #0]
 800b40a:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b40c:	bf00      	nop
 800b40e:	370c      	adds	r7, #12
 800b410:	46bd      	mov	sp, r7
 800b412:	bc80      	pop	{r7}
 800b414:	4770      	bx	lr

0800b416 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800b416:	b480      	push	{r7}
 800b418:	b083      	sub	sp, #12
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	695b      	ldr	r3, [r3, #20]
 800b422:	f043 0201 	orr.w	r2, r3, #1
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	615a      	str	r2, [r3, #20]
}
 800b42a:	bf00      	nop
 800b42c:	370c      	adds	r7, #12
 800b42e:	46bd      	mov	sp, r7
 800b430:	bc80      	pop	{r7}
 800b432:	4770      	bx	lr

0800b434 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800b434:	b580      	push	{r7, lr}
 800b436:	b084      	sub	sp, #16
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
 800b43c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 800b43e:	687b      	ldr	r3, [r7, #4]
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	4a3d      	ldr	r2, [pc, #244]	; (800b53c <LL_TIM_Init+0x108>)
 800b448:	4293      	cmp	r3, r2
 800b44a:	d013      	beq.n	800b474 <LL_TIM_Init+0x40>
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b452:	d00f      	beq.n	800b474 <LL_TIM_Init+0x40>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	4a3a      	ldr	r2, [pc, #232]	; (800b540 <LL_TIM_Init+0x10c>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d00b      	beq.n	800b474 <LL_TIM_Init+0x40>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	4a39      	ldr	r2, [pc, #228]	; (800b544 <LL_TIM_Init+0x110>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d007      	beq.n	800b474 <LL_TIM_Init+0x40>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	4a38      	ldr	r2, [pc, #224]	; (800b548 <LL_TIM_Init+0x114>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d003      	beq.n	800b474 <LL_TIM_Init+0x40>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4a37      	ldr	r2, [pc, #220]	; (800b54c <LL_TIM_Init+0x118>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d106      	bne.n	800b482 <LL_TIM_Init+0x4e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800b47a:	683b      	ldr	r3, [r7, #0]
 800b47c:	685b      	ldr	r3, [r3, #4]
 800b47e:	4313      	orrs	r3, r2
 800b480:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	4a2d      	ldr	r2, [pc, #180]	; (800b53c <LL_TIM_Init+0x108>)
 800b486:	4293      	cmp	r3, r2
 800b488:	d02b      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b490:	d027      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	4a2a      	ldr	r2, [pc, #168]	; (800b540 <LL_TIM_Init+0x10c>)
 800b496:	4293      	cmp	r3, r2
 800b498:	d023      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	4a29      	ldr	r2, [pc, #164]	; (800b544 <LL_TIM_Init+0x110>)
 800b49e:	4293      	cmp	r3, r2
 800b4a0:	d01f      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	4a28      	ldr	r2, [pc, #160]	; (800b548 <LL_TIM_Init+0x114>)
 800b4a6:	4293      	cmp	r3, r2
 800b4a8:	d01b      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	4a27      	ldr	r2, [pc, #156]	; (800b54c <LL_TIM_Init+0x118>)
 800b4ae:	4293      	cmp	r3, r2
 800b4b0:	d017      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	4a26      	ldr	r2, [pc, #152]	; (800b550 <LL_TIM_Init+0x11c>)
 800b4b6:	4293      	cmp	r3, r2
 800b4b8:	d013      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	4a25      	ldr	r2, [pc, #148]	; (800b554 <LL_TIM_Init+0x120>)
 800b4be:	4293      	cmp	r3, r2
 800b4c0:	d00f      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	4a24      	ldr	r2, [pc, #144]	; (800b558 <LL_TIM_Init+0x124>)
 800b4c6:	4293      	cmp	r3, r2
 800b4c8:	d00b      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	4a23      	ldr	r2, [pc, #140]	; (800b55c <LL_TIM_Init+0x128>)
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d007      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	4a22      	ldr	r2, [pc, #136]	; (800b560 <LL_TIM_Init+0x12c>)
 800b4d6:	4293      	cmp	r3, r2
 800b4d8:	d003      	beq.n	800b4e2 <LL_TIM_Init+0xae>
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	4a21      	ldr	r2, [pc, #132]	; (800b564 <LL_TIM_Init+0x130>)
 800b4de:	4293      	cmp	r3, r2
 800b4e0:	d106      	bne.n	800b4f0 <LL_TIM_Init+0xbc>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	68db      	ldr	r3, [r3, #12]
 800b4ec:	4313      	orrs	r3, r2
 800b4ee:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 800b4f0:	687b      	ldr	r3, [r7, #4]
 800b4f2:	68fa      	ldr	r2, [r7, #12]
 800b4f4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 800b4f6:	683b      	ldr	r3, [r7, #0]
 800b4f8:	689b      	ldr	r3, [r3, #8]
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f7ff ff70 	bl	800b3e2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800b502:	683b      	ldr	r3, [r7, #0]
 800b504:	881b      	ldrh	r3, [r3, #0]
 800b506:	4619      	mov	r1, r3
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f7ff ff5d 	bl	800b3c8 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b50e:	687b      	ldr	r3, [r7, #4]
 800b510:	4a0a      	ldr	r2, [pc, #40]	; (800b53c <LL_TIM_Init+0x108>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d003      	beq.n	800b51e <LL_TIM_Init+0xea>
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	4a0c      	ldr	r2, [pc, #48]	; (800b54c <LL_TIM_Init+0x118>)
 800b51a:	4293      	cmp	r3, r2
 800b51c:	d105      	bne.n	800b52a <LL_TIM_Init+0xf6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 800b51e:	683b      	ldr	r3, [r7, #0]
 800b520:	691b      	ldr	r3, [r3, #16]
 800b522:	4619      	mov	r1, r3
 800b524:	6878      	ldr	r0, [r7, #4]
 800b526:	f7ff ff69 	bl	800b3fc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800b52a:	6878      	ldr	r0, [r7, #4]
 800b52c:	f7ff ff73 	bl	800b416 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 800b530:	2300      	movs	r3, #0
}
 800b532:	4618      	mov	r0, r3
 800b534:	3710      	adds	r7, #16
 800b536:	46bd      	mov	sp, r7
 800b538:	bd80      	pop	{r7, pc}
 800b53a:	bf00      	nop
 800b53c:	40010000 	.word	0x40010000
 800b540:	40000400 	.word	0x40000400
 800b544:	40000800 	.word	0x40000800
 800b548:	40000c00 	.word	0x40000c00
 800b54c:	40010400 	.word	0x40010400
 800b550:	40014000 	.word	0x40014000
 800b554:	40014400 	.word	0x40014400
 800b558:	40014800 	.word	0x40014800
 800b55c:	40001800 	.word	0x40001800
 800b560:	40001c00 	.word	0x40001c00
 800b564:	40002000 	.word	0x40002000

0800b568 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b568:	b084      	sub	sp, #16
 800b56a:	b580      	push	{r7, lr}
 800b56c:	b084      	sub	sp, #16
 800b56e:	af00      	add	r7, sp, #0
 800b570:	6078      	str	r0, [r7, #4]
 800b572:	f107 001c 	add.w	r0, r7, #28
 800b576:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b57a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b57c:	2b01      	cmp	r3, #1
 800b57e:	d122      	bne.n	800b5c6 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b584:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	68db      	ldr	r3, [r3, #12]
 800b590:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800b594:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b598:	687a      	ldr	r2, [r7, #4]
 800b59a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	68db      	ldr	r3, [r3, #12]
 800b5a0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800b5a8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b5aa:	2b01      	cmp	r3, #1
 800b5ac:	d105      	bne.n	800b5ba <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	68db      	ldr	r3, [r3, #12]
 800b5b2:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800b5ba:	6878      	ldr	r0, [r7, #4]
 800b5bc:	f001 faa0 	bl	800cb00 <USB_CoreReset>
 800b5c0:	4603      	mov	r3, r0
 800b5c2:	73fb      	strb	r3, [r7, #15]
 800b5c4:	e010      	b.n	800b5e8 <USB_CoreInit+0x80>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	68db      	ldr	r3, [r3, #12]
 800b5ca:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800b5d2:	6878      	ldr	r0, [r7, #4]
 800b5d4:	f001 fa94 	bl	800cb00 <USB_CoreReset>
 800b5d8:	4603      	mov	r3, r0
 800b5da:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5e0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800b5e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b5ea:	2b01      	cmp	r3, #1
 800b5ec:	d10b      	bne.n	800b606 <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	689b      	ldr	r3, [r3, #8]
 800b5f2:	f043 0206 	orr.w	r2, r3, #6
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	689b      	ldr	r3, [r3, #8]
 800b5fe:	f043 0220 	orr.w	r2, r3, #32
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800b606:	7bfb      	ldrb	r3, [r7, #15]
}
 800b608:	4618      	mov	r0, r3
 800b60a:	3710      	adds	r7, #16
 800b60c:	46bd      	mov	sp, r7
 800b60e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800b612:	b004      	add	sp, #16
 800b614:	4770      	bx	lr
	...

0800b618 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800b618:	b480      	push	{r7}
 800b61a:	b087      	sub	sp, #28
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	60b9      	str	r1, [r7, #8]
 800b622:	4613      	mov	r3, r2
 800b624:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800b626:	79fb      	ldrb	r3, [r7, #7]
 800b628:	2b02      	cmp	r3, #2
 800b62a:	d165      	bne.n	800b6f8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800b62c:	68bb      	ldr	r3, [r7, #8]
 800b62e:	4a41      	ldr	r2, [pc, #260]	; (800b734 <USB_SetTurnaroundTime+0x11c>)
 800b630:	4293      	cmp	r3, r2
 800b632:	d906      	bls.n	800b642 <USB_SetTurnaroundTime+0x2a>
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	4a40      	ldr	r2, [pc, #256]	; (800b738 <USB_SetTurnaroundTime+0x120>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d802      	bhi.n	800b642 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800b63c:	230f      	movs	r3, #15
 800b63e:	617b      	str	r3, [r7, #20]
 800b640:	e062      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800b642:	68bb      	ldr	r3, [r7, #8]
 800b644:	4a3c      	ldr	r2, [pc, #240]	; (800b738 <USB_SetTurnaroundTime+0x120>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d906      	bls.n	800b658 <USB_SetTurnaroundTime+0x40>
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	4a3b      	ldr	r2, [pc, #236]	; (800b73c <USB_SetTurnaroundTime+0x124>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d802      	bhi.n	800b658 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800b652:	230e      	movs	r3, #14
 800b654:	617b      	str	r3, [r7, #20]
 800b656:	e057      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800b658:	68bb      	ldr	r3, [r7, #8]
 800b65a:	4a38      	ldr	r2, [pc, #224]	; (800b73c <USB_SetTurnaroundTime+0x124>)
 800b65c:	4293      	cmp	r3, r2
 800b65e:	d906      	bls.n	800b66e <USB_SetTurnaroundTime+0x56>
 800b660:	68bb      	ldr	r3, [r7, #8]
 800b662:	4a37      	ldr	r2, [pc, #220]	; (800b740 <USB_SetTurnaroundTime+0x128>)
 800b664:	4293      	cmp	r3, r2
 800b666:	d802      	bhi.n	800b66e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800b668:	230d      	movs	r3, #13
 800b66a:	617b      	str	r3, [r7, #20]
 800b66c:	e04c      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	4a33      	ldr	r2, [pc, #204]	; (800b740 <USB_SetTurnaroundTime+0x128>)
 800b672:	4293      	cmp	r3, r2
 800b674:	d906      	bls.n	800b684 <USB_SetTurnaroundTime+0x6c>
 800b676:	68bb      	ldr	r3, [r7, #8]
 800b678:	4a32      	ldr	r2, [pc, #200]	; (800b744 <USB_SetTurnaroundTime+0x12c>)
 800b67a:	4293      	cmp	r3, r2
 800b67c:	d802      	bhi.n	800b684 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800b67e:	230c      	movs	r3, #12
 800b680:	617b      	str	r3, [r7, #20]
 800b682:	e041      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800b684:	68bb      	ldr	r3, [r7, #8]
 800b686:	4a2f      	ldr	r2, [pc, #188]	; (800b744 <USB_SetTurnaroundTime+0x12c>)
 800b688:	4293      	cmp	r3, r2
 800b68a:	d906      	bls.n	800b69a <USB_SetTurnaroundTime+0x82>
 800b68c:	68bb      	ldr	r3, [r7, #8]
 800b68e:	4a2e      	ldr	r2, [pc, #184]	; (800b748 <USB_SetTurnaroundTime+0x130>)
 800b690:	4293      	cmp	r3, r2
 800b692:	d802      	bhi.n	800b69a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800b694:	230b      	movs	r3, #11
 800b696:	617b      	str	r3, [r7, #20]
 800b698:	e036      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	4a2a      	ldr	r2, [pc, #168]	; (800b748 <USB_SetTurnaroundTime+0x130>)
 800b69e:	4293      	cmp	r3, r2
 800b6a0:	d906      	bls.n	800b6b0 <USB_SetTurnaroundTime+0x98>
 800b6a2:	68bb      	ldr	r3, [r7, #8]
 800b6a4:	4a29      	ldr	r2, [pc, #164]	; (800b74c <USB_SetTurnaroundTime+0x134>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d802      	bhi.n	800b6b0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800b6aa:	230a      	movs	r3, #10
 800b6ac:	617b      	str	r3, [r7, #20]
 800b6ae:	e02b      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800b6b0:	68bb      	ldr	r3, [r7, #8]
 800b6b2:	4a26      	ldr	r2, [pc, #152]	; (800b74c <USB_SetTurnaroundTime+0x134>)
 800b6b4:	4293      	cmp	r3, r2
 800b6b6:	d906      	bls.n	800b6c6 <USB_SetTurnaroundTime+0xae>
 800b6b8:	68bb      	ldr	r3, [r7, #8]
 800b6ba:	4a25      	ldr	r2, [pc, #148]	; (800b750 <USB_SetTurnaroundTime+0x138>)
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d802      	bhi.n	800b6c6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800b6c0:	2309      	movs	r3, #9
 800b6c2:	617b      	str	r3, [r7, #20]
 800b6c4:	e020      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800b6c6:	68bb      	ldr	r3, [r7, #8]
 800b6c8:	4a21      	ldr	r2, [pc, #132]	; (800b750 <USB_SetTurnaroundTime+0x138>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d906      	bls.n	800b6dc <USB_SetTurnaroundTime+0xc4>
 800b6ce:	68bb      	ldr	r3, [r7, #8]
 800b6d0:	4a20      	ldr	r2, [pc, #128]	; (800b754 <USB_SetTurnaroundTime+0x13c>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d802      	bhi.n	800b6dc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800b6d6:	2308      	movs	r3, #8
 800b6d8:	617b      	str	r3, [r7, #20]
 800b6da:	e015      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800b6dc:	68bb      	ldr	r3, [r7, #8]
 800b6de:	4a1d      	ldr	r2, [pc, #116]	; (800b754 <USB_SetTurnaroundTime+0x13c>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d906      	bls.n	800b6f2 <USB_SetTurnaroundTime+0xda>
 800b6e4:	68bb      	ldr	r3, [r7, #8]
 800b6e6:	4a1c      	ldr	r2, [pc, #112]	; (800b758 <USB_SetTurnaroundTime+0x140>)
 800b6e8:	4293      	cmp	r3, r2
 800b6ea:	d802      	bhi.n	800b6f2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800b6ec:	2307      	movs	r3, #7
 800b6ee:	617b      	str	r3, [r7, #20]
 800b6f0:	e00a      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800b6f2:	2306      	movs	r3, #6
 800b6f4:	617b      	str	r3, [r7, #20]
 800b6f6:	e007      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800b6f8:	79fb      	ldrb	r3, [r7, #7]
 800b6fa:	2b00      	cmp	r3, #0
 800b6fc:	d102      	bne.n	800b704 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800b6fe:	2309      	movs	r3, #9
 800b700:	617b      	str	r3, [r7, #20]
 800b702:	e001      	b.n	800b708 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800b704:	2309      	movs	r3, #9
 800b706:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	68db      	ldr	r3, [r3, #12]
 800b70c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	68da      	ldr	r2, [r3, #12]
 800b718:	697b      	ldr	r3, [r7, #20]
 800b71a:	029b      	lsls	r3, r3, #10
 800b71c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800b720:	431a      	orrs	r2, r3
 800b722:	68fb      	ldr	r3, [r7, #12]
 800b724:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b726:	2300      	movs	r3, #0
}
 800b728:	4618      	mov	r0, r3
 800b72a:	371c      	adds	r7, #28
 800b72c:	46bd      	mov	sp, r7
 800b72e:	bc80      	pop	{r7}
 800b730:	4770      	bx	lr
 800b732:	bf00      	nop
 800b734:	00d8acbf 	.word	0x00d8acbf
 800b738:	00e4e1bf 	.word	0x00e4e1bf
 800b73c:	00f423ff 	.word	0x00f423ff
 800b740:	0106737f 	.word	0x0106737f
 800b744:	011a499f 	.word	0x011a499f
 800b748:	01312cff 	.word	0x01312cff
 800b74c:	014ca43f 	.word	0x014ca43f
 800b750:	016e35ff 	.word	0x016e35ff
 800b754:	01a6ab1f 	.word	0x01a6ab1f
 800b758:	01e847ff 	.word	0x01e847ff

0800b75c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b75c:	b480      	push	{r7}
 800b75e:	b083      	sub	sp, #12
 800b760:	af00      	add	r7, sp, #0
 800b762:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	689b      	ldr	r3, [r3, #8]
 800b768:	f043 0201 	orr.w	r2, r3, #1
 800b76c:	687b      	ldr	r3, [r7, #4]
 800b76e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b770:	2300      	movs	r3, #0
}
 800b772:	4618      	mov	r0, r3
 800b774:	370c      	adds	r7, #12
 800b776:	46bd      	mov	sp, r7
 800b778:	bc80      	pop	{r7}
 800b77a:	4770      	bx	lr

0800b77c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800b77c:	b480      	push	{r7}
 800b77e:	b083      	sub	sp, #12
 800b780:	af00      	add	r7, sp, #0
 800b782:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	689b      	ldr	r3, [r3, #8]
 800b788:	f023 0201 	bic.w	r2, r3, #1
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800b790:	2300      	movs	r3, #0
}
 800b792:	4618      	mov	r0, r3
 800b794:	370c      	adds	r7, #12
 800b796:	46bd      	mov	sp, r7
 800b798:	bc80      	pop	{r7}
 800b79a:	4770      	bx	lr

0800b79c <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800b79c:	b580      	push	{r7, lr}
 800b79e:	b082      	sub	sp, #8
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	6078      	str	r0, [r7, #4]
 800b7a4:	460b      	mov	r3, r1
 800b7a6:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	68db      	ldr	r3, [r3, #12]
 800b7ac:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800b7b4:	78fb      	ldrb	r3, [r7, #3]
 800b7b6:	2b01      	cmp	r3, #1
 800b7b8:	d106      	bne.n	800b7c8 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	68db      	ldr	r3, [r3, #12]
 800b7be:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	60da      	str	r2, [r3, #12]
 800b7c6:	e00b      	b.n	800b7e0 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800b7c8:	78fb      	ldrb	r3, [r7, #3]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d106      	bne.n	800b7dc <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	68db      	ldr	r3, [r3, #12]
 800b7d2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	60da      	str	r2, [r3, #12]
 800b7da:	e001      	b.n	800b7e0 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800b7dc:	2301      	movs	r3, #1
 800b7de:	e003      	b.n	800b7e8 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800b7e0:	2032      	movs	r0, #50	; 0x32
 800b7e2:	f7f7 f84f 	bl	8002884 <HAL_Delay>

  return HAL_OK;
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	3708      	adds	r7, #8
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd80      	pop	{r7, pc}

0800b7f0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800b7f0:	b084      	sub	sp, #16
 800b7f2:	b580      	push	{r7, lr}
 800b7f4:	b086      	sub	sp, #24
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
 800b7fa:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800b7fe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800b802:	2300      	movs	r3, #0
 800b804:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800b80a:	2300      	movs	r3, #0
 800b80c:	613b      	str	r3, [r7, #16]
 800b80e:	e009      	b.n	800b824 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800b810:	687a      	ldr	r2, [r7, #4]
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	3340      	adds	r3, #64	; 0x40
 800b816:	009b      	lsls	r3, r3, #2
 800b818:	4413      	add	r3, r2
 800b81a:	2200      	movs	r2, #0
 800b81c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800b81e:	693b      	ldr	r3, [r7, #16]
 800b820:	3301      	adds	r3, #1
 800b822:	613b      	str	r3, [r7, #16]
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	2b0e      	cmp	r3, #14
 800b828:	d9f2      	bls.n	800b810 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800b82a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d11c      	bne.n	800b86a <USB_DevInit+0x7a>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b836:	685b      	ldr	r3, [r3, #4]
 800b838:	68fa      	ldr	r2, [r7, #12]
 800b83a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b83e:	f043 0302 	orr.w	r3, r3, #2
 800b842:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b848:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b854:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b860:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800b864:	687b      	ldr	r3, [r7, #4]
 800b866:	639a      	str	r2, [r3, #56]	; 0x38
 800b868:	e00b      	b.n	800b882 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b86e:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b87a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800b882:	68fb      	ldr	r3, [r7, #12]
 800b884:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b888:	461a      	mov	r2, r3
 800b88a:	2300      	movs	r3, #0
 800b88c:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b894:	4619      	mov	r1, r3
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b89c:	461a      	mov	r2, r3
 800b89e:	680b      	ldr	r3, [r1, #0]
 800b8a0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800b8a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b8a4:	2b01      	cmp	r3, #1
 800b8a6:	d10c      	bne.n	800b8c2 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800b8a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d104      	bne.n	800b8b8 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800b8ae:	2100      	movs	r1, #0
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f000 f945 	bl	800bb40 <USB_SetDevSpeed>
 800b8b6:	e008      	b.n	800b8ca <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800b8b8:	2101      	movs	r1, #1
 800b8ba:	6878      	ldr	r0, [r7, #4]
 800b8bc:	f000 f940 	bl	800bb40 <USB_SetDevSpeed>
 800b8c0:	e003      	b.n	800b8ca <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800b8c2:	2103      	movs	r1, #3
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f000 f93b 	bl	800bb40 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800b8ca:	2110      	movs	r1, #16
 800b8cc:	6878      	ldr	r0, [r7, #4]
 800b8ce:	f000 f8f3 	bl	800bab8 <USB_FlushTxFifo>
 800b8d2:	4603      	mov	r3, r0
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d001      	beq.n	800b8dc <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800b8d8:	2301      	movs	r3, #1
 800b8da:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800b8dc:	6878      	ldr	r0, [r7, #4]
 800b8de:	f000 f90f 	bl	800bb00 <USB_FlushRxFifo>
 800b8e2:	4603      	mov	r3, r0
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d001      	beq.n	800b8ec <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800b8e8:	2301      	movs	r3, #1
 800b8ea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	2300      	movs	r3, #0
 800b8f6:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8fe:	461a      	mov	r2, r3
 800b900:	2300      	movs	r3, #0
 800b902:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800b904:	68fb      	ldr	r3, [r7, #12]
 800b906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b90a:	461a      	mov	r2, r3
 800b90c:	2300      	movs	r3, #0
 800b90e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b910:	2300      	movs	r3, #0
 800b912:	613b      	str	r3, [r7, #16]
 800b914:	e043      	b.n	800b99e <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b916:	693b      	ldr	r3, [r7, #16]
 800b918:	015a      	lsls	r2, r3, #5
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	4413      	add	r3, r2
 800b91e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b928:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b92c:	d118      	bne.n	800b960 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800b92e:	693b      	ldr	r3, [r7, #16]
 800b930:	2b00      	cmp	r3, #0
 800b932:	d10a      	bne.n	800b94a <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800b934:	693b      	ldr	r3, [r7, #16]
 800b936:	015a      	lsls	r2, r3, #5
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	4413      	add	r3, r2
 800b93c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b940:	461a      	mov	r2, r3
 800b942:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b946:	6013      	str	r3, [r2, #0]
 800b948:	e013      	b.n	800b972 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800b94a:	693b      	ldr	r3, [r7, #16]
 800b94c:	015a      	lsls	r2, r3, #5
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	4413      	add	r3, r2
 800b952:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b956:	461a      	mov	r2, r3
 800b958:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b95c:	6013      	str	r3, [r2, #0]
 800b95e:	e008      	b.n	800b972 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800b960:	693b      	ldr	r3, [r7, #16]
 800b962:	015a      	lsls	r2, r3, #5
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	4413      	add	r3, r2
 800b968:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b96c:	461a      	mov	r2, r3
 800b96e:	2300      	movs	r3, #0
 800b970:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800b972:	693b      	ldr	r3, [r7, #16]
 800b974:	015a      	lsls	r2, r3, #5
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	4413      	add	r3, r2
 800b97a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b97e:	461a      	mov	r2, r3
 800b980:	2300      	movs	r3, #0
 800b982:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800b984:	693b      	ldr	r3, [r7, #16]
 800b986:	015a      	lsls	r2, r3, #5
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	4413      	add	r3, r2
 800b98c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b990:	461a      	mov	r2, r3
 800b992:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800b996:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b998:	693b      	ldr	r3, [r7, #16]
 800b99a:	3301      	adds	r3, #1
 800b99c:	613b      	str	r3, [r7, #16]
 800b99e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b9a0:	693a      	ldr	r2, [r7, #16]
 800b9a2:	429a      	cmp	r2, r3
 800b9a4:	d3b7      	bcc.n	800b916 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	613b      	str	r3, [r7, #16]
 800b9aa:	e043      	b.n	800ba34 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b9ac:	693b      	ldr	r3, [r7, #16]
 800b9ae:	015a      	lsls	r2, r3, #5
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	4413      	add	r3, r2
 800b9b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b9be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b9c2:	d118      	bne.n	800b9f6 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800b9c4:	693b      	ldr	r3, [r7, #16]
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	d10a      	bne.n	800b9e0 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800b9ca:	693b      	ldr	r3, [r7, #16]
 800b9cc:	015a      	lsls	r2, r3, #5
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	4413      	add	r3, r2
 800b9d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9d6:	461a      	mov	r2, r3
 800b9d8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b9dc:	6013      	str	r3, [r2, #0]
 800b9de:	e013      	b.n	800ba08 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800b9e0:	693b      	ldr	r3, [r7, #16]
 800b9e2:	015a      	lsls	r2, r3, #5
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	4413      	add	r3, r2
 800b9e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b9ec:	461a      	mov	r2, r3
 800b9ee:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800b9f2:	6013      	str	r3, [r2, #0]
 800b9f4:	e008      	b.n	800ba08 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800b9f6:	693b      	ldr	r3, [r7, #16]
 800b9f8:	015a      	lsls	r2, r3, #5
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	4413      	add	r3, r2
 800b9fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba02:	461a      	mov	r2, r3
 800ba04:	2300      	movs	r3, #0
 800ba06:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800ba08:	693b      	ldr	r3, [r7, #16]
 800ba0a:	015a      	lsls	r2, r3, #5
 800ba0c:	68fb      	ldr	r3, [r7, #12]
 800ba0e:	4413      	add	r3, r2
 800ba10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba14:	461a      	mov	r2, r3
 800ba16:	2300      	movs	r3, #0
 800ba18:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ba1a:	693b      	ldr	r3, [r7, #16]
 800ba1c:	015a      	lsls	r2, r3, #5
 800ba1e:	68fb      	ldr	r3, [r7, #12]
 800ba20:	4413      	add	r3, r2
 800ba22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba26:	461a      	mov	r2, r3
 800ba28:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ba2c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	3301      	adds	r3, #1
 800ba32:	613b      	str	r3, [r7, #16]
 800ba34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ba36:	693a      	ldr	r2, [r7, #16]
 800ba38:	429a      	cmp	r2, r3
 800ba3a:	d3b7      	bcc.n	800b9ac <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ba42:	691b      	ldr	r3, [r3, #16]
 800ba44:	68fa      	ldr	r2, [r7, #12]
 800ba46:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ba4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ba4e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2200      	movs	r2, #0
 800ba54:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ba5c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ba5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d105      	bne.n	800ba70 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	699b      	ldr	r3, [r3, #24]
 800ba68:	f043 0210 	orr.w	r2, r3, #16
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	699a      	ldr	r2, [r3, #24]
 800ba74:	4b0f      	ldr	r3, [pc, #60]	; (800bab4 <USB_DevInit+0x2c4>)
 800ba76:	4313      	orrs	r3, r2
 800ba78:	687a      	ldr	r2, [r7, #4]
 800ba7a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ba7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d005      	beq.n	800ba8e <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	699b      	ldr	r3, [r3, #24]
 800ba86:	f043 0208 	orr.w	r2, r3, #8
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ba8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d107      	bne.n	800baa4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	699b      	ldr	r3, [r3, #24]
 800ba98:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ba9c:	f043 0304 	orr.w	r3, r3, #4
 800baa0:	687a      	ldr	r2, [r7, #4]
 800baa2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800baa4:	7dfb      	ldrb	r3, [r7, #23]
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3718      	adds	r7, #24
 800baaa:	46bd      	mov	sp, r7
 800baac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bab0:	b004      	add	sp, #16
 800bab2:	4770      	bx	lr
 800bab4:	803c3800 	.word	0x803c3800

0800bab8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bab8:	b480      	push	{r7}
 800baba:	b085      	sub	sp, #20
 800babc:	af00      	add	r7, sp, #0
 800babe:	6078      	str	r0, [r7, #4]
 800bac0:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800bac2:	2300      	movs	r3, #0
 800bac4:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bac6:	683b      	ldr	r3, [r7, #0]
 800bac8:	019b      	lsls	r3, r3, #6
 800baca:	f043 0220 	orr.w	r2, r3, #32
 800bace:	687b      	ldr	r3, [r7, #4]
 800bad0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	3301      	adds	r3, #1
 800bad6:	60fb      	str	r3, [r7, #12]
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	4a08      	ldr	r2, [pc, #32]	; (800bafc <USB_FlushTxFifo+0x44>)
 800badc:	4293      	cmp	r3, r2
 800bade:	d901      	bls.n	800bae4 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800bae0:	2303      	movs	r3, #3
 800bae2:	e006      	b.n	800baf2 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	691b      	ldr	r3, [r3, #16]
 800bae8:	f003 0320 	and.w	r3, r3, #32
 800baec:	2b20      	cmp	r3, #32
 800baee:	d0f0      	beq.n	800bad2 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800baf0:	2300      	movs	r3, #0
}
 800baf2:	4618      	mov	r0, r3
 800baf4:	3714      	adds	r7, #20
 800baf6:	46bd      	mov	sp, r7
 800baf8:	bc80      	pop	{r7}
 800bafa:	4770      	bx	lr
 800bafc:	00030d40 	.word	0x00030d40

0800bb00 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b085      	sub	sp, #20
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800bb08:	2300      	movs	r3, #0
 800bb0a:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	2210      	movs	r2, #16
 800bb10:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	3301      	adds	r3, #1
 800bb16:	60fb      	str	r3, [r7, #12]
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	4a08      	ldr	r2, [pc, #32]	; (800bb3c <USB_FlushRxFifo+0x3c>)
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d901      	bls.n	800bb24 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800bb20:	2303      	movs	r3, #3
 800bb22:	e006      	b.n	800bb32 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	691b      	ldr	r3, [r3, #16]
 800bb28:	f003 0310 	and.w	r3, r3, #16
 800bb2c:	2b10      	cmp	r3, #16
 800bb2e:	d0f0      	beq.n	800bb12 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800bb30:	2300      	movs	r3, #0
}
 800bb32:	4618      	mov	r0, r3
 800bb34:	3714      	adds	r7, #20
 800bb36:	46bd      	mov	sp, r7
 800bb38:	bc80      	pop	{r7}
 800bb3a:	4770      	bx	lr
 800bb3c:	00030d40 	.word	0x00030d40

0800bb40 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bb40:	b480      	push	{r7}
 800bb42:	b085      	sub	sp, #20
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
 800bb48:	460b      	mov	r3, r1
 800bb4a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb56:	681a      	ldr	r2, [r3, #0]
 800bb58:	78fb      	ldrb	r3, [r7, #3]
 800bb5a:	68f9      	ldr	r1, [r7, #12]
 800bb5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bb60:	4313      	orrs	r3, r2
 800bb62:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800bb64:	2300      	movs	r3, #0
}
 800bb66:	4618      	mov	r0, r3
 800bb68:	3714      	adds	r7, #20
 800bb6a:	46bd      	mov	sp, r7
 800bb6c:	bc80      	pop	{r7}
 800bb6e:	4770      	bx	lr

0800bb70 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b087      	sub	sp, #28
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800bb7c:	693b      	ldr	r3, [r7, #16]
 800bb7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bb82:	689b      	ldr	r3, [r3, #8]
 800bb84:	f003 0306 	and.w	r3, r3, #6
 800bb88:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d102      	bne.n	800bb96 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800bb90:	2300      	movs	r3, #0
 800bb92:	75fb      	strb	r3, [r7, #23]
 800bb94:	e00a      	b.n	800bbac <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	2b02      	cmp	r3, #2
 800bb9a:	d002      	beq.n	800bba2 <USB_GetDevSpeed+0x32>
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	2b06      	cmp	r3, #6
 800bba0:	d102      	bne.n	800bba8 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800bba2:	2302      	movs	r3, #2
 800bba4:	75fb      	strb	r3, [r7, #23]
 800bba6:	e001      	b.n	800bbac <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800bba8:	230f      	movs	r3, #15
 800bbaa:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800bbac:	7dfb      	ldrb	r3, [r7, #23]
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	371c      	adds	r7, #28
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bc80      	pop	{r7}
 800bbb6:	4770      	bx	lr

0800bbb8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bbb8:	b480      	push	{r7}
 800bbba:	b085      	sub	sp, #20
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
 800bbc0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bbc6:	683b      	ldr	r3, [r7, #0]
 800bbc8:	781b      	ldrb	r3, [r3, #0]
 800bbca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	785b      	ldrb	r3, [r3, #1]
 800bbd0:	2b01      	cmp	r3, #1
 800bbd2:	d13a      	bne.n	800bc4a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bbda:	69da      	ldr	r2, [r3, #28]
 800bbdc:	683b      	ldr	r3, [r7, #0]
 800bbde:	781b      	ldrb	r3, [r3, #0]
 800bbe0:	f003 030f 	and.w	r3, r3, #15
 800bbe4:	2101      	movs	r1, #1
 800bbe6:	fa01 f303 	lsl.w	r3, r1, r3
 800bbea:	b29b      	uxth	r3, r3
 800bbec:	68f9      	ldr	r1, [r7, #12]
 800bbee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bbf2:	4313      	orrs	r3, r2
 800bbf4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	015a      	lsls	r2, r3, #5
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	4413      	add	r3, r2
 800bbfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc08:	2b00      	cmp	r3, #0
 800bc0a:	d155      	bne.n	800bcb8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	015a      	lsls	r2, r3, #5
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	4413      	add	r3, r2
 800bc14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	683b      	ldr	r3, [r7, #0]
 800bc1c:	689b      	ldr	r3, [r3, #8]
 800bc1e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	78db      	ldrb	r3, [r3, #3]
 800bc26:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc28:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800bc2a:	68bb      	ldr	r3, [r7, #8]
 800bc2c:	059b      	lsls	r3, r3, #22
 800bc2e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800bc30:	4313      	orrs	r3, r2
 800bc32:	68ba      	ldr	r2, [r7, #8]
 800bc34:	0151      	lsls	r1, r2, #5
 800bc36:	68fa      	ldr	r2, [r7, #12]
 800bc38:	440a      	add	r2, r1
 800bc3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bc3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bc42:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bc46:	6013      	str	r3, [r2, #0]
 800bc48:	e036      	b.n	800bcb8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800bc4a:	68fb      	ldr	r3, [r7, #12]
 800bc4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bc50:	69da      	ldr	r2, [r3, #28]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	781b      	ldrb	r3, [r3, #0]
 800bc56:	f003 030f 	and.w	r3, r3, #15
 800bc5a:	2101      	movs	r1, #1
 800bc5c:	fa01 f303 	lsl.w	r3, r1, r3
 800bc60:	041b      	lsls	r3, r3, #16
 800bc62:	68f9      	ldr	r1, [r7, #12]
 800bc64:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	015a      	lsls	r2, r3, #5
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	4413      	add	r3, r2
 800bc74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc7e:	2b00      	cmp	r3, #0
 800bc80:	d11a      	bne.n	800bcb8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bc82:	68bb      	ldr	r3, [r7, #8]
 800bc84:	015a      	lsls	r2, r3, #5
 800bc86:	68fb      	ldr	r3, [r7, #12]
 800bc88:	4413      	add	r3, r2
 800bc8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bc8e:	681a      	ldr	r2, [r3, #0]
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	689b      	ldr	r3, [r3, #8]
 800bc94:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	78db      	ldrb	r3, [r3, #3]
 800bc9c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800bc9e:	430b      	orrs	r3, r1
 800bca0:	4313      	orrs	r3, r2
 800bca2:	68ba      	ldr	r2, [r7, #8]
 800bca4:	0151      	lsls	r1, r2, #5
 800bca6:	68fa      	ldr	r2, [r7, #12]
 800bca8:	440a      	add	r2, r1
 800bcaa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bcae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bcb2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800bcb6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800bcb8:	2300      	movs	r3, #0
}
 800bcba:	4618      	mov	r0, r3
 800bcbc:	3714      	adds	r7, #20
 800bcbe:	46bd      	mov	sp, r7
 800bcc0:	bc80      	pop	{r7}
 800bcc2:	4770      	bx	lr

0800bcc4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800bcc4:	b480      	push	{r7}
 800bcc6:	b085      	sub	sp, #20
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
 800bccc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800bcd2:	683b      	ldr	r3, [r7, #0]
 800bcd4:	781b      	ldrb	r3, [r3, #0]
 800bcd6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800bcd8:	683b      	ldr	r3, [r7, #0]
 800bcda:	785b      	ldrb	r3, [r3, #1]
 800bcdc:	2b01      	cmp	r3, #1
 800bcde:	d161      	bne.n	800bda4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	015a      	lsls	r2, r3, #5
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	4413      	add	r3, r2
 800bce8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bcf2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bcf6:	d11f      	bne.n	800bd38 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	015a      	lsls	r2, r3, #5
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	4413      	add	r3, r2
 800bd00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd04:	681b      	ldr	r3, [r3, #0]
 800bd06:	68ba      	ldr	r2, [r7, #8]
 800bd08:	0151      	lsls	r1, r2, #5
 800bd0a:	68fa      	ldr	r2, [r7, #12]
 800bd0c:	440a      	add	r2, r1
 800bd0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd12:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bd16:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	015a      	lsls	r2, r3, #5
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	4413      	add	r3, r2
 800bd20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	0151      	lsls	r1, r2, #5
 800bd2a:	68fa      	ldr	r2, [r7, #12]
 800bd2c:	440a      	add	r2, r1
 800bd2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bd32:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bd36:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd3e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bd40:	683b      	ldr	r3, [r7, #0]
 800bd42:	781b      	ldrb	r3, [r3, #0]
 800bd44:	f003 030f 	and.w	r3, r3, #15
 800bd48:	2101      	movs	r1, #1
 800bd4a:	fa01 f303 	lsl.w	r3, r1, r3
 800bd4e:	b29b      	uxth	r3, r3
 800bd50:	43db      	mvns	r3, r3
 800bd52:	68f9      	ldr	r1, [r7, #12]
 800bd54:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd58:	4013      	ands	r3, r2
 800bd5a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd62:	69da      	ldr	r2, [r3, #28]
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	781b      	ldrb	r3, [r3, #0]
 800bd68:	f003 030f 	and.w	r3, r3, #15
 800bd6c:	2101      	movs	r1, #1
 800bd6e:	fa01 f303 	lsl.w	r3, r1, r3
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	43db      	mvns	r3, r3
 800bd76:	68f9      	ldr	r1, [r7, #12]
 800bd78:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800bd7c:	4013      	ands	r3, r2
 800bd7e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800bd80:	68bb      	ldr	r3, [r7, #8]
 800bd82:	015a      	lsls	r2, r3, #5
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	4413      	add	r3, r2
 800bd88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd8c:	681a      	ldr	r2, [r3, #0]
 800bd8e:	68bb      	ldr	r3, [r7, #8]
 800bd90:	0159      	lsls	r1, r3, #5
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	440b      	add	r3, r1
 800bd96:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd9a:	4619      	mov	r1, r3
 800bd9c:	4b35      	ldr	r3, [pc, #212]	; (800be74 <USB_DeactivateEndpoint+0x1b0>)
 800bd9e:	4013      	ands	r3, r2
 800bda0:	600b      	str	r3, [r1, #0]
 800bda2:	e060      	b.n	800be66 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bda4:	68bb      	ldr	r3, [r7, #8]
 800bda6:	015a      	lsls	r2, r3, #5
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	4413      	add	r3, r2
 800bdac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdb0:	681b      	ldr	r3, [r3, #0]
 800bdb2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bdb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bdba:	d11f      	bne.n	800bdfc <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800bdbc:	68bb      	ldr	r3, [r7, #8]
 800bdbe:	015a      	lsls	r2, r3, #5
 800bdc0:	68fb      	ldr	r3, [r7, #12]
 800bdc2:	4413      	add	r3, r2
 800bdc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	68ba      	ldr	r2, [r7, #8]
 800bdcc:	0151      	lsls	r1, r2, #5
 800bdce:	68fa      	ldr	r2, [r7, #12]
 800bdd0:	440a      	add	r2, r1
 800bdd2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdd6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800bdda:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800bddc:	68bb      	ldr	r3, [r7, #8]
 800bdde:	015a      	lsls	r2, r3, #5
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	4413      	add	r3, r2
 800bde4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	68ba      	ldr	r2, [r7, #8]
 800bdec:	0151      	lsls	r1, r2, #5
 800bdee:	68fa      	ldr	r2, [r7, #12]
 800bdf0:	440a      	add	r2, r1
 800bdf2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800bdf6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bdfa:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be02:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800be04:	683b      	ldr	r3, [r7, #0]
 800be06:	781b      	ldrb	r3, [r3, #0]
 800be08:	f003 030f 	and.w	r3, r3, #15
 800be0c:	2101      	movs	r1, #1
 800be0e:	fa01 f303 	lsl.w	r3, r1, r3
 800be12:	041b      	lsls	r3, r3, #16
 800be14:	43db      	mvns	r3, r3
 800be16:	68f9      	ldr	r1, [r7, #12]
 800be18:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be1c:	4013      	ands	r3, r2
 800be1e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800be26:	69da      	ldr	r2, [r3, #28]
 800be28:	683b      	ldr	r3, [r7, #0]
 800be2a:	781b      	ldrb	r3, [r3, #0]
 800be2c:	f003 030f 	and.w	r3, r3, #15
 800be30:	2101      	movs	r1, #1
 800be32:	fa01 f303 	lsl.w	r3, r1, r3
 800be36:	041b      	lsls	r3, r3, #16
 800be38:	43db      	mvns	r3, r3
 800be3a:	68f9      	ldr	r1, [r7, #12]
 800be3c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800be40:	4013      	ands	r3, r2
 800be42:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800be44:	68bb      	ldr	r3, [r7, #8]
 800be46:	015a      	lsls	r2, r3, #5
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	4413      	add	r3, r2
 800be4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be50:	681a      	ldr	r2, [r3, #0]
 800be52:	68bb      	ldr	r3, [r7, #8]
 800be54:	0159      	lsls	r1, r3, #5
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	440b      	add	r3, r1
 800be5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be5e:	4619      	mov	r1, r3
 800be60:	4b05      	ldr	r3, [pc, #20]	; (800be78 <USB_DeactivateEndpoint+0x1b4>)
 800be62:	4013      	ands	r3, r2
 800be64:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800be66:	2300      	movs	r3, #0
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3714      	adds	r7, #20
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bc80      	pop	{r7}
 800be70:	4770      	bx	lr
 800be72:	bf00      	nop
 800be74:	ec337800 	.word	0xec337800
 800be78:	eff37800 	.word	0xeff37800

0800be7c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800be7c:	b580      	push	{r7, lr}
 800be7e:	b08a      	sub	sp, #40	; 0x28
 800be80:	af02      	add	r7, sp, #8
 800be82:	60f8      	str	r0, [r7, #12]
 800be84:	60b9      	str	r1, [r7, #8]
 800be86:	4613      	mov	r3, r2
 800be88:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800be8e:	68bb      	ldr	r3, [r7, #8]
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800be94:	68bb      	ldr	r3, [r7, #8]
 800be96:	785b      	ldrb	r3, [r3, #1]
 800be98:	2b01      	cmp	r3, #1
 800be9a:	f040 815c 	bne.w	800c156 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800be9e:	68bb      	ldr	r3, [r7, #8]
 800bea0:	695b      	ldr	r3, [r3, #20]
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d132      	bne.n	800bf0c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bea6:	69bb      	ldr	r3, [r7, #24]
 800bea8:	015a      	lsls	r2, r3, #5
 800beaa:	69fb      	ldr	r3, [r7, #28]
 800beac:	4413      	add	r3, r2
 800beae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800beb2:	691b      	ldr	r3, [r3, #16]
 800beb4:	69ba      	ldr	r2, [r7, #24]
 800beb6:	0151      	lsls	r1, r2, #5
 800beb8:	69fa      	ldr	r2, [r7, #28]
 800beba:	440a      	add	r2, r1
 800bebc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bec0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bec4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bec8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800beca:	69bb      	ldr	r3, [r7, #24]
 800becc:	015a      	lsls	r2, r3, #5
 800bece:	69fb      	ldr	r3, [r7, #28]
 800bed0:	4413      	add	r3, r2
 800bed2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bed6:	691b      	ldr	r3, [r3, #16]
 800bed8:	69ba      	ldr	r2, [r7, #24]
 800beda:	0151      	lsls	r1, r2, #5
 800bedc:	69fa      	ldr	r2, [r7, #28]
 800bede:	440a      	add	r2, r1
 800bee0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bee4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800bee8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800beea:	69bb      	ldr	r3, [r7, #24]
 800beec:	015a      	lsls	r2, r3, #5
 800beee:	69fb      	ldr	r3, [r7, #28]
 800bef0:	4413      	add	r3, r2
 800bef2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bef6:	691b      	ldr	r3, [r3, #16]
 800bef8:	69ba      	ldr	r2, [r7, #24]
 800befa:	0151      	lsls	r1, r2, #5
 800befc:	69fa      	ldr	r2, [r7, #28]
 800befe:	440a      	add	r2, r1
 800bf00:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf04:	0cdb      	lsrs	r3, r3, #19
 800bf06:	04db      	lsls	r3, r3, #19
 800bf08:	6113      	str	r3, [r2, #16]
 800bf0a:	e074      	b.n	800bff6 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800bf0c:	69bb      	ldr	r3, [r7, #24]
 800bf0e:	015a      	lsls	r2, r3, #5
 800bf10:	69fb      	ldr	r3, [r7, #28]
 800bf12:	4413      	add	r3, r2
 800bf14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf18:	691b      	ldr	r3, [r3, #16]
 800bf1a:	69ba      	ldr	r2, [r7, #24]
 800bf1c:	0151      	lsls	r1, r2, #5
 800bf1e:	69fa      	ldr	r2, [r7, #28]
 800bf20:	440a      	add	r2, r1
 800bf22:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf26:	0cdb      	lsrs	r3, r3, #19
 800bf28:	04db      	lsls	r3, r3, #19
 800bf2a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800bf2c:	69bb      	ldr	r3, [r7, #24]
 800bf2e:	015a      	lsls	r2, r3, #5
 800bf30:	69fb      	ldr	r3, [r7, #28]
 800bf32:	4413      	add	r3, r2
 800bf34:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf38:	691b      	ldr	r3, [r3, #16]
 800bf3a:	69ba      	ldr	r2, [r7, #24]
 800bf3c:	0151      	lsls	r1, r2, #5
 800bf3e:	69fa      	ldr	r2, [r7, #28]
 800bf40:	440a      	add	r2, r1
 800bf42:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bf46:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800bf4a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800bf4e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800bf50:	69bb      	ldr	r3, [r7, #24]
 800bf52:	015a      	lsls	r2, r3, #5
 800bf54:	69fb      	ldr	r3, [r7, #28]
 800bf56:	4413      	add	r3, r2
 800bf58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf5c:	691a      	ldr	r2, [r3, #16]
 800bf5e:	68bb      	ldr	r3, [r7, #8]
 800bf60:	6959      	ldr	r1, [r3, #20]
 800bf62:	68bb      	ldr	r3, [r7, #8]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	440b      	add	r3, r1
 800bf68:	1e59      	subs	r1, r3, #1
 800bf6a:	68bb      	ldr	r3, [r7, #8]
 800bf6c:	689b      	ldr	r3, [r3, #8]
 800bf6e:	fbb1 f3f3 	udiv	r3, r1, r3
 800bf72:	04d9      	lsls	r1, r3, #19
 800bf74:	4b9d      	ldr	r3, [pc, #628]	; (800c1ec <USB_EPStartXfer+0x370>)
 800bf76:	400b      	ands	r3, r1
 800bf78:	69b9      	ldr	r1, [r7, #24]
 800bf7a:	0148      	lsls	r0, r1, #5
 800bf7c:	69f9      	ldr	r1, [r7, #28]
 800bf7e:	4401      	add	r1, r0
 800bf80:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bf84:	4313      	orrs	r3, r2
 800bf86:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800bf88:	69bb      	ldr	r3, [r7, #24]
 800bf8a:	015a      	lsls	r2, r3, #5
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	4413      	add	r3, r2
 800bf90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bf94:	691a      	ldr	r2, [r3, #16]
 800bf96:	68bb      	ldr	r3, [r7, #8]
 800bf98:	695b      	ldr	r3, [r3, #20]
 800bf9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800bf9e:	69b9      	ldr	r1, [r7, #24]
 800bfa0:	0148      	lsls	r0, r1, #5
 800bfa2:	69f9      	ldr	r1, [r7, #28]
 800bfa4:	4401      	add	r1, r0
 800bfa6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800bfaa:	4313      	orrs	r3, r2
 800bfac:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	78db      	ldrb	r3, [r3, #3]
 800bfb2:	2b01      	cmp	r3, #1
 800bfb4:	d11f      	bne.n	800bff6 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800bfb6:	69bb      	ldr	r3, [r7, #24]
 800bfb8:	015a      	lsls	r2, r3, #5
 800bfba:	69fb      	ldr	r3, [r7, #28]
 800bfbc:	4413      	add	r3, r2
 800bfbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfc2:	691b      	ldr	r3, [r3, #16]
 800bfc4:	69ba      	ldr	r2, [r7, #24]
 800bfc6:	0151      	lsls	r1, r2, #5
 800bfc8:	69fa      	ldr	r2, [r7, #28]
 800bfca:	440a      	add	r2, r1
 800bfcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bfd0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800bfd4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800bfd6:	69bb      	ldr	r3, [r7, #24]
 800bfd8:	015a      	lsls	r2, r3, #5
 800bfda:	69fb      	ldr	r3, [r7, #28]
 800bfdc:	4413      	add	r3, r2
 800bfde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bfe2:	691b      	ldr	r3, [r3, #16]
 800bfe4:	69ba      	ldr	r2, [r7, #24]
 800bfe6:	0151      	lsls	r1, r2, #5
 800bfe8:	69fa      	ldr	r2, [r7, #28]
 800bfea:	440a      	add	r2, r1
 800bfec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800bff0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800bff4:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800bff6:	79fb      	ldrb	r3, [r7, #7]
 800bff8:	2b01      	cmp	r3, #1
 800bffa:	d14b      	bne.n	800c094 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800bffc:	68bb      	ldr	r3, [r7, #8]
 800bffe:	691b      	ldr	r3, [r3, #16]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d009      	beq.n	800c018 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c004:	69bb      	ldr	r3, [r7, #24]
 800c006:	015a      	lsls	r2, r3, #5
 800c008:	69fb      	ldr	r3, [r7, #28]
 800c00a:	4413      	add	r3, r2
 800c00c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c010:	461a      	mov	r2, r3
 800c012:	68bb      	ldr	r3, [r7, #8]
 800c014:	691b      	ldr	r3, [r3, #16]
 800c016:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c018:	68bb      	ldr	r3, [r7, #8]
 800c01a:	78db      	ldrb	r3, [r3, #3]
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d128      	bne.n	800c072 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c020:	69fb      	ldr	r3, [r7, #28]
 800c022:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c026:	689b      	ldr	r3, [r3, #8]
 800c028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d110      	bne.n	800c052 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c030:	69bb      	ldr	r3, [r7, #24]
 800c032:	015a      	lsls	r2, r3, #5
 800c034:	69fb      	ldr	r3, [r7, #28]
 800c036:	4413      	add	r3, r2
 800c038:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	69ba      	ldr	r2, [r7, #24]
 800c040:	0151      	lsls	r1, r2, #5
 800c042:	69fa      	ldr	r2, [r7, #28]
 800c044:	440a      	add	r2, r1
 800c046:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c04a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c04e:	6013      	str	r3, [r2, #0]
 800c050:	e00f      	b.n	800c072 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c052:	69bb      	ldr	r3, [r7, #24]
 800c054:	015a      	lsls	r2, r3, #5
 800c056:	69fb      	ldr	r3, [r7, #28]
 800c058:	4413      	add	r3, r2
 800c05a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	69ba      	ldr	r2, [r7, #24]
 800c062:	0151      	lsls	r1, r2, #5
 800c064:	69fa      	ldr	r2, [r7, #28]
 800c066:	440a      	add	r2, r1
 800c068:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c06c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c070:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c072:	69bb      	ldr	r3, [r7, #24]
 800c074:	015a      	lsls	r2, r3, #5
 800c076:	69fb      	ldr	r3, [r7, #28]
 800c078:	4413      	add	r3, r2
 800c07a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	69ba      	ldr	r2, [r7, #24]
 800c082:	0151      	lsls	r1, r2, #5
 800c084:	69fa      	ldr	r2, [r7, #28]
 800c086:	440a      	add	r2, r1
 800c088:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c08c:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c090:	6013      	str	r3, [r2, #0]
 800c092:	e12f      	b.n	800c2f4 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c094:	69bb      	ldr	r3, [r7, #24]
 800c096:	015a      	lsls	r2, r3, #5
 800c098:	69fb      	ldr	r3, [r7, #28]
 800c09a:	4413      	add	r3, r2
 800c09c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	69ba      	ldr	r2, [r7, #24]
 800c0a4:	0151      	lsls	r1, r2, #5
 800c0a6:	69fa      	ldr	r2, [r7, #28]
 800c0a8:	440a      	add	r2, r1
 800c0aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c0ae:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c0b2:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c0b4:	68bb      	ldr	r3, [r7, #8]
 800c0b6:	78db      	ldrb	r3, [r3, #3]
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d015      	beq.n	800c0e8 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c0bc:	68bb      	ldr	r3, [r7, #8]
 800c0be:	695b      	ldr	r3, [r3, #20]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	f000 8117 	beq.w	800c2f4 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c0c6:	69fb      	ldr	r3, [r7, #28]
 800c0c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c0ce:	68bb      	ldr	r3, [r7, #8]
 800c0d0:	781b      	ldrb	r3, [r3, #0]
 800c0d2:	f003 030f 	and.w	r3, r3, #15
 800c0d6:	2101      	movs	r1, #1
 800c0d8:	fa01 f303 	lsl.w	r3, r1, r3
 800c0dc:	69f9      	ldr	r1, [r7, #28]
 800c0de:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c0e2:	4313      	orrs	r3, r2
 800c0e4:	634b      	str	r3, [r1, #52]	; 0x34
 800c0e6:	e105      	b.n	800c2f4 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c0e8:	69fb      	ldr	r3, [r7, #28]
 800c0ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c0ee:	689b      	ldr	r3, [r3, #8]
 800c0f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	d110      	bne.n	800c11a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c0f8:	69bb      	ldr	r3, [r7, #24]
 800c0fa:	015a      	lsls	r2, r3, #5
 800c0fc:	69fb      	ldr	r3, [r7, #28]
 800c0fe:	4413      	add	r3, r2
 800c100:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	69ba      	ldr	r2, [r7, #24]
 800c108:	0151      	lsls	r1, r2, #5
 800c10a:	69fa      	ldr	r2, [r7, #28]
 800c10c:	440a      	add	r2, r1
 800c10e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c112:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c116:	6013      	str	r3, [r2, #0]
 800c118:	e00f      	b.n	800c13a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c11a:	69bb      	ldr	r3, [r7, #24]
 800c11c:	015a      	lsls	r2, r3, #5
 800c11e:	69fb      	ldr	r3, [r7, #28]
 800c120:	4413      	add	r3, r2
 800c122:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	69ba      	ldr	r2, [r7, #24]
 800c12a:	0151      	lsls	r1, r2, #5
 800c12c:	69fa      	ldr	r2, [r7, #28]
 800c12e:	440a      	add	r2, r1
 800c130:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c134:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c138:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	68d9      	ldr	r1, [r3, #12]
 800c13e:	68bb      	ldr	r3, [r7, #8]
 800c140:	781a      	ldrb	r2, [r3, #0]
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	695b      	ldr	r3, [r3, #20]
 800c146:	b298      	uxth	r0, r3
 800c148:	79fb      	ldrb	r3, [r7, #7]
 800c14a:	9300      	str	r3, [sp, #0]
 800c14c:	4603      	mov	r3, r0
 800c14e:	68f8      	ldr	r0, [r7, #12]
 800c150:	f000 fa2a 	bl	800c5a8 <USB_WritePacket>
 800c154:	e0ce      	b.n	800c2f4 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c156:	69bb      	ldr	r3, [r7, #24]
 800c158:	015a      	lsls	r2, r3, #5
 800c15a:	69fb      	ldr	r3, [r7, #28]
 800c15c:	4413      	add	r3, r2
 800c15e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c162:	691b      	ldr	r3, [r3, #16]
 800c164:	69ba      	ldr	r2, [r7, #24]
 800c166:	0151      	lsls	r1, r2, #5
 800c168:	69fa      	ldr	r2, [r7, #28]
 800c16a:	440a      	add	r2, r1
 800c16c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c170:	0cdb      	lsrs	r3, r3, #19
 800c172:	04db      	lsls	r3, r3, #19
 800c174:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c176:	69bb      	ldr	r3, [r7, #24]
 800c178:	015a      	lsls	r2, r3, #5
 800c17a:	69fb      	ldr	r3, [r7, #28]
 800c17c:	4413      	add	r3, r2
 800c17e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c182:	691b      	ldr	r3, [r3, #16]
 800c184:	69ba      	ldr	r2, [r7, #24]
 800c186:	0151      	lsls	r1, r2, #5
 800c188:	69fa      	ldr	r2, [r7, #28]
 800c18a:	440a      	add	r2, r1
 800c18c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c190:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c194:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c198:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800c19a:	68bb      	ldr	r3, [r7, #8]
 800c19c:	695b      	ldr	r3, [r3, #20]
 800c19e:	2b00      	cmp	r3, #0
 800c1a0:	d126      	bne.n	800c1f0 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c1a2:	69bb      	ldr	r3, [r7, #24]
 800c1a4:	015a      	lsls	r2, r3, #5
 800c1a6:	69fb      	ldr	r3, [r7, #28]
 800c1a8:	4413      	add	r3, r2
 800c1aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1ae:	691a      	ldr	r2, [r3, #16]
 800c1b0:	68bb      	ldr	r3, [r7, #8]
 800c1b2:	689b      	ldr	r3, [r3, #8]
 800c1b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c1b8:	69b9      	ldr	r1, [r7, #24]
 800c1ba:	0148      	lsls	r0, r1, #5
 800c1bc:	69f9      	ldr	r1, [r7, #28]
 800c1be:	4401      	add	r1, r0
 800c1c0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c1c4:	4313      	orrs	r3, r2
 800c1c6:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c1c8:	69bb      	ldr	r3, [r7, #24]
 800c1ca:	015a      	lsls	r2, r3, #5
 800c1cc:	69fb      	ldr	r3, [r7, #28]
 800c1ce:	4413      	add	r3, r2
 800c1d0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c1d4:	691b      	ldr	r3, [r3, #16]
 800c1d6:	69ba      	ldr	r2, [r7, #24]
 800c1d8:	0151      	lsls	r1, r2, #5
 800c1da:	69fa      	ldr	r2, [r7, #28]
 800c1dc:	440a      	add	r2, r1
 800c1de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c1e2:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c1e6:	6113      	str	r3, [r2, #16]
 800c1e8:	e036      	b.n	800c258 <USB_EPStartXfer+0x3dc>
 800c1ea:	bf00      	nop
 800c1ec:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c1f0:	68bb      	ldr	r3, [r7, #8]
 800c1f2:	695a      	ldr	r2, [r3, #20]
 800c1f4:	68bb      	ldr	r3, [r7, #8]
 800c1f6:	689b      	ldr	r3, [r3, #8]
 800c1f8:	4413      	add	r3, r2
 800c1fa:	1e5a      	subs	r2, r3, #1
 800c1fc:	68bb      	ldr	r3, [r7, #8]
 800c1fe:	689b      	ldr	r3, [r3, #8]
 800c200:	fbb2 f3f3 	udiv	r3, r2, r3
 800c204:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c206:	69bb      	ldr	r3, [r7, #24]
 800c208:	015a      	lsls	r2, r3, #5
 800c20a:	69fb      	ldr	r3, [r7, #28]
 800c20c:	4413      	add	r3, r2
 800c20e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c212:	691a      	ldr	r2, [r3, #16]
 800c214:	8afb      	ldrh	r3, [r7, #22]
 800c216:	04d9      	lsls	r1, r3, #19
 800c218:	4b39      	ldr	r3, [pc, #228]	; (800c300 <USB_EPStartXfer+0x484>)
 800c21a:	400b      	ands	r3, r1
 800c21c:	69b9      	ldr	r1, [r7, #24]
 800c21e:	0148      	lsls	r0, r1, #5
 800c220:	69f9      	ldr	r1, [r7, #28]
 800c222:	4401      	add	r1, r0
 800c224:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c228:	4313      	orrs	r3, r2
 800c22a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800c22c:	69bb      	ldr	r3, [r7, #24]
 800c22e:	015a      	lsls	r2, r3, #5
 800c230:	69fb      	ldr	r3, [r7, #28]
 800c232:	4413      	add	r3, r2
 800c234:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c238:	691a      	ldr	r2, [r3, #16]
 800c23a:	68bb      	ldr	r3, [r7, #8]
 800c23c:	689b      	ldr	r3, [r3, #8]
 800c23e:	8af9      	ldrh	r1, [r7, #22]
 800c240:	fb01 f303 	mul.w	r3, r1, r3
 800c244:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c248:	69b9      	ldr	r1, [r7, #24]
 800c24a:	0148      	lsls	r0, r1, #5
 800c24c:	69f9      	ldr	r1, [r7, #28]
 800c24e:	4401      	add	r1, r0
 800c250:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c254:	4313      	orrs	r3, r2
 800c256:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c258:	79fb      	ldrb	r3, [r7, #7]
 800c25a:	2b01      	cmp	r3, #1
 800c25c:	d10d      	bne.n	800c27a <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c25e:	68bb      	ldr	r3, [r7, #8]
 800c260:	68db      	ldr	r3, [r3, #12]
 800c262:	2b00      	cmp	r3, #0
 800c264:	d009      	beq.n	800c27a <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c266:	68bb      	ldr	r3, [r7, #8]
 800c268:	68d9      	ldr	r1, [r3, #12]
 800c26a:	69bb      	ldr	r3, [r7, #24]
 800c26c:	015a      	lsls	r2, r3, #5
 800c26e:	69fb      	ldr	r3, [r7, #28]
 800c270:	4413      	add	r3, r2
 800c272:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c276:	460a      	mov	r2, r1
 800c278:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c27a:	68bb      	ldr	r3, [r7, #8]
 800c27c:	78db      	ldrb	r3, [r3, #3]
 800c27e:	2b01      	cmp	r3, #1
 800c280:	d128      	bne.n	800c2d4 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c282:	69fb      	ldr	r3, [r7, #28]
 800c284:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c288:	689b      	ldr	r3, [r3, #8]
 800c28a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c28e:	2b00      	cmp	r3, #0
 800c290:	d110      	bne.n	800c2b4 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c292:	69bb      	ldr	r3, [r7, #24]
 800c294:	015a      	lsls	r2, r3, #5
 800c296:	69fb      	ldr	r3, [r7, #28]
 800c298:	4413      	add	r3, r2
 800c29a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c29e:	681b      	ldr	r3, [r3, #0]
 800c2a0:	69ba      	ldr	r2, [r7, #24]
 800c2a2:	0151      	lsls	r1, r2, #5
 800c2a4:	69fa      	ldr	r2, [r7, #28]
 800c2a6:	440a      	add	r2, r1
 800c2a8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2ac:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800c2b0:	6013      	str	r3, [r2, #0]
 800c2b2:	e00f      	b.n	800c2d4 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c2b4:	69bb      	ldr	r3, [r7, #24]
 800c2b6:	015a      	lsls	r2, r3, #5
 800c2b8:	69fb      	ldr	r3, [r7, #28]
 800c2ba:	4413      	add	r3, r2
 800c2bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2c0:	681b      	ldr	r3, [r3, #0]
 800c2c2:	69ba      	ldr	r2, [r7, #24]
 800c2c4:	0151      	lsls	r1, r2, #5
 800c2c6:	69fa      	ldr	r2, [r7, #28]
 800c2c8:	440a      	add	r2, r1
 800c2ca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c2d2:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c2d4:	69bb      	ldr	r3, [r7, #24]
 800c2d6:	015a      	lsls	r2, r3, #5
 800c2d8:	69fb      	ldr	r3, [r7, #28]
 800c2da:	4413      	add	r3, r2
 800c2dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	69ba      	ldr	r2, [r7, #24]
 800c2e4:	0151      	lsls	r1, r2, #5
 800c2e6:	69fa      	ldr	r2, [r7, #28]
 800c2e8:	440a      	add	r2, r1
 800c2ea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c2ee:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c2f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c2f4:	2300      	movs	r3, #0
}
 800c2f6:	4618      	mov	r0, r3
 800c2f8:	3720      	adds	r7, #32
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bd80      	pop	{r7, pc}
 800c2fe:	bf00      	nop
 800c300:	1ff80000 	.word	0x1ff80000

0800c304 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c304:	b480      	push	{r7}
 800c306:	b087      	sub	sp, #28
 800c308:	af00      	add	r7, sp, #0
 800c30a:	60f8      	str	r0, [r7, #12]
 800c30c:	60b9      	str	r1, [r7, #8]
 800c30e:	4613      	mov	r3, r2
 800c310:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c312:	68fb      	ldr	r3, [r7, #12]
 800c314:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800c316:	68bb      	ldr	r3, [r7, #8]
 800c318:	781b      	ldrb	r3, [r3, #0]
 800c31a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	785b      	ldrb	r3, [r3, #1]
 800c320:	2b01      	cmp	r3, #1
 800c322:	f040 80cd 	bne.w	800c4c0 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c326:	68bb      	ldr	r3, [r7, #8]
 800c328:	695b      	ldr	r3, [r3, #20]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d132      	bne.n	800c394 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c32e:	693b      	ldr	r3, [r7, #16]
 800c330:	015a      	lsls	r2, r3, #5
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	4413      	add	r3, r2
 800c336:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c33a:	691b      	ldr	r3, [r3, #16]
 800c33c:	693a      	ldr	r2, [r7, #16]
 800c33e:	0151      	lsls	r1, r2, #5
 800c340:	697a      	ldr	r2, [r7, #20]
 800c342:	440a      	add	r2, r1
 800c344:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c348:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c34c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c350:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c352:	693b      	ldr	r3, [r7, #16]
 800c354:	015a      	lsls	r2, r3, #5
 800c356:	697b      	ldr	r3, [r7, #20]
 800c358:	4413      	add	r3, r2
 800c35a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c35e:	691b      	ldr	r3, [r3, #16]
 800c360:	693a      	ldr	r2, [r7, #16]
 800c362:	0151      	lsls	r1, r2, #5
 800c364:	697a      	ldr	r2, [r7, #20]
 800c366:	440a      	add	r2, r1
 800c368:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c36c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c370:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c372:	693b      	ldr	r3, [r7, #16]
 800c374:	015a      	lsls	r2, r3, #5
 800c376:	697b      	ldr	r3, [r7, #20]
 800c378:	4413      	add	r3, r2
 800c37a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c37e:	691b      	ldr	r3, [r3, #16]
 800c380:	693a      	ldr	r2, [r7, #16]
 800c382:	0151      	lsls	r1, r2, #5
 800c384:	697a      	ldr	r2, [r7, #20]
 800c386:	440a      	add	r2, r1
 800c388:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c38c:	0cdb      	lsrs	r3, r3, #19
 800c38e:	04db      	lsls	r3, r3, #19
 800c390:	6113      	str	r3, [r2, #16]
 800c392:	e04e      	b.n	800c432 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c394:	693b      	ldr	r3, [r7, #16]
 800c396:	015a      	lsls	r2, r3, #5
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	4413      	add	r3, r2
 800c39c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3a0:	691b      	ldr	r3, [r3, #16]
 800c3a2:	693a      	ldr	r2, [r7, #16]
 800c3a4:	0151      	lsls	r1, r2, #5
 800c3a6:	697a      	ldr	r2, [r7, #20]
 800c3a8:	440a      	add	r2, r1
 800c3aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3ae:	0cdb      	lsrs	r3, r3, #19
 800c3b0:	04db      	lsls	r3, r3, #19
 800c3b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c3b4:	693b      	ldr	r3, [r7, #16]
 800c3b6:	015a      	lsls	r2, r3, #5
 800c3b8:	697b      	ldr	r3, [r7, #20]
 800c3ba:	4413      	add	r3, r2
 800c3bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3c0:	691b      	ldr	r3, [r3, #16]
 800c3c2:	693a      	ldr	r2, [r7, #16]
 800c3c4:	0151      	lsls	r1, r2, #5
 800c3c6:	697a      	ldr	r2, [r7, #20]
 800c3c8:	440a      	add	r2, r1
 800c3ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c3ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c3d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c3d6:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800c3d8:	68bb      	ldr	r3, [r7, #8]
 800c3da:	695a      	ldr	r2, [r3, #20]
 800c3dc:	68bb      	ldr	r3, [r7, #8]
 800c3de:	689b      	ldr	r3, [r3, #8]
 800c3e0:	429a      	cmp	r2, r3
 800c3e2:	d903      	bls.n	800c3ec <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	689a      	ldr	r2, [r3, #8]
 800c3e8:	68bb      	ldr	r3, [r7, #8]
 800c3ea:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c3ec:	693b      	ldr	r3, [r7, #16]
 800c3ee:	015a      	lsls	r2, r3, #5
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	4413      	add	r3, r2
 800c3f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c3f8:	691b      	ldr	r3, [r3, #16]
 800c3fa:	693a      	ldr	r2, [r7, #16]
 800c3fc:	0151      	lsls	r1, r2, #5
 800c3fe:	697a      	ldr	r2, [r7, #20]
 800c400:	440a      	add	r2, r1
 800c402:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c406:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c40a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c40c:	693b      	ldr	r3, [r7, #16]
 800c40e:	015a      	lsls	r2, r3, #5
 800c410:	697b      	ldr	r3, [r7, #20]
 800c412:	4413      	add	r3, r2
 800c414:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c418:	691a      	ldr	r2, [r3, #16]
 800c41a:	68bb      	ldr	r3, [r7, #8]
 800c41c:	695b      	ldr	r3, [r3, #20]
 800c41e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c422:	6939      	ldr	r1, [r7, #16]
 800c424:	0148      	lsls	r0, r1, #5
 800c426:	6979      	ldr	r1, [r7, #20]
 800c428:	4401      	add	r1, r0
 800c42a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800c42e:	4313      	orrs	r3, r2
 800c430:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c432:	79fb      	ldrb	r3, [r7, #7]
 800c434:	2b01      	cmp	r3, #1
 800c436:	d11e      	bne.n	800c476 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c438:	68bb      	ldr	r3, [r7, #8]
 800c43a:	691b      	ldr	r3, [r3, #16]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d009      	beq.n	800c454 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c440:	693b      	ldr	r3, [r7, #16]
 800c442:	015a      	lsls	r2, r3, #5
 800c444:	697b      	ldr	r3, [r7, #20]
 800c446:	4413      	add	r3, r2
 800c448:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c44c:	461a      	mov	r2, r3
 800c44e:	68bb      	ldr	r3, [r7, #8]
 800c450:	691b      	ldr	r3, [r3, #16]
 800c452:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c454:	693b      	ldr	r3, [r7, #16]
 800c456:	015a      	lsls	r2, r3, #5
 800c458:	697b      	ldr	r3, [r7, #20]
 800c45a:	4413      	add	r3, r2
 800c45c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	693a      	ldr	r2, [r7, #16]
 800c464:	0151      	lsls	r1, r2, #5
 800c466:	697a      	ldr	r2, [r7, #20]
 800c468:	440a      	add	r2, r1
 800c46a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c46e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c472:	6013      	str	r3, [r2, #0]
 800c474:	e092      	b.n	800c59c <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c476:	693b      	ldr	r3, [r7, #16]
 800c478:	015a      	lsls	r2, r3, #5
 800c47a:	697b      	ldr	r3, [r7, #20]
 800c47c:	4413      	add	r3, r2
 800c47e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	693a      	ldr	r2, [r7, #16]
 800c486:	0151      	lsls	r1, r2, #5
 800c488:	697a      	ldr	r2, [r7, #20]
 800c48a:	440a      	add	r2, r1
 800c48c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c490:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c494:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800c496:	68bb      	ldr	r3, [r7, #8]
 800c498:	695b      	ldr	r3, [r3, #20]
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d07e      	beq.n	800c59c <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c49e:	697b      	ldr	r3, [r7, #20]
 800c4a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c4a4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c4a6:	68bb      	ldr	r3, [r7, #8]
 800c4a8:	781b      	ldrb	r3, [r3, #0]
 800c4aa:	f003 030f 	and.w	r3, r3, #15
 800c4ae:	2101      	movs	r1, #1
 800c4b0:	fa01 f303 	lsl.w	r3, r1, r3
 800c4b4:	6979      	ldr	r1, [r7, #20]
 800c4b6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c4ba:	4313      	orrs	r3, r2
 800c4bc:	634b      	str	r3, [r1, #52]	; 0x34
 800c4be:	e06d      	b.n	800c59c <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c4c0:	693b      	ldr	r3, [r7, #16]
 800c4c2:	015a      	lsls	r2, r3, #5
 800c4c4:	697b      	ldr	r3, [r7, #20]
 800c4c6:	4413      	add	r3, r2
 800c4c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4cc:	691b      	ldr	r3, [r3, #16]
 800c4ce:	693a      	ldr	r2, [r7, #16]
 800c4d0:	0151      	lsls	r1, r2, #5
 800c4d2:	697a      	ldr	r2, [r7, #20]
 800c4d4:	440a      	add	r2, r1
 800c4d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4da:	0cdb      	lsrs	r3, r3, #19
 800c4dc:	04db      	lsls	r3, r3, #19
 800c4de:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c4e0:	693b      	ldr	r3, [r7, #16]
 800c4e2:	015a      	lsls	r2, r3, #5
 800c4e4:	697b      	ldr	r3, [r7, #20]
 800c4e6:	4413      	add	r3, r2
 800c4e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c4ec:	691b      	ldr	r3, [r3, #16]
 800c4ee:	693a      	ldr	r2, [r7, #16]
 800c4f0:	0151      	lsls	r1, r2, #5
 800c4f2:	697a      	ldr	r2, [r7, #20]
 800c4f4:	440a      	add	r2, r1
 800c4f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c4fa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800c4fe:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800c502:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800c504:	68bb      	ldr	r3, [r7, #8]
 800c506:	695b      	ldr	r3, [r3, #20]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d003      	beq.n	800c514 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	689a      	ldr	r2, [r3, #8]
 800c510:	68bb      	ldr	r3, [r7, #8]
 800c512:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c514:	693b      	ldr	r3, [r7, #16]
 800c516:	015a      	lsls	r2, r3, #5
 800c518:	697b      	ldr	r3, [r7, #20]
 800c51a:	4413      	add	r3, r2
 800c51c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c520:	691b      	ldr	r3, [r3, #16]
 800c522:	693a      	ldr	r2, [r7, #16]
 800c524:	0151      	lsls	r1, r2, #5
 800c526:	697a      	ldr	r2, [r7, #20]
 800c528:	440a      	add	r2, r1
 800c52a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c52e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800c532:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800c534:	693b      	ldr	r3, [r7, #16]
 800c536:	015a      	lsls	r2, r3, #5
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	4413      	add	r3, r2
 800c53c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c540:	691a      	ldr	r2, [r3, #16]
 800c542:	68bb      	ldr	r3, [r7, #8]
 800c544:	689b      	ldr	r3, [r3, #8]
 800c546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c54a:	6939      	ldr	r1, [r7, #16]
 800c54c:	0148      	lsls	r0, r1, #5
 800c54e:	6979      	ldr	r1, [r7, #20]
 800c550:	4401      	add	r1, r0
 800c552:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800c556:	4313      	orrs	r3, r2
 800c558:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800c55a:	79fb      	ldrb	r3, [r7, #7]
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d10d      	bne.n	800c57c <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	68db      	ldr	r3, [r3, #12]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d009      	beq.n	800c57c <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c568:	68bb      	ldr	r3, [r7, #8]
 800c56a:	68d9      	ldr	r1, [r3, #12]
 800c56c:	693b      	ldr	r3, [r7, #16]
 800c56e:	015a      	lsls	r2, r3, #5
 800c570:	697b      	ldr	r3, [r7, #20]
 800c572:	4413      	add	r3, r2
 800c574:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c578:	460a      	mov	r2, r1
 800c57a:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c57c:	693b      	ldr	r3, [r7, #16]
 800c57e:	015a      	lsls	r2, r3, #5
 800c580:	697b      	ldr	r3, [r7, #20]
 800c582:	4413      	add	r3, r2
 800c584:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c588:	681b      	ldr	r3, [r3, #0]
 800c58a:	693a      	ldr	r2, [r7, #16]
 800c58c:	0151      	lsls	r1, r2, #5
 800c58e:	697a      	ldr	r2, [r7, #20]
 800c590:	440a      	add	r2, r1
 800c592:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c596:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800c59a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c59c:	2300      	movs	r3, #0
}
 800c59e:	4618      	mov	r0, r3
 800c5a0:	371c      	adds	r7, #28
 800c5a2:	46bd      	mov	sp, r7
 800c5a4:	bc80      	pop	{r7}
 800c5a6:	4770      	bx	lr

0800c5a8 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b089      	sub	sp, #36	; 0x24
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	60f8      	str	r0, [r7, #12]
 800c5b0:	60b9      	str	r1, [r7, #8]
 800c5b2:	4611      	mov	r1, r2
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	71fb      	strb	r3, [r7, #7]
 800c5ba:	4613      	mov	r3, r2
 800c5bc:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800c5c2:	68bb      	ldr	r3, [r7, #8]
 800c5c4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800c5c6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	d11a      	bne.n	800c604 <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c5ce:	88bb      	ldrh	r3, [r7, #4]
 800c5d0:	3303      	adds	r3, #3
 800c5d2:	089b      	lsrs	r3, r3, #2
 800c5d4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c5d6:	2300      	movs	r3, #0
 800c5d8:	61bb      	str	r3, [r7, #24]
 800c5da:	e00f      	b.n	800c5fc <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c5dc:	79fb      	ldrb	r3, [r7, #7]
 800c5de:	031a      	lsls	r2, r3, #12
 800c5e0:	697b      	ldr	r3, [r7, #20]
 800c5e2:	4413      	add	r3, r2
 800c5e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c5e8:	461a      	mov	r2, r3
 800c5ea:	69fb      	ldr	r3, [r7, #28]
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c5f0:	69fb      	ldr	r3, [r7, #28]
 800c5f2:	3304      	adds	r3, #4
 800c5f4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c5f6:	69bb      	ldr	r3, [r7, #24]
 800c5f8:	3301      	adds	r3, #1
 800c5fa:	61bb      	str	r3, [r7, #24]
 800c5fc:	69ba      	ldr	r2, [r7, #24]
 800c5fe:	693b      	ldr	r3, [r7, #16]
 800c600:	429a      	cmp	r2, r3
 800c602:	d3eb      	bcc.n	800c5dc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c604:	2300      	movs	r3, #0
}
 800c606:	4618      	mov	r0, r3
 800c608:	3724      	adds	r7, #36	; 0x24
 800c60a:	46bd      	mov	sp, r7
 800c60c:	bc80      	pop	{r7}
 800c60e:	4770      	bx	lr

0800c610 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c610:	b480      	push	{r7}
 800c612:	b089      	sub	sp, #36	; 0x24
 800c614:	af00      	add	r7, sp, #0
 800c616:	60f8      	str	r0, [r7, #12]
 800c618:	60b9      	str	r1, [r7, #8]
 800c61a:	4613      	mov	r3, r2
 800c61c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800c622:	68bb      	ldr	r3, [r7, #8]
 800c624:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800c626:	88fb      	ldrh	r3, [r7, #6]
 800c628:	3303      	adds	r3, #3
 800c62a:	089b      	lsrs	r3, r3, #2
 800c62c:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800c62e:	2300      	movs	r3, #0
 800c630:	61bb      	str	r3, [r7, #24]
 800c632:	e00b      	b.n	800c64c <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c634:	697b      	ldr	r3, [r7, #20]
 800c636:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c63a:	681a      	ldr	r2, [r3, #0]
 800c63c:	69fb      	ldr	r3, [r7, #28]
 800c63e:	601a      	str	r2, [r3, #0]
    pDest++;
 800c640:	69fb      	ldr	r3, [r7, #28]
 800c642:	3304      	adds	r3, #4
 800c644:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800c646:	69bb      	ldr	r3, [r7, #24]
 800c648:	3301      	adds	r3, #1
 800c64a:	61bb      	str	r3, [r7, #24]
 800c64c:	69ba      	ldr	r2, [r7, #24]
 800c64e:	693b      	ldr	r3, [r7, #16]
 800c650:	429a      	cmp	r2, r3
 800c652:	d3ef      	bcc.n	800c634 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800c654:	69fb      	ldr	r3, [r7, #28]
}
 800c656:	4618      	mov	r0, r3
 800c658:	3724      	adds	r7, #36	; 0x24
 800c65a:	46bd      	mov	sp, r7
 800c65c:	bc80      	pop	{r7}
 800c65e:	4770      	bx	lr

0800c660 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c660:	b480      	push	{r7}
 800c662:	b085      	sub	sp, #20
 800c664:	af00      	add	r7, sp, #0
 800c666:	6078      	str	r0, [r7, #4]
 800c668:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c66a:	687b      	ldr	r3, [r7, #4]
 800c66c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c66e:	683b      	ldr	r3, [r7, #0]
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c674:	683b      	ldr	r3, [r7, #0]
 800c676:	785b      	ldrb	r3, [r3, #1]
 800c678:	2b01      	cmp	r3, #1
 800c67a:	d12c      	bne.n	800c6d6 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c67c:	68bb      	ldr	r3, [r7, #8]
 800c67e:	015a      	lsls	r2, r3, #5
 800c680:	68fb      	ldr	r3, [r7, #12]
 800c682:	4413      	add	r3, r2
 800c684:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	db12      	blt.n	800c6b4 <USB_EPSetStall+0x54>
 800c68e:	68bb      	ldr	r3, [r7, #8]
 800c690:	2b00      	cmp	r3, #0
 800c692:	d00f      	beq.n	800c6b4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800c694:	68bb      	ldr	r3, [r7, #8]
 800c696:	015a      	lsls	r2, r3, #5
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	4413      	add	r3, r2
 800c69c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6a0:	681b      	ldr	r3, [r3, #0]
 800c6a2:	68ba      	ldr	r2, [r7, #8]
 800c6a4:	0151      	lsls	r1, r2, #5
 800c6a6:	68fa      	ldr	r2, [r7, #12]
 800c6a8:	440a      	add	r2, r1
 800c6aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ae:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c6b2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800c6b4:	68bb      	ldr	r3, [r7, #8]
 800c6b6:	015a      	lsls	r2, r3, #5
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	4413      	add	r3, r2
 800c6bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	68ba      	ldr	r2, [r7, #8]
 800c6c4:	0151      	lsls	r1, r2, #5
 800c6c6:	68fa      	ldr	r2, [r7, #12]
 800c6c8:	440a      	add	r2, r1
 800c6ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c6ce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c6d2:	6013      	str	r3, [r2, #0]
 800c6d4:	e02b      	b.n	800c72e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800c6d6:	68bb      	ldr	r3, [r7, #8]
 800c6d8:	015a      	lsls	r2, r3, #5
 800c6da:	68fb      	ldr	r3, [r7, #12]
 800c6dc:	4413      	add	r3, r2
 800c6de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	db12      	blt.n	800c70e <USB_EPSetStall+0xae>
 800c6e8:	68bb      	ldr	r3, [r7, #8]
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d00f      	beq.n	800c70e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800c6ee:	68bb      	ldr	r3, [r7, #8]
 800c6f0:	015a      	lsls	r2, r3, #5
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	4413      	add	r3, r2
 800c6f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	68ba      	ldr	r2, [r7, #8]
 800c6fe:	0151      	lsls	r1, r2, #5
 800c700:	68fa      	ldr	r2, [r7, #12]
 800c702:	440a      	add	r2, r1
 800c704:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c708:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800c70c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800c70e:	68bb      	ldr	r3, [r7, #8]
 800c710:	015a      	lsls	r2, r3, #5
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	4413      	add	r3, r2
 800c716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	68ba      	ldr	r2, [r7, #8]
 800c71e:	0151      	lsls	r1, r2, #5
 800c720:	68fa      	ldr	r2, [r7, #12]
 800c722:	440a      	add	r2, r1
 800c724:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c728:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800c72c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c72e:	2300      	movs	r3, #0
}
 800c730:	4618      	mov	r0, r3
 800c732:	3714      	adds	r7, #20
 800c734:	46bd      	mov	sp, r7
 800c736:	bc80      	pop	{r7}
 800c738:	4770      	bx	lr

0800c73a <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c73a:	b480      	push	{r7}
 800c73c:	b085      	sub	sp, #20
 800c73e:	af00      	add	r7, sp, #0
 800c740:	6078      	str	r0, [r7, #4]
 800c742:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c748:	683b      	ldr	r3, [r7, #0]
 800c74a:	781b      	ldrb	r3, [r3, #0]
 800c74c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	785b      	ldrb	r3, [r3, #1]
 800c752:	2b01      	cmp	r3, #1
 800c754:	d128      	bne.n	800c7a8 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800c756:	68bb      	ldr	r3, [r7, #8]
 800c758:	015a      	lsls	r2, r3, #5
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	4413      	add	r3, r2
 800c75e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	68ba      	ldr	r2, [r7, #8]
 800c766:	0151      	lsls	r1, r2, #5
 800c768:	68fa      	ldr	r2, [r7, #12]
 800c76a:	440a      	add	r2, r1
 800c76c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c770:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c774:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	78db      	ldrb	r3, [r3, #3]
 800c77a:	2b03      	cmp	r3, #3
 800c77c:	d003      	beq.n	800c786 <USB_EPClearStall+0x4c>
 800c77e:	683b      	ldr	r3, [r7, #0]
 800c780:	78db      	ldrb	r3, [r3, #3]
 800c782:	2b02      	cmp	r3, #2
 800c784:	d138      	bne.n	800c7f8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	015a      	lsls	r2, r3, #5
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	4413      	add	r3, r2
 800c78e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	68ba      	ldr	r2, [r7, #8]
 800c796:	0151      	lsls	r1, r2, #5
 800c798:	68fa      	ldr	r2, [r7, #12]
 800c79a:	440a      	add	r2, r1
 800c79c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800c7a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7a4:	6013      	str	r3, [r2, #0]
 800c7a6:	e027      	b.n	800c7f8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800c7a8:	68bb      	ldr	r3, [r7, #8]
 800c7aa:	015a      	lsls	r2, r3, #5
 800c7ac:	68fb      	ldr	r3, [r7, #12]
 800c7ae:	4413      	add	r3, r2
 800c7b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	68ba      	ldr	r2, [r7, #8]
 800c7b8:	0151      	lsls	r1, r2, #5
 800c7ba:	68fa      	ldr	r2, [r7, #12]
 800c7bc:	440a      	add	r2, r1
 800c7be:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c7c2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800c7c6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800c7c8:	683b      	ldr	r3, [r7, #0]
 800c7ca:	78db      	ldrb	r3, [r3, #3]
 800c7cc:	2b03      	cmp	r3, #3
 800c7ce:	d003      	beq.n	800c7d8 <USB_EPClearStall+0x9e>
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	78db      	ldrb	r3, [r3, #3]
 800c7d4:	2b02      	cmp	r3, #2
 800c7d6:	d10f      	bne.n	800c7f8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800c7d8:	68bb      	ldr	r3, [r7, #8]
 800c7da:	015a      	lsls	r2, r3, #5
 800c7dc:	68fb      	ldr	r3, [r7, #12]
 800c7de:	4413      	add	r3, r2
 800c7e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c7e4:	681b      	ldr	r3, [r3, #0]
 800c7e6:	68ba      	ldr	r2, [r7, #8]
 800c7e8:	0151      	lsls	r1, r2, #5
 800c7ea:	68fa      	ldr	r2, [r7, #12]
 800c7ec:	440a      	add	r2, r1
 800c7ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800c7f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c7f6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800c7f8:	2300      	movs	r3, #0
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	3714      	adds	r7, #20
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bc80      	pop	{r7}
 800c802:	4770      	bx	lr

0800c804 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800c804:	b480      	push	{r7}
 800c806:	b085      	sub	sp, #20
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
 800c80c:	460b      	mov	r3, r1
 800c80e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c810:	687b      	ldr	r3, [r7, #4]
 800c812:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	68fa      	ldr	r2, [r7, #12]
 800c81e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c822:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800c826:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c82e:	681a      	ldr	r2, [r3, #0]
 800c830:	78fb      	ldrb	r3, [r7, #3]
 800c832:	011b      	lsls	r3, r3, #4
 800c834:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800c838:	68f9      	ldr	r1, [r7, #12]
 800c83a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c83e:	4313      	orrs	r3, r2
 800c840:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800c842:	2300      	movs	r3, #0
}
 800c844:	4618      	mov	r0, r3
 800c846:	3714      	adds	r7, #20
 800c848:	46bd      	mov	sp, r7
 800c84a:	bc80      	pop	{r7}
 800c84c:	4770      	bx	lr

0800c84e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c84e:	b480      	push	{r7}
 800c850:	b085      	sub	sp, #20
 800c852:	af00      	add	r7, sp, #0
 800c854:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c860:	681b      	ldr	r3, [r3, #0]
 800c862:	68fa      	ldr	r2, [r7, #12]
 800c864:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c868:	f023 0303 	bic.w	r3, r3, #3
 800c86c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c874:	685b      	ldr	r3, [r3, #4]
 800c876:	68fa      	ldr	r2, [r7, #12]
 800c878:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c87c:	f023 0302 	bic.w	r3, r3, #2
 800c880:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c882:	2300      	movs	r3, #0
}
 800c884:	4618      	mov	r0, r3
 800c886:	3714      	adds	r7, #20
 800c888:	46bd      	mov	sp, r7
 800c88a:	bc80      	pop	{r7}
 800c88c:	4770      	bx	lr

0800c88e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c88e:	b480      	push	{r7}
 800c890:	b085      	sub	sp, #20
 800c892:	af00      	add	r7, sp, #0
 800c894:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c89a:	68fb      	ldr	r3, [r7, #12]
 800c89c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	68fa      	ldr	r2, [r7, #12]
 800c8a4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c8a8:	f023 0303 	bic.w	r3, r3, #3
 800c8ac:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c8b4:	685b      	ldr	r3, [r3, #4]
 800c8b6:	68fa      	ldr	r2, [r7, #12]
 800c8b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c8bc:	f043 0302 	orr.w	r3, r3, #2
 800c8c0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c8c2:	2300      	movs	r3, #0
}
 800c8c4:	4618      	mov	r0, r3
 800c8c6:	3714      	adds	r7, #20
 800c8c8:	46bd      	mov	sp, r7
 800c8ca:	bc80      	pop	{r7}
 800c8cc:	4770      	bx	lr

0800c8ce <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c8ce:	b480      	push	{r7}
 800c8d0:	b085      	sub	sp, #20
 800c8d2:	af00      	add	r7, sp, #0
 800c8d4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c8d6:	687b      	ldr	r3, [r7, #4]
 800c8d8:	695b      	ldr	r3, [r3, #20]
 800c8da:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	699b      	ldr	r3, [r3, #24]
 800c8e0:	68fa      	ldr	r2, [r7, #12]
 800c8e2:	4013      	ands	r3, r2
 800c8e4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c8e6:	68fb      	ldr	r3, [r7, #12]
}
 800c8e8:	4618      	mov	r0, r3
 800c8ea:	3714      	adds	r7, #20
 800c8ec:	46bd      	mov	sp, r7
 800c8ee:	bc80      	pop	{r7}
 800c8f0:	4770      	bx	lr

0800c8f2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c8f2:	b480      	push	{r7}
 800c8f4:	b085      	sub	sp, #20
 800c8f6:	af00      	add	r7, sp, #0
 800c8f8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c904:	699b      	ldr	r3, [r3, #24]
 800c906:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c90e:	69db      	ldr	r3, [r3, #28]
 800c910:	68ba      	ldr	r2, [r7, #8]
 800c912:	4013      	ands	r3, r2
 800c914:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800c916:	68bb      	ldr	r3, [r7, #8]
 800c918:	0c1b      	lsrs	r3, r3, #16
}
 800c91a:	4618      	mov	r0, r3
 800c91c:	3714      	adds	r7, #20
 800c91e:	46bd      	mov	sp, r7
 800c920:	bc80      	pop	{r7}
 800c922:	4770      	bx	lr

0800c924 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800c924:	b480      	push	{r7}
 800c926:	b085      	sub	sp, #20
 800c928:	af00      	add	r7, sp, #0
 800c92a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c936:	699b      	ldr	r3, [r3, #24]
 800c938:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c940:	69db      	ldr	r3, [r3, #28]
 800c942:	68ba      	ldr	r2, [r7, #8]
 800c944:	4013      	ands	r3, r2
 800c946:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800c948:	68bb      	ldr	r3, [r7, #8]
 800c94a:	b29b      	uxth	r3, r3
}
 800c94c:	4618      	mov	r0, r3
 800c94e:	3714      	adds	r7, #20
 800c950:	46bd      	mov	sp, r7
 800c952:	bc80      	pop	{r7}
 800c954:	4770      	bx	lr

0800c956 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c956:	b480      	push	{r7}
 800c958:	b085      	sub	sp, #20
 800c95a:	af00      	add	r7, sp, #0
 800c95c:	6078      	str	r0, [r7, #4]
 800c95e:	460b      	mov	r3, r1
 800c960:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800c966:	78fb      	ldrb	r3, [r7, #3]
 800c968:	015a      	lsls	r2, r3, #5
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	4413      	add	r3, r2
 800c96e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800c972:	689b      	ldr	r3, [r3, #8]
 800c974:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c97c:	695b      	ldr	r3, [r3, #20]
 800c97e:	68ba      	ldr	r2, [r7, #8]
 800c980:	4013      	ands	r3, r2
 800c982:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c984:	68bb      	ldr	r3, [r7, #8]
}
 800c986:	4618      	mov	r0, r3
 800c988:	3714      	adds	r7, #20
 800c98a:	46bd      	mov	sp, r7
 800c98c:	bc80      	pop	{r7}
 800c98e:	4770      	bx	lr

0800c990 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800c990:	b480      	push	{r7}
 800c992:	b087      	sub	sp, #28
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	460b      	mov	r3, r1
 800c99a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c99c:	687b      	ldr	r3, [r7, #4]
 800c99e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800c9a0:	697b      	ldr	r3, [r7, #20]
 800c9a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9a6:	691b      	ldr	r3, [r3, #16]
 800c9a8:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800c9aa:	697b      	ldr	r3, [r7, #20]
 800c9ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c9b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c9b2:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800c9b4:	78fb      	ldrb	r3, [r7, #3]
 800c9b6:	f003 030f 	and.w	r3, r3, #15
 800c9ba:	68fa      	ldr	r2, [r7, #12]
 800c9bc:	fa22 f303 	lsr.w	r3, r2, r3
 800c9c0:	01db      	lsls	r3, r3, #7
 800c9c2:	b2db      	uxtb	r3, r3
 800c9c4:	693a      	ldr	r2, [r7, #16]
 800c9c6:	4313      	orrs	r3, r2
 800c9c8:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800c9ca:	78fb      	ldrb	r3, [r7, #3]
 800c9cc:	015a      	lsls	r2, r3, #5
 800c9ce:	697b      	ldr	r3, [r7, #20]
 800c9d0:	4413      	add	r3, r2
 800c9d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800c9d6:	689b      	ldr	r3, [r3, #8]
 800c9d8:	693a      	ldr	r2, [r7, #16]
 800c9da:	4013      	ands	r3, r2
 800c9dc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800c9de:	68bb      	ldr	r3, [r7, #8]
}
 800c9e0:	4618      	mov	r0, r3
 800c9e2:	371c      	adds	r7, #28
 800c9e4:	46bd      	mov	sp, r7
 800c9e6:	bc80      	pop	{r7}
 800c9e8:	4770      	bx	lr

0800c9ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c9ea:	b480      	push	{r7}
 800c9ec:	b083      	sub	sp, #12
 800c9ee:	af00      	add	r7, sp, #0
 800c9f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c9f2:	687b      	ldr	r3, [r7, #4]
 800c9f4:	695b      	ldr	r3, [r3, #20]
 800c9f6:	f003 0301 	and.w	r3, r3, #1
}
 800c9fa:	4618      	mov	r0, r3
 800c9fc:	370c      	adds	r7, #12
 800c9fe:	46bd      	mov	sp, r7
 800ca00:	bc80      	pop	{r7}
 800ca02:	4770      	bx	lr

0800ca04 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800ca04:	b480      	push	{r7}
 800ca06:	b085      	sub	sp, #20
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800ca10:	68fb      	ldr	r3, [r7, #12]
 800ca12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	68fa      	ldr	r2, [r7, #12]
 800ca1a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ca1e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800ca22:	f023 0307 	bic.w	r3, r3, #7
 800ca26:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ca2e:	685b      	ldr	r3, [r3, #4]
 800ca30:	68fa      	ldr	r2, [r7, #12]
 800ca32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ca36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ca3a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ca3c:	2300      	movs	r3, #0
}
 800ca3e:	4618      	mov	r0, r3
 800ca40:	3714      	adds	r7, #20
 800ca42:	46bd      	mov	sp, r7
 800ca44:	bc80      	pop	{r7}
 800ca46:	4770      	bx	lr

0800ca48 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800ca48:	b480      	push	{r7}
 800ca4a:	b087      	sub	sp, #28
 800ca4c:	af00      	add	r7, sp, #0
 800ca4e:	60f8      	str	r0, [r7, #12]
 800ca50:	460b      	mov	r3, r1
 800ca52:	607a      	str	r2, [r7, #4]
 800ca54:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	333c      	adds	r3, #60	; 0x3c
 800ca5e:	3304      	adds	r3, #4
 800ca60:	681b      	ldr	r3, [r3, #0]
 800ca62:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ca64:	693b      	ldr	r3, [r7, #16]
 800ca66:	4a25      	ldr	r2, [pc, #148]	; (800cafc <USB_EP0_OutStart+0xb4>)
 800ca68:	4293      	cmp	r3, r2
 800ca6a:	d90a      	bls.n	800ca82 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ca6c:	697b      	ldr	r3, [r7, #20]
 800ca6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ca78:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ca7c:	d101      	bne.n	800ca82 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e037      	b.n	800caf2 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ca82:	697b      	ldr	r3, [r7, #20]
 800ca84:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca88:	461a      	mov	r2, r3
 800ca8a:	2300      	movs	r3, #0
 800ca8c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ca8e:	697b      	ldr	r3, [r7, #20]
 800ca90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ca94:	691b      	ldr	r3, [r3, #16]
 800ca96:	697a      	ldr	r2, [r7, #20]
 800ca98:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ca9c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800caa0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800caa2:	697b      	ldr	r3, [r7, #20]
 800caa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800caa8:	691b      	ldr	r3, [r3, #16]
 800caaa:	697a      	ldr	r2, [r7, #20]
 800caac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cab0:	f043 0318 	orr.w	r3, r3, #24
 800cab4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800cab6:	697b      	ldr	r3, [r7, #20]
 800cab8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cabc:	691b      	ldr	r3, [r3, #16]
 800cabe:	697a      	ldr	r2, [r7, #20]
 800cac0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800cac4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800cac8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800caca:	7afb      	ldrb	r3, [r7, #11]
 800cacc:	2b01      	cmp	r3, #1
 800cace:	d10f      	bne.n	800caf0 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800cad0:	697b      	ldr	r3, [r7, #20]
 800cad2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cad6:	461a      	mov	r2, r3
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800cadc:	697b      	ldr	r3, [r7, #20]
 800cade:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	697a      	ldr	r2, [r7, #20]
 800cae6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800caea:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800caee:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800caf0:	2300      	movs	r3, #0
}
 800caf2:	4618      	mov	r0, r3
 800caf4:	371c      	adds	r7, #28
 800caf6:	46bd      	mov	sp, r7
 800caf8:	bc80      	pop	{r7}
 800cafa:	4770      	bx	lr
 800cafc:	4f54300a 	.word	0x4f54300a

0800cb00 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800cb00:	b480      	push	{r7}
 800cb02:	b085      	sub	sp, #20
 800cb04:	af00      	add	r7, sp, #0
 800cb06:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800cb08:	2300      	movs	r3, #0
 800cb0a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	3301      	adds	r3, #1
 800cb10:	60fb      	str	r3, [r7, #12]
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	4a12      	ldr	r2, [pc, #72]	; (800cb60 <USB_CoreReset+0x60>)
 800cb16:	4293      	cmp	r3, r2
 800cb18:	d901      	bls.n	800cb1e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800cb1a:	2303      	movs	r3, #3
 800cb1c:	e01b      	b.n	800cb56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800cb1e:	687b      	ldr	r3, [r7, #4]
 800cb20:	691b      	ldr	r3, [r3, #16]
 800cb22:	2b00      	cmp	r3, #0
 800cb24:	daf2      	bge.n	800cb0c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800cb26:	2300      	movs	r3, #0
 800cb28:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	691b      	ldr	r3, [r3, #16]
 800cb2e:	f043 0201 	orr.w	r2, r3, #1
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	3301      	adds	r3, #1
 800cb3a:	60fb      	str	r3, [r7, #12]
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	4a08      	ldr	r2, [pc, #32]	; (800cb60 <USB_CoreReset+0x60>)
 800cb40:	4293      	cmp	r3, r2
 800cb42:	d901      	bls.n	800cb48 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800cb44:	2303      	movs	r3, #3
 800cb46:	e006      	b.n	800cb56 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	691b      	ldr	r3, [r3, #16]
 800cb4c:	f003 0301 	and.w	r3, r3, #1
 800cb50:	2b01      	cmp	r3, #1
 800cb52:	d0f0      	beq.n	800cb36 <USB_CoreReset+0x36>

  return HAL_OK;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3714      	adds	r7, #20
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bc80      	pop	{r7}
 800cb5e:	4770      	bx	lr
 800cb60:	00030d40 	.word	0x00030d40

0800cb64 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800cb64:	b580      	push	{r7, lr}
 800cb66:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800cb68:	4904      	ldr	r1, [pc, #16]	; (800cb7c <MX_FATFS_Init+0x18>)
 800cb6a:	4805      	ldr	r0, [pc, #20]	; (800cb80 <MX_FATFS_Init+0x1c>)
 800cb6c:	f002 f8e6 	bl	800ed3c <FATFS_LinkDriver>
 800cb70:	4603      	mov	r3, r0
 800cb72:	461a      	mov	r2, r3
 800cb74:	4b03      	ldr	r3, [pc, #12]	; (800cb84 <MX_FATFS_Init+0x20>)
 800cb76:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800cb78:	bf00      	nop
 800cb7a:	bd80      	pop	{r7, pc}
 800cb7c:	200009b4 	.word	0x200009b4
 800cb80:	080179cc 	.word	0x080179cc
 800cb84:	20001130 	.word	0x20001130

0800cb88 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b082      	sub	sp, #8
 800cb8c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800cb8e:	2300      	movs	r3, #0
 800cb90:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800cb92:	f000 f8a9 	bl	800cce8 <BSP_SD_IsDetected>
 800cb96:	4603      	mov	r3, r0
 800cb98:	2b01      	cmp	r3, #1
 800cb9a:	d001      	beq.n	800cba0 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800cb9c:	2301      	movs	r3, #1
 800cb9e:	e012      	b.n	800cbc6 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800cba0:	480b      	ldr	r0, [pc, #44]	; (800cbd0 <BSP_SD_Init+0x48>)
 800cba2:	f7fb fb21 	bl	80081e8 <HAL_SD_Init>
 800cba6:	4603      	mov	r3, r0
 800cba8:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800cbaa:	79fb      	ldrb	r3, [r7, #7]
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d109      	bne.n	800cbc4 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800cbb0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800cbb4:	4806      	ldr	r0, [pc, #24]	; (800cbd0 <BSP_SD_Init+0x48>)
 800cbb6:	f7fc fa95 	bl	80090e4 <HAL_SD_ConfigWideBusOperation>
 800cbba:	4603      	mov	r3, r0
 800cbbc:	2b00      	cmp	r3, #0
 800cbbe:	d001      	beq.n	800cbc4 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800cbc0:	2301      	movs	r3, #1
 800cbc2:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800cbc4:	79fb      	ldrb	r3, [r7, #7]
}
 800cbc6:	4618      	mov	r0, r3
 800cbc8:	3708      	adds	r7, #8
 800cbca:	46bd      	mov	sp, r7
 800cbcc:	bd80      	pop	{r7, pc}
 800cbce:	bf00      	nop
 800cbd0:	20000cb8 	.word	0x20000cb8

0800cbd4 <BSP_SD_ReadBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to read
  * @param  Timeout: Timeout for read operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cbd4:	b580      	push	{r7, lr}
 800cbd6:	b088      	sub	sp, #32
 800cbd8:	af02      	add	r7, sp, #8
 800cbda:	60f8      	str	r0, [r7, #12]
 800cbdc:	60b9      	str	r1, [r7, #8]
 800cbde:	607a      	str	r2, [r7, #4]
 800cbe0:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_ReadBlocks(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cbe6:	683b      	ldr	r3, [r7, #0]
 800cbe8:	9300      	str	r3, [sp, #0]
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	68ba      	ldr	r2, [r7, #8]
 800cbee:	68f9      	ldr	r1, [r7, #12]
 800cbf0:	4806      	ldr	r0, [pc, #24]	; (800cc0c <BSP_SD_ReadBlocks+0x38>)
 800cbf2:	f7fb fb89 	bl	8008308 <HAL_SD_ReadBlocks>
 800cbf6:	4603      	mov	r3, r0
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d001      	beq.n	800cc00 <BSP_SD_ReadBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cbfc:	2301      	movs	r3, #1
 800cbfe:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cc00:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc02:	4618      	mov	r0, r3
 800cc04:	3718      	adds	r7, #24
 800cc06:	46bd      	mov	sp, r7
 800cc08:	bd80      	pop	{r7, pc}
 800cc0a:	bf00      	nop
 800cc0c:	20000cb8 	.word	0x20000cb8

0800cc10 <BSP_SD_WriteBlocks>:
  * @param  NumOfBlocks: Number of SD blocks to write
  * @param  Timeout: Timeout for write operation
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks, uint32_t Timeout)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b088      	sub	sp, #32
 800cc14:	af02      	add	r7, sp, #8
 800cc16:	60f8      	str	r0, [r7, #12]
 800cc18:	60b9      	str	r1, [r7, #8]
 800cc1a:	607a      	str	r2, [r7, #4]
 800cc1c:	603b      	str	r3, [r7, #0]
  uint8_t sd_state = MSD_OK;
 800cc1e:	2300      	movs	r3, #0
 800cc20:	75fb      	strb	r3, [r7, #23]

  if (HAL_SD_WriteBlocks(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK)
 800cc22:	683b      	ldr	r3, [r7, #0]
 800cc24:	9300      	str	r3, [sp, #0]
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	68ba      	ldr	r2, [r7, #8]
 800cc2a:	68f9      	ldr	r1, [r7, #12]
 800cc2c:	4806      	ldr	r0, [pc, #24]	; (800cc48 <BSP_SD_WriteBlocks+0x38>)
 800cc2e:	f7fb fd65 	bl	80086fc <HAL_SD_WriteBlocks>
 800cc32:	4603      	mov	r3, r0
 800cc34:	2b00      	cmp	r3, #0
 800cc36:	d001      	beq.n	800cc3c <BSP_SD_WriteBlocks+0x2c>
  {
    sd_state = MSD_ERROR;
 800cc38:	2301      	movs	r3, #1
 800cc3a:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800cc3c:	7dfb      	ldrb	r3, [r7, #23]
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3718      	adds	r7, #24
 800cc42:	46bd      	mov	sp, r7
 800cc44:	bd80      	pop	{r7, pc}
 800cc46:	bf00      	nop
 800cc48:	20000cb8 	.word	0x20000cb8

0800cc4c <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800cc50:	4805      	ldr	r0, [pc, #20]	; (800cc68 <BSP_SD_GetCardState+0x1c>)
 800cc52:	f7fc fac3 	bl	80091dc <HAL_SD_GetCardState>
 800cc56:	4603      	mov	r3, r0
 800cc58:	2b04      	cmp	r3, #4
 800cc5a:	bf14      	ite	ne
 800cc5c:	2301      	movne	r3, #1
 800cc5e:	2300      	moveq	r3, #0
 800cc60:	b2db      	uxtb	r3, r3
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	bd80      	pop	{r7, pc}
 800cc66:	bf00      	nop
 800cc68:	20000cb8 	.word	0x20000cb8

0800cc6c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b082      	sub	sp, #8
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800cc74:	6879      	ldr	r1, [r7, #4]
 800cc76:	4803      	ldr	r0, [pc, #12]	; (800cc84 <BSP_SD_GetCardInfo+0x18>)
 800cc78:	f7fc fa08 	bl	800908c <HAL_SD_GetCardInfo>
}
 800cc7c:	bf00      	nop
 800cc7e:	3708      	adds	r7, #8
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}
 800cc84:	20000cb8 	.word	0x20000cb8

0800cc88 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800cc88:	b580      	push	{r7, lr}
 800cc8a:	b082      	sub	sp, #8
 800cc8c:	af00      	add	r7, sp, #0
 800cc8e:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800cc90:	f000 f818 	bl	800ccc4 <BSP_SD_AbortCallback>
}
 800cc94:	bf00      	nop
 800cc96:	3708      	adds	r7, #8
 800cc98:	46bd      	mov	sp, r7
 800cc9a:	bd80      	pop	{r7, pc}

0800cc9c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800cc9c:	b580      	push	{r7, lr}
 800cc9e:	b082      	sub	sp, #8
 800cca0:	af00      	add	r7, sp, #0
 800cca2:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800cca4:	f000 f814 	bl	800ccd0 <BSP_SD_WriteCpltCallback>
}
 800cca8:	bf00      	nop
 800ccaa:	3708      	adds	r7, #8
 800ccac:	46bd      	mov	sp, r7
 800ccae:	bd80      	pop	{r7, pc}

0800ccb0 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800ccb0:	b580      	push	{r7, lr}
 800ccb2:	b082      	sub	sp, #8
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800ccb8:	f000 f810 	bl	800ccdc <BSP_SD_ReadCpltCallback>
}
 800ccbc:	bf00      	nop
 800ccbe:	3708      	adds	r7, #8
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}

0800ccc4 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800ccc4:	b480      	push	{r7}
 800ccc6:	af00      	add	r7, sp, #0

}
 800ccc8:	bf00      	nop
 800ccca:	46bd      	mov	sp, r7
 800cccc:	bc80      	pop	{r7}
 800ccce:	4770      	bx	lr

0800ccd0 <BSP_SD_WriteCpltCallback>:
  * @brief BSP Tx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_WriteCpltCallback(void)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	af00      	add	r7, sp, #0

}
 800ccd4:	bf00      	nop
 800ccd6:	46bd      	mov	sp, r7
 800ccd8:	bc80      	pop	{r7}
 800ccda:	4770      	bx	lr

0800ccdc <BSP_SD_ReadCpltCallback>:
  * @brief BSP Rx Transfer completed callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_ReadCpltCallback(void)
{
 800ccdc:	b480      	push	{r7}
 800ccde:	af00      	add	r7, sp, #0

}
 800cce0:	bf00      	nop
 800cce2:	46bd      	mov	sp, r7
 800cce4:	bc80      	pop	{r7}
 800cce6:	4770      	bx	lr

0800cce8 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800cce8:	b580      	push	{r7, lr}
 800ccea:	b082      	sub	sp, #8
 800ccec:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800ccee:	2301      	movs	r3, #1
 800ccf0:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ccf2:	f000 f80b 	bl	800cd0c <BSP_PlatformIsDetected>
 800ccf6:	4603      	mov	r3, r0
 800ccf8:	2b00      	cmp	r3, #0
 800ccfa:	d101      	bne.n	800cd00 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800ccfc:	2300      	movs	r3, #0
 800ccfe:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800cd00:	79fb      	ldrb	r3, [r7, #7]
 800cd02:	b2db      	uxtb	r3, r3
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3708      	adds	r7, #8
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}

0800cd0c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800cd0c:	b580      	push	{r7, lr}
 800cd0e:	b082      	sub	sp, #8
 800cd10:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800cd12:	2301      	movs	r3, #1
 800cd14:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800cd16:	2104      	movs	r1, #4
 800cd18:	4806      	ldr	r0, [pc, #24]	; (800cd34 <BSP_PlatformIsDetected+0x28>)
 800cd1a:	f7f9 fc4d 	bl	80065b8 <HAL_GPIO_ReadPin>
 800cd1e:	4603      	mov	r3, r0
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d001      	beq.n	800cd28 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800cd24:	2300      	movs	r3, #0
 800cd26:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 800cd28:	79fb      	ldrb	r3, [r7, #7]
}
 800cd2a:	4618      	mov	r0, r3
 800cd2c:	3708      	adds	r7, #8
 800cd2e:	46bd      	mov	sp, r7
 800cd30:	bd80      	pop	{r7, pc}
 800cd32:	bf00      	nop
 800cd34:	40021800 	.word	0x40021800

0800cd38 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800cd38:	b580      	push	{r7, lr}
 800cd3a:	b084      	sub	sp, #16
 800cd3c:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800cd3e:	4b8d      	ldr	r3, [pc, #564]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd40:	22c0      	movs	r2, #192	; 0xc0
 800cd42:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800cd44:	4b8b      	ldr	r3, [pc, #556]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd46:	22a8      	movs	r2, #168	; 0xa8
 800cd48:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800cd4a:	4b8a      	ldr	r3, [pc, #552]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd4c:	2201      	movs	r2, #1
 800cd4e:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 230;
 800cd50:	4b88      	ldr	r3, [pc, #544]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd52:	22e6      	movs	r2, #230	; 0xe6
 800cd54:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800cd56:	4b88      	ldr	r3, [pc, #544]	; (800cf78 <MX_LWIP_Init+0x240>)
 800cd58:	22ff      	movs	r2, #255	; 0xff
 800cd5a:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800cd5c:	4b86      	ldr	r3, [pc, #536]	; (800cf78 <MX_LWIP_Init+0x240>)
 800cd5e:	22ff      	movs	r2, #255	; 0xff
 800cd60:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800cd62:	4b85      	ldr	r3, [pc, #532]	; (800cf78 <MX_LWIP_Init+0x240>)
 800cd64:	22ff      	movs	r2, #255	; 0xff
 800cd66:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800cd68:	4b83      	ldr	r3, [pc, #524]	; (800cf78 <MX_LWIP_Init+0x240>)
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 800cd6e:	4b83      	ldr	r3, [pc, #524]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cd70:	22c0      	movs	r2, #192	; 0xc0
 800cd72:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800cd74:	4b81      	ldr	r3, [pc, #516]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cd76:	22a8      	movs	r2, #168	; 0xa8
 800cd78:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 800cd7a:	4b80      	ldr	r3, [pc, #512]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 800cd80:	4b7e      	ldr	r3, [pc, #504]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cd82:	2201      	movs	r2, #1
 800cd84:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initilialize the LwIP stack without RTOS */
  lwip_init();
 800cd86:	f002 f8e4 	bl	800ef52 <lwip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800cd8a:	4b7a      	ldr	r3, [pc, #488]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd8c:	781b      	ldrb	r3, [r3, #0]
 800cd8e:	061a      	lsls	r2, r3, #24
 800cd90:	4b78      	ldr	r3, [pc, #480]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd92:	785b      	ldrb	r3, [r3, #1]
 800cd94:	041b      	lsls	r3, r3, #16
 800cd96:	431a      	orrs	r2, r3
 800cd98:	4b76      	ldr	r3, [pc, #472]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cd9a:	789b      	ldrb	r3, [r3, #2]
 800cd9c:	021b      	lsls	r3, r3, #8
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	4a74      	ldr	r2, [pc, #464]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cda2:	78d2      	ldrb	r2, [r2, #3]
 800cda4:	4313      	orrs	r3, r2
 800cda6:	061a      	lsls	r2, r3, #24
 800cda8:	4b72      	ldr	r3, [pc, #456]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdaa:	781b      	ldrb	r3, [r3, #0]
 800cdac:	0619      	lsls	r1, r3, #24
 800cdae:	4b71      	ldr	r3, [pc, #452]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdb0:	785b      	ldrb	r3, [r3, #1]
 800cdb2:	041b      	lsls	r3, r3, #16
 800cdb4:	4319      	orrs	r1, r3
 800cdb6:	4b6f      	ldr	r3, [pc, #444]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdb8:	789b      	ldrb	r3, [r3, #2]
 800cdba:	021b      	lsls	r3, r3, #8
 800cdbc:	430b      	orrs	r3, r1
 800cdbe:	496d      	ldr	r1, [pc, #436]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdc0:	78c9      	ldrb	r1, [r1, #3]
 800cdc2:	430b      	orrs	r3, r1
 800cdc4:	021b      	lsls	r3, r3, #8
 800cdc6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cdca:	431a      	orrs	r2, r3
 800cdcc:	4b69      	ldr	r3, [pc, #420]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdce:	781b      	ldrb	r3, [r3, #0]
 800cdd0:	0619      	lsls	r1, r3, #24
 800cdd2:	4b68      	ldr	r3, [pc, #416]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdd4:	785b      	ldrb	r3, [r3, #1]
 800cdd6:	041b      	lsls	r3, r3, #16
 800cdd8:	4319      	orrs	r1, r3
 800cdda:	4b66      	ldr	r3, [pc, #408]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cddc:	789b      	ldrb	r3, [r3, #2]
 800cdde:	021b      	lsls	r3, r3, #8
 800cde0:	430b      	orrs	r3, r1
 800cde2:	4964      	ldr	r1, [pc, #400]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cde4:	78c9      	ldrb	r1, [r1, #3]
 800cde6:	430b      	orrs	r3, r1
 800cde8:	0a1b      	lsrs	r3, r3, #8
 800cdea:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cdee:	431a      	orrs	r2, r3
 800cdf0:	4b60      	ldr	r3, [pc, #384]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdf2:	781b      	ldrb	r3, [r3, #0]
 800cdf4:	0619      	lsls	r1, r3, #24
 800cdf6:	4b5f      	ldr	r3, [pc, #380]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800cdf8:	785b      	ldrb	r3, [r3, #1]
 800cdfa:	041b      	lsls	r3, r3, #16
 800cdfc:	4319      	orrs	r1, r3
 800cdfe:	4b5d      	ldr	r3, [pc, #372]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800ce00:	789b      	ldrb	r3, [r3, #2]
 800ce02:	021b      	lsls	r3, r3, #8
 800ce04:	430b      	orrs	r3, r1
 800ce06:	495b      	ldr	r1, [pc, #364]	; (800cf74 <MX_LWIP_Init+0x23c>)
 800ce08:	78c9      	ldrb	r1, [r1, #3]
 800ce0a:	430b      	orrs	r3, r1
 800ce0c:	0e1b      	lsrs	r3, r3, #24
 800ce0e:	4313      	orrs	r3, r2
 800ce10:	4a5b      	ldr	r2, [pc, #364]	; (800cf80 <MX_LWIP_Init+0x248>)
 800ce12:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800ce14:	4b58      	ldr	r3, [pc, #352]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce16:	781b      	ldrb	r3, [r3, #0]
 800ce18:	061a      	lsls	r2, r3, #24
 800ce1a:	4b57      	ldr	r3, [pc, #348]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce1c:	785b      	ldrb	r3, [r3, #1]
 800ce1e:	041b      	lsls	r3, r3, #16
 800ce20:	431a      	orrs	r2, r3
 800ce22:	4b55      	ldr	r3, [pc, #340]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce24:	789b      	ldrb	r3, [r3, #2]
 800ce26:	021b      	lsls	r3, r3, #8
 800ce28:	4313      	orrs	r3, r2
 800ce2a:	4a53      	ldr	r2, [pc, #332]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce2c:	78d2      	ldrb	r2, [r2, #3]
 800ce2e:	4313      	orrs	r3, r2
 800ce30:	061a      	lsls	r2, r3, #24
 800ce32:	4b51      	ldr	r3, [pc, #324]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce34:	781b      	ldrb	r3, [r3, #0]
 800ce36:	0619      	lsls	r1, r3, #24
 800ce38:	4b4f      	ldr	r3, [pc, #316]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce3a:	785b      	ldrb	r3, [r3, #1]
 800ce3c:	041b      	lsls	r3, r3, #16
 800ce3e:	4319      	orrs	r1, r3
 800ce40:	4b4d      	ldr	r3, [pc, #308]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce42:	789b      	ldrb	r3, [r3, #2]
 800ce44:	021b      	lsls	r3, r3, #8
 800ce46:	430b      	orrs	r3, r1
 800ce48:	494b      	ldr	r1, [pc, #300]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce4a:	78c9      	ldrb	r1, [r1, #3]
 800ce4c:	430b      	orrs	r3, r1
 800ce4e:	021b      	lsls	r3, r3, #8
 800ce50:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ce54:	431a      	orrs	r2, r3
 800ce56:	4b48      	ldr	r3, [pc, #288]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce58:	781b      	ldrb	r3, [r3, #0]
 800ce5a:	0619      	lsls	r1, r3, #24
 800ce5c:	4b46      	ldr	r3, [pc, #280]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce5e:	785b      	ldrb	r3, [r3, #1]
 800ce60:	041b      	lsls	r3, r3, #16
 800ce62:	4319      	orrs	r1, r3
 800ce64:	4b44      	ldr	r3, [pc, #272]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce66:	789b      	ldrb	r3, [r3, #2]
 800ce68:	021b      	lsls	r3, r3, #8
 800ce6a:	430b      	orrs	r3, r1
 800ce6c:	4942      	ldr	r1, [pc, #264]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce6e:	78c9      	ldrb	r1, [r1, #3]
 800ce70:	430b      	orrs	r3, r1
 800ce72:	0a1b      	lsrs	r3, r3, #8
 800ce74:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ce78:	431a      	orrs	r2, r3
 800ce7a:	4b3f      	ldr	r3, [pc, #252]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce7c:	781b      	ldrb	r3, [r3, #0]
 800ce7e:	0619      	lsls	r1, r3, #24
 800ce80:	4b3d      	ldr	r3, [pc, #244]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce82:	785b      	ldrb	r3, [r3, #1]
 800ce84:	041b      	lsls	r3, r3, #16
 800ce86:	4319      	orrs	r1, r3
 800ce88:	4b3b      	ldr	r3, [pc, #236]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce8a:	789b      	ldrb	r3, [r3, #2]
 800ce8c:	021b      	lsls	r3, r3, #8
 800ce8e:	430b      	orrs	r3, r1
 800ce90:	4939      	ldr	r1, [pc, #228]	; (800cf78 <MX_LWIP_Init+0x240>)
 800ce92:	78c9      	ldrb	r1, [r1, #3]
 800ce94:	430b      	orrs	r3, r1
 800ce96:	0e1b      	lsrs	r3, r3, #24
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	4a3a      	ldr	r2, [pc, #232]	; (800cf84 <MX_LWIP_Init+0x24c>)
 800ce9c:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800ce9e:	4b37      	ldr	r3, [pc, #220]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cea0:	781b      	ldrb	r3, [r3, #0]
 800cea2:	061a      	lsls	r2, r3, #24
 800cea4:	4b35      	ldr	r3, [pc, #212]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cea6:	785b      	ldrb	r3, [r3, #1]
 800cea8:	041b      	lsls	r3, r3, #16
 800ceaa:	431a      	orrs	r2, r3
 800ceac:	4b33      	ldr	r3, [pc, #204]	; (800cf7c <MX_LWIP_Init+0x244>)
 800ceae:	789b      	ldrb	r3, [r3, #2]
 800ceb0:	021b      	lsls	r3, r3, #8
 800ceb2:	4313      	orrs	r3, r2
 800ceb4:	4a31      	ldr	r2, [pc, #196]	; (800cf7c <MX_LWIP_Init+0x244>)
 800ceb6:	78d2      	ldrb	r2, [r2, #3]
 800ceb8:	4313      	orrs	r3, r2
 800ceba:	061a      	lsls	r2, r3, #24
 800cebc:	4b2f      	ldr	r3, [pc, #188]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	0619      	lsls	r1, r3, #24
 800cec2:	4b2e      	ldr	r3, [pc, #184]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cec4:	785b      	ldrb	r3, [r3, #1]
 800cec6:	041b      	lsls	r3, r3, #16
 800cec8:	4319      	orrs	r1, r3
 800ceca:	4b2c      	ldr	r3, [pc, #176]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cecc:	789b      	ldrb	r3, [r3, #2]
 800cece:	021b      	lsls	r3, r3, #8
 800ced0:	430b      	orrs	r3, r1
 800ced2:	492a      	ldr	r1, [pc, #168]	; (800cf7c <MX_LWIP_Init+0x244>)
 800ced4:	78c9      	ldrb	r1, [r1, #3]
 800ced6:	430b      	orrs	r3, r1
 800ced8:	021b      	lsls	r3, r3, #8
 800ceda:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cede:	431a      	orrs	r2, r3
 800cee0:	4b26      	ldr	r3, [pc, #152]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	0619      	lsls	r1, r3, #24
 800cee6:	4b25      	ldr	r3, [pc, #148]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cee8:	785b      	ldrb	r3, [r3, #1]
 800ceea:	041b      	lsls	r3, r3, #16
 800ceec:	4319      	orrs	r1, r3
 800ceee:	4b23      	ldr	r3, [pc, #140]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cef0:	789b      	ldrb	r3, [r3, #2]
 800cef2:	021b      	lsls	r3, r3, #8
 800cef4:	430b      	orrs	r3, r1
 800cef6:	4921      	ldr	r1, [pc, #132]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cef8:	78c9      	ldrb	r1, [r1, #3]
 800cefa:	430b      	orrs	r3, r1
 800cefc:	0a1b      	lsrs	r3, r3, #8
 800cefe:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800cf02:	431a      	orrs	r2, r3
 800cf04:	4b1d      	ldr	r3, [pc, #116]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cf06:	781b      	ldrb	r3, [r3, #0]
 800cf08:	0619      	lsls	r1, r3, #24
 800cf0a:	4b1c      	ldr	r3, [pc, #112]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cf0c:	785b      	ldrb	r3, [r3, #1]
 800cf0e:	041b      	lsls	r3, r3, #16
 800cf10:	4319      	orrs	r1, r3
 800cf12:	4b1a      	ldr	r3, [pc, #104]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cf14:	789b      	ldrb	r3, [r3, #2]
 800cf16:	021b      	lsls	r3, r3, #8
 800cf18:	430b      	orrs	r3, r1
 800cf1a:	4918      	ldr	r1, [pc, #96]	; (800cf7c <MX_LWIP_Init+0x244>)
 800cf1c:	78c9      	ldrb	r1, [r1, #3]
 800cf1e:	430b      	orrs	r3, r1
 800cf20:	0e1b      	lsrs	r3, r3, #24
 800cf22:	4313      	orrs	r3, r2
 800cf24:	4a18      	ldr	r2, [pc, #96]	; (800cf88 <MX_LWIP_Init+0x250>)
 800cf26:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) without RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &ethernet_input);
 800cf28:	4b18      	ldr	r3, [pc, #96]	; (800cf8c <MX_LWIP_Init+0x254>)
 800cf2a:	9302      	str	r3, [sp, #8]
 800cf2c:	4b18      	ldr	r3, [pc, #96]	; (800cf90 <MX_LWIP_Init+0x258>)
 800cf2e:	9301      	str	r3, [sp, #4]
 800cf30:	2300      	movs	r3, #0
 800cf32:	9300      	str	r3, [sp, #0]
 800cf34:	4b14      	ldr	r3, [pc, #80]	; (800cf88 <MX_LWIP_Init+0x250>)
 800cf36:	4a13      	ldr	r2, [pc, #76]	; (800cf84 <MX_LWIP_Init+0x24c>)
 800cf38:	4911      	ldr	r1, [pc, #68]	; (800cf80 <MX_LWIP_Init+0x248>)
 800cf3a:	4816      	ldr	r0, [pc, #88]	; (800cf94 <MX_LWIP_Init+0x25c>)
 800cf3c:	f002 fc06 	bl	800f74c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800cf40:	4814      	ldr	r0, [pc, #80]	; (800cf94 <MX_LWIP_Init+0x25c>)
 800cf42:	f002 fcdd 	bl	800f900 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800cf46:	4b13      	ldr	r3, [pc, #76]	; (800cf94 <MX_LWIP_Init+0x25c>)
 800cf48:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800cf4c:	089b      	lsrs	r3, r3, #2
 800cf4e:	f003 0301 	and.w	r3, r3, #1
 800cf52:	b2db      	uxtb	r3, r3
 800cf54:	2b00      	cmp	r3, #0
 800cf56:	d003      	beq.n	800cf60 <MX_LWIP_Init+0x228>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800cf58:	480e      	ldr	r0, [pc, #56]	; (800cf94 <MX_LWIP_Init+0x25c>)
 800cf5a:	f002 fcdf 	bl	800f91c <netif_set_up>
 800cf5e:	e002      	b.n	800cf66 <MX_LWIP_Init+0x22e>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800cf60:	480c      	ldr	r0, [pc, #48]	; (800cf94 <MX_LWIP_Init+0x25c>)
 800cf62:	f002 fd1f 	bl	800f9a4 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800cf66:	490c      	ldr	r1, [pc, #48]	; (800cf98 <MX_LWIP_Init+0x260>)
 800cf68:	480a      	ldr	r0, [pc, #40]	; (800cf94 <MX_LWIP_Init+0x25c>)
 800cf6a:	f002 fd3d 	bl	800f9e8 <netif_set_link_callback>
  /* Create the Ethernet link handler thread */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800cf6e:	bf00      	nop
 800cf70:	46bd      	mov	sp, r7
 800cf72:	bd80      	pop	{r7, pc}
 800cf74:	200015d0 	.word	0x200015d0
 800cf78:	200015cc 	.word	0x200015cc
 800cf7c:	20001590 	.word	0x20001590
 800cf80:	200015c8 	.word	0x200015c8
 800cf84:	200015d4 	.word	0x200015d4
 800cf88:	200015d8 	.word	0x200015d8
 800cf8c:	08012b71 	.word	0x08012b71
 800cf90:	0800d3e1 	.word	0x0800d3e1
 800cf94:	20001594 	.word	0x20001594
 800cf98:	0800d44d 	.word	0x0800d44d

0800cf9c <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b08e      	sub	sp, #56	; 0x38
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cfa4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	601a      	str	r2, [r3, #0]
 800cfac:	605a      	str	r2, [r3, #4]
 800cfae:	609a      	str	r2, [r3, #8]
 800cfb0:	60da      	str	r2, [r3, #12]
 800cfb2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800cfb4:	687b      	ldr	r3, [r7, #4]
 800cfb6:	681b      	ldr	r3, [r3, #0]
 800cfb8:	4a5d      	ldr	r2, [pc, #372]	; (800d130 <HAL_ETH_MspInit+0x194>)
 800cfba:	4293      	cmp	r3, r2
 800cfbc:	f040 80b4 	bne.w	800d128 <HAL_ETH_MspInit+0x18c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	623b      	str	r3, [r7, #32]
 800cfc4:	4b5b      	ldr	r3, [pc, #364]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cfc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfc8:	4a5a      	ldr	r2, [pc, #360]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cfca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800cfce:	6313      	str	r3, [r2, #48]	; 0x30
 800cfd0:	4b58      	ldr	r3, [pc, #352]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cfd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfd4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cfd8:	623b      	str	r3, [r7, #32]
 800cfda:	6a3b      	ldr	r3, [r7, #32]
 800cfdc:	2300      	movs	r3, #0
 800cfde:	61fb      	str	r3, [r7, #28]
 800cfe0:	4b54      	ldr	r3, [pc, #336]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cfe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cfe4:	4a53      	ldr	r2, [pc, #332]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cfe6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cfea:	6313      	str	r3, [r2, #48]	; 0x30
 800cfec:	4b51      	ldr	r3, [pc, #324]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cfee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cff0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800cff4:	61fb      	str	r3, [r7, #28]
 800cff6:	69fb      	ldr	r3, [r7, #28]
 800cff8:	2300      	movs	r3, #0
 800cffa:	61bb      	str	r3, [r7, #24]
 800cffc:	4b4d      	ldr	r3, [pc, #308]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800cffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d000:	4a4c      	ldr	r2, [pc, #304]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d002:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d006:	6313      	str	r3, [r2, #48]	; 0x30
 800d008:	4b4a      	ldr	r3, [pc, #296]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d00a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d00c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d010:	61bb      	str	r3, [r7, #24]
 800d012:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800d014:	2300      	movs	r3, #0
 800d016:	617b      	str	r3, [r7, #20]
 800d018:	4b46      	ldr	r3, [pc, #280]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d01a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d01c:	4a45      	ldr	r2, [pc, #276]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d01e:	f043 0304 	orr.w	r3, r3, #4
 800d022:	6313      	str	r3, [r2, #48]	; 0x30
 800d024:	4b43      	ldr	r3, [pc, #268]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d028:	f003 0304 	and.w	r3, r3, #4
 800d02c:	617b      	str	r3, [r7, #20]
 800d02e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d030:	2300      	movs	r3, #0
 800d032:	613b      	str	r3, [r7, #16]
 800d034:	4b3f      	ldr	r3, [pc, #252]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d038:	4a3e      	ldr	r2, [pc, #248]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d03a:	f043 0301 	orr.w	r3, r3, #1
 800d03e:	6313      	str	r3, [r2, #48]	; 0x30
 800d040:	4b3c      	ldr	r3, [pc, #240]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d044:	f003 0301 	and.w	r3, r3, #1
 800d048:	613b      	str	r3, [r7, #16]
 800d04a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800d04c:	2300      	movs	r3, #0
 800d04e:	60fb      	str	r3, [r7, #12]
 800d050:	4b38      	ldr	r3, [pc, #224]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d054:	4a37      	ldr	r2, [pc, #220]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d056:	f043 0302 	orr.w	r3, r3, #2
 800d05a:	6313      	str	r3, [r2, #48]	; 0x30
 800d05c:	4b35      	ldr	r3, [pc, #212]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d05e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d060:	f003 0302 	and.w	r3, r3, #2
 800d064:	60fb      	str	r3, [r7, #12]
 800d066:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800d068:	2300      	movs	r3, #0
 800d06a:	60bb      	str	r3, [r7, #8]
 800d06c:	4b31      	ldr	r3, [pc, #196]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d06e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d070:	4a30      	ldr	r2, [pc, #192]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d072:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d076:	6313      	str	r3, [r2, #48]	; 0x30
 800d078:	4b2e      	ldr	r3, [pc, #184]	; (800d134 <HAL_ETH_MspInit+0x198>)
 800d07a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d07c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d080:	60bb      	str	r3, [r7, #8]
 800d082:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800d084:	2332      	movs	r3, #50	; 0x32
 800d086:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d088:	2302      	movs	r3, #2
 800d08a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d08c:	2300      	movs	r3, #0
 800d08e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d090:	2303      	movs	r3, #3
 800d092:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d094:	230b      	movs	r3, #11
 800d096:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800d098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d09c:	4619      	mov	r1, r3
 800d09e:	4826      	ldr	r0, [pc, #152]	; (800d138 <HAL_ETH_MspInit+0x19c>)
 800d0a0:	f7f9 f8ec 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800d0a4:	2386      	movs	r3, #134	; 0x86
 800d0a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0a8:	2302      	movs	r3, #2
 800d0aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0ac:	2300      	movs	r3, #0
 800d0ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0b0:	2303      	movs	r3, #3
 800d0b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0b4:	230b      	movs	r3, #11
 800d0b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d0b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0bc:	4619      	mov	r1, r3
 800d0be:	481f      	ldr	r0, [pc, #124]	; (800d13c <HAL_ETH_MspInit+0x1a0>)
 800d0c0:	f7f9 f8dc 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800d0c4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d0c8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0ca:	2302      	movs	r3, #2
 800d0cc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0ce:	2300      	movs	r3, #0
 800d0d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0d2:	2303      	movs	r3, #3
 800d0d4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0d6:	230b      	movs	r3, #11
 800d0d8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800d0da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d0de:	4619      	mov	r1, r3
 800d0e0:	4817      	ldr	r0, [pc, #92]	; (800d140 <HAL_ETH_MspInit+0x1a4>)
 800d0e2:	f7f9 f8cb 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800d0e6:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800d0ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d0ec:	2302      	movs	r3, #2
 800d0ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d0f0:	2300      	movs	r3, #0
 800d0f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d0f4:	2303      	movs	r3, #3
 800d0f6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800d0f8:	230b      	movs	r3, #11
 800d0fa:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800d0fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800d100:	4619      	mov	r1, r3
 800d102:	4810      	ldr	r0, [pc, #64]	; (800d144 <HAL_ETH_MspInit+0x1a8>)
 800d104:	f7f9 f8ba 	bl	800627c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 1, 0);
 800d108:	2200      	movs	r2, #0
 800d10a:	2101      	movs	r1, #1
 800d10c:	203d      	movs	r0, #61	; 0x3d
 800d10e:	f7f6 ffb4 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800d112:	203d      	movs	r0, #61	; 0x3d
 800d114:	f7f6 ffcd 	bl	80040b2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(ETH_WKUP_IRQn, 1, 0);
 800d118:	2200      	movs	r2, #0
 800d11a:	2101      	movs	r1, #1
 800d11c:	203e      	movs	r0, #62	; 0x3e
 800d11e:	f7f6 ffac 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_WKUP_IRQn);
 800d122:	203e      	movs	r0, #62	; 0x3e
 800d124:	f7f6 ffc5 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800d128:	bf00      	nop
 800d12a:	3738      	adds	r7, #56	; 0x38
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}
 800d130:	40028000 	.word	0x40028000
 800d134:	40023800 	.word	0x40023800
 800d138:	40020800 	.word	0x40020800
 800d13c:	40020000 	.word	0x40020000
 800d140:	40020400 	.word	0x40020400
 800d144:	40021800 	.word	0x40021800

0800d148 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b086      	sub	sp, #24
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800d150:	2300      	movs	r3, #0
 800d152:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800d154:	4b4d      	ldr	r3, [pc, #308]	; (800d28c <low_level_init+0x144>)
 800d156:	4a4e      	ldr	r2, [pc, #312]	; (800d290 <low_level_init+0x148>)
 800d158:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800d15a:	4b4c      	ldr	r3, [pc, #304]	; (800d28c <low_level_init+0x144>)
 800d15c:	2201      	movs	r2, #1
 800d15e:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800d160:	4b4a      	ldr	r3, [pc, #296]	; (800d28c <low_level_init+0x144>)
 800d162:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d166:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d168:	4b48      	ldr	r3, [pc, #288]	; (800d28c <low_level_init+0x144>)
 800d16a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d16e:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800d170:	4b46      	ldr	r3, [pc, #280]	; (800d28c <low_level_init+0x144>)
 800d172:	2200      	movs	r2, #0
 800d174:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800d176:	2300      	movs	r3, #0
 800d178:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800d17a:	2380      	movs	r3, #128	; 0x80
 800d17c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800d17e:	23e1      	movs	r3, #225	; 0xe1
 800d180:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800d182:	2300      	movs	r3, #0
 800d184:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800d186:	2300      	movs	r3, #0
 800d188:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800d18a:	2300      	movs	r3, #0
 800d18c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800d18e:	4a3f      	ldr	r2, [pc, #252]	; (800d28c <low_level_init+0x144>)
 800d190:	f107 0308 	add.w	r3, r7, #8
 800d194:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800d196:	4b3d      	ldr	r3, [pc, #244]	; (800d28c <low_level_init+0x144>)
 800d198:	2200      	movs	r2, #0
 800d19a:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800d19c:	4b3b      	ldr	r3, [pc, #236]	; (800d28c <low_level_init+0x144>)
 800d19e:	2200      	movs	r2, #0
 800d1a0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800d1a2:	4b3a      	ldr	r3, [pc, #232]	; (800d28c <low_level_init+0x144>)
 800d1a4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800d1a8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800d1aa:	4838      	ldr	r0, [pc, #224]	; (800d28c <low_level_init+0x144>)
 800d1ac:	f7f7 fc78 	bl	8004aa0 <HAL_ETH_Init>
 800d1b0:	4603      	mov	r3, r0
 800d1b2:	75fb      	strb	r3, [r7, #23]

  if (hal_eth_init_status == HAL_OK)
 800d1b4:	7dfb      	ldrb	r3, [r7, #23]
 800d1b6:	2b00      	cmp	r3, #0
 800d1b8:	d108      	bne.n	800d1cc <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d1c0:	f043 0304 	orr.w	r3, r3, #4
 800d1c4:	b2da      	uxtb	r2, r3
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800d1cc:	2304      	movs	r3, #4
 800d1ce:	4a31      	ldr	r2, [pc, #196]	; (800d294 <low_level_init+0x14c>)
 800d1d0:	4931      	ldr	r1, [pc, #196]	; (800d298 <low_level_init+0x150>)
 800d1d2:	482e      	ldr	r0, [pc, #184]	; (800d28c <low_level_init+0x144>)
 800d1d4:	f7f7 fdf2 	bl	8004dbc <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800d1d8:	2304      	movs	r3, #4
 800d1da:	4a30      	ldr	r2, [pc, #192]	; (800d29c <low_level_init+0x154>)
 800d1dc:	4930      	ldr	r1, [pc, #192]	; (800d2a0 <low_level_init+0x158>)
 800d1de:	482b      	ldr	r0, [pc, #172]	; (800d28c <low_level_init+0x144>)
 800d1e0:	f7f7 fe54 	bl	8004e8c <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2206      	movs	r2, #6
 800d1e8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800d1ec:	4b27      	ldr	r3, [pc, #156]	; (800d28c <low_level_init+0x144>)
 800d1ee:	695b      	ldr	r3, [r3, #20]
 800d1f0:	781a      	ldrb	r2, [r3, #0]
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800d1f8:	4b24      	ldr	r3, [pc, #144]	; (800d28c <low_level_init+0x144>)
 800d1fa:	695b      	ldr	r3, [r3, #20]
 800d1fc:	785a      	ldrb	r2, [r3, #1]
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800d204:	4b21      	ldr	r3, [pc, #132]	; (800d28c <low_level_init+0x144>)
 800d206:	695b      	ldr	r3, [r3, #20]
 800d208:	789a      	ldrb	r2, [r3, #2]
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800d210:	4b1e      	ldr	r3, [pc, #120]	; (800d28c <low_level_init+0x144>)
 800d212:	695b      	ldr	r3, [r3, #20]
 800d214:	78da      	ldrb	r2, [r3, #3]
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800d21c:	4b1b      	ldr	r3, [pc, #108]	; (800d28c <low_level_init+0x144>)
 800d21e:	695b      	ldr	r3, [r3, #20]
 800d220:	791a      	ldrb	r2, [r3, #4]
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800d228:	4b18      	ldr	r3, [pc, #96]	; (800d28c <low_level_init+0x144>)
 800d22a:	695b      	ldr	r3, [r3, #20]
 800d22c:	795a      	ldrb	r2, [r3, #5]
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e

  /* maximum transfer unit */
  netif->mtu = 1500;
 800d234:	687b      	ldr	r3, [r7, #4]
 800d236:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800d23a:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d242:	f043 030a 	orr.w	r3, r3, #10
 800d246:	b2da      	uxtb	r2, r3
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800d24e:	480f      	ldr	r0, [pc, #60]	; (800d28c <low_level_init+0x144>)
 800d250:	f7f8 f8c2 	bl	80053d8 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800d254:	f107 0310 	add.w	r3, r7, #16
 800d258:	461a      	mov	r2, r3
 800d25a:	211d      	movs	r1, #29
 800d25c:	480b      	ldr	r0, [pc, #44]	; (800d28c <low_level_init+0x144>)
 800d25e:	f7f7 ffed 	bl	800523c <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800d262:	693b      	ldr	r3, [r7, #16]
 800d264:	f043 030b 	orr.w	r3, r3, #11
 800d268:	613b      	str	r3, [r7, #16]

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800d26a:	693b      	ldr	r3, [r7, #16]
 800d26c:	461a      	mov	r2, r3
 800d26e:	211d      	movs	r1, #29
 800d270:	4806      	ldr	r0, [pc, #24]	; (800d28c <low_level_init+0x144>)
 800d272:	f7f8 f84b 	bl	800530c <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800d276:	f107 0310 	add.w	r3, r7, #16
 800d27a:	461a      	mov	r2, r3
 800d27c:	211d      	movs	r1, #29
 800d27e:	4803      	ldr	r0, [pc, #12]	; (800d28c <low_level_init+0x144>)
 800d280:	f7f7 ffdc 	bl	800523c <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800d284:	bf00      	nop
 800d286:	3718      	adds	r7, #24
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}
 800d28c:	20002eac 	.word	0x20002eac
 800d290:	40028000 	.word	0x40028000
 800d294:	20002ef4 	.word	0x20002ef4
 800d298:	200015dc 	.word	0x200015dc
 800d29c:	2000165c 	.word	0x2000165c
 800d2a0:	20002e2c 	.word	0x20002e2c

0800d2a4 <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800d2a4:	b580      	push	{r7, lr}
 800d2a6:	b08a      	sub	sp, #40	; 0x28
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	6078      	str	r0, [r7, #4]
 800d2ac:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800d2ae:	4b4b      	ldr	r3, [pc, #300]	; (800d3dc <low_level_output+0x138>)
 800d2b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2b2:	689b      	ldr	r3, [r3, #8]
 800d2b4:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800d2ba:	2300      	movs	r3, #0
 800d2bc:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800d2be:	2300      	movs	r3, #0
 800d2c0:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800d2c2:	2300      	movs	r3, #0
 800d2c4:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800d2c6:	4b45      	ldr	r3, [pc, #276]	; (800d3dc <low_level_output+0x138>)
 800d2c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2ca:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800d2d0:	683b      	ldr	r3, [r7, #0]
 800d2d2:	623b      	str	r3, [r7, #32]
 800d2d4:	e05a      	b.n	800d38c <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800d2d6:	69bb      	ldr	r3, [r7, #24]
 800d2d8:	681b      	ldr	r3, [r3, #0]
 800d2da:	2b00      	cmp	r3, #0
 800d2dc:	da03      	bge.n	800d2e6 <low_level_output+0x42>
      {
        errval = ERR_USE;
 800d2de:	23f8      	movs	r3, #248	; 0xf8
 800d2e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800d2e4:	e05c      	b.n	800d3a0 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800d2e6:	6a3b      	ldr	r3, [r7, #32]
 800d2e8:	895b      	ldrh	r3, [r3, #10]
 800d2ea:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800d2f0:	e02f      	b.n	800d352 <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800d2f2:	69fa      	ldr	r2, [r7, #28]
 800d2f4:	693b      	ldr	r3, [r7, #16]
 800d2f6:	18d0      	adds	r0, r2, r3
 800d2f8:	6a3b      	ldr	r3, [r7, #32]
 800d2fa:	685a      	ldr	r2, [r3, #4]
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	18d1      	adds	r1, r2, r3
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	f5c3 63be 	rsb	r3, r3, #1520	; 0x5f0
 800d306:	3304      	adds	r3, #4
 800d308:	461a      	mov	r2, r3
 800d30a:	f006 fcc0 	bl	8013c8e <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800d30e:	69bb      	ldr	r3, [r7, #24]
 800d310:	68db      	ldr	r3, [r3, #12]
 800d312:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800d314:	69bb      	ldr	r3, [r7, #24]
 800d316:	681b      	ldr	r3, [r3, #0]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	da03      	bge.n	800d324 <low_level_output+0x80>
        {
          errval = ERR_USE;
 800d31c:	23f8      	movs	r3, #248	; 0xf8
 800d31e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800d322:	e03d      	b.n	800d3a0 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800d324:	69bb      	ldr	r3, [r7, #24]
 800d326:	689b      	ldr	r3, [r3, #8]
 800d328:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800d32a:	693a      	ldr	r2, [r7, #16]
 800d32c:	68fb      	ldr	r3, [r7, #12]
 800d32e:	4413      	add	r3, r2
 800d330:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800d334:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800d336:	68ba      	ldr	r2, [r7, #8]
 800d338:	693b      	ldr	r3, [r7, #16]
 800d33a:	1ad3      	subs	r3, r2, r3
 800d33c:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d340:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800d342:	697a      	ldr	r2, [r7, #20]
 800d344:	693b      	ldr	r3, [r7, #16]
 800d346:	1ad3      	subs	r3, r2, r3
 800d348:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800d34c:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800d34e:	2300      	movs	r3, #0
 800d350:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800d352:	68fa      	ldr	r2, [r7, #12]
 800d354:	693b      	ldr	r3, [r7, #16]
 800d356:	4413      	add	r3, r2
 800d358:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800d35c:	4293      	cmp	r3, r2
 800d35e:	d8c8      	bhi.n	800d2f2 <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800d360:	69fa      	ldr	r2, [r7, #28]
 800d362:	693b      	ldr	r3, [r7, #16]
 800d364:	18d0      	adds	r0, r2, r3
 800d366:	6a3b      	ldr	r3, [r7, #32]
 800d368:	685a      	ldr	r2, [r3, #4]
 800d36a:	68bb      	ldr	r3, [r7, #8]
 800d36c:	4413      	add	r3, r2
 800d36e:	68fa      	ldr	r2, [r7, #12]
 800d370:	4619      	mov	r1, r3
 800d372:	f006 fc8c 	bl	8013c8e <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800d376:	693a      	ldr	r2, [r7, #16]
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	4413      	add	r3, r2
 800d37c:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800d37e:	697a      	ldr	r2, [r7, #20]
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	4413      	add	r3, r2
 800d384:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800d386:	6a3b      	ldr	r3, [r7, #32]
 800d388:	681b      	ldr	r3, [r3, #0]
 800d38a:	623b      	str	r3, [r7, #32]
 800d38c:	6a3b      	ldr	r3, [r7, #32]
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d1a1      	bne.n	800d2d6 <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800d392:	6979      	ldr	r1, [r7, #20]
 800d394:	4811      	ldr	r0, [pc, #68]	; (800d3dc <low_level_output+0x138>)
 800d396:	f7f7 fde5 	bl	8004f64 <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800d39a:	2300      	movs	r3, #0
 800d39c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800d3a0:	4b0e      	ldr	r3, [pc, #56]	; (800d3dc <low_level_output+0x138>)
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3a8:	3314      	adds	r3, #20
 800d3aa:	681b      	ldr	r3, [r3, #0]
 800d3ac:	f003 0320 	and.w	r3, r3, #32
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d00d      	beq.n	800d3d0 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800d3b4:	4b09      	ldr	r3, [pc, #36]	; (800d3dc <low_level_output+0x138>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3bc:	3314      	adds	r3, #20
 800d3be:	2220      	movs	r2, #32
 800d3c0:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800d3c2:	4b06      	ldr	r3, [pc, #24]	; (800d3dc <low_level_output+0x138>)
 800d3c4:	681b      	ldr	r3, [r3, #0]
 800d3c6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800d3ca:	3304      	adds	r3, #4
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800d3d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800d3d4:	4618      	mov	r0, r3
 800d3d6:	3728      	adds	r7, #40	; 0x28
 800d3d8:	46bd      	mov	sp, r7
 800d3da:	bd80      	pop	{r7, pc}
 800d3dc:	20002eac 	.word	0x20002eac

0800d3e0 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800d3e0:	b580      	push	{r7, lr}
 800d3e2:	b082      	sub	sp, #8
 800d3e4:	af00      	add	r7, sp, #0
 800d3e6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800d3e8:	687b      	ldr	r3, [r7, #4]
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d106      	bne.n	800d3fc <ethernetif_init+0x1c>
 800d3ee:	4b0e      	ldr	r3, [pc, #56]	; (800d428 <ethernetif_init+0x48>)
 800d3f0:	f240 221b 	movw	r2, #539	; 0x21b
 800d3f4:	490d      	ldr	r1, [pc, #52]	; (800d42c <ethernetif_init+0x4c>)
 800d3f6:	480e      	ldr	r0, [pc, #56]	; (800d430 <ethernetif_init+0x50>)
 800d3f8:	f007 f952 	bl	80146a0 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2273      	movs	r2, #115	; 0x73
 800d400:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->name[1] = IFNAME1;
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	2274      	movs	r2, #116	; 0x74
 800d408:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	4a09      	ldr	r2, [pc, #36]	; (800d434 <ethernetif_init+0x54>)
 800d410:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	4a08      	ldr	r2, [pc, #32]	; (800d438 <ethernetif_init+0x58>)
 800d416:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800d418:	6878      	ldr	r0, [r7, #4]
 800d41a:	f7ff fe95 	bl	800d148 <low_level_init>

  return ERR_OK;
 800d41e:	2300      	movs	r3, #0
}
 800d420:	4618      	mov	r0, r3
 800d422:	3708      	adds	r7, #8
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}
 800d428:	080167b8 	.word	0x080167b8
 800d42c:	080167d4 	.word	0x080167d4
 800d430:	080167e4 	.word	0x080167e4
 800d434:	08011169 	.word	0x08011169
 800d438:	0800d2a5 	.word	0x0800d2a5

0800d43c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800d43c:	b580      	push	{r7, lr}
 800d43e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800d440:	f7f5 fa16 	bl	8002870 <HAL_GetTick>
 800d444:	4603      	mov	r3, r0
}
 800d446:	4618      	mov	r0, r3
 800d448:	bd80      	pop	{r7, pc}
	...

0800d44c <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800d44c:	b580      	push	{r7, lr}
 800d44e:	b084      	sub	sp, #16
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800d454:	2300      	movs	r3, #0
 800d456:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800d458:	2300      	movs	r3, #0
 800d45a:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800d462:	089b      	lsrs	r3, r3, #2
 800d464:	f003 0301 	and.w	r3, r3, #1
 800d468:	b2db      	uxtb	r3, r3
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d05d      	beq.n	800d52a <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800d46e:	4b34      	ldr	r3, [pc, #208]	; (800d540 <ethernetif_update_config+0xf4>)
 800d470:	685b      	ldr	r3, [r3, #4]
 800d472:	2b00      	cmp	r3, #0
 800d474:	d03f      	beq.n	800d4f6 <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800d476:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800d47a:	2100      	movs	r1, #0
 800d47c:	4830      	ldr	r0, [pc, #192]	; (800d540 <ethernetif_update_config+0xf4>)
 800d47e:	f7f7 ff45 	bl	800530c <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800d482:	f7f5 f9f5 	bl	8002870 <HAL_GetTick>
 800d486:	4603      	mov	r3, r0
 800d488:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800d48a:	f107 0308 	add.w	r3, r7, #8
 800d48e:	461a      	mov	r2, r3
 800d490:	2101      	movs	r1, #1
 800d492:	482b      	ldr	r0, [pc, #172]	; (800d540 <ethernetif_update_config+0xf4>)
 800d494:	f7f7 fed2 	bl	800523c <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800d498:	f7f5 f9ea 	bl	8002870 <HAL_GetTick>
 800d49c:	4602      	mov	r2, r0
 800d49e:	68fb      	ldr	r3, [r7, #12]
 800d4a0:	1ad3      	subs	r3, r2, r3
 800d4a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d4a6:	d828      	bhi.n	800d4fa <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	f003 0320 	and.w	r3, r3, #32
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d0eb      	beq.n	800d48a <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800d4b2:	f107 0308 	add.w	r3, r7, #8
 800d4b6:	461a      	mov	r2, r3
 800d4b8:	211f      	movs	r1, #31
 800d4ba:	4821      	ldr	r0, [pc, #132]	; (800d540 <ethernetif_update_config+0xf4>)
 800d4bc:	f7f7 febe 	bl	800523c <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	f003 0310 	and.w	r3, r3, #16
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d004      	beq.n	800d4d4 <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800d4ca:	4b1d      	ldr	r3, [pc, #116]	; (800d540 <ethernetif_update_config+0xf4>)
 800d4cc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d4d0:	60da      	str	r2, [r3, #12]
 800d4d2:	e002      	b.n	800d4da <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800d4d4:	4b1a      	ldr	r3, [pc, #104]	; (800d540 <ethernetif_update_config+0xf4>)
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	f003 0304 	and.w	r3, r3, #4
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d003      	beq.n	800d4ec <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800d4e4:	4b16      	ldr	r3, [pc, #88]	; (800d540 <ethernetif_update_config+0xf4>)
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	609a      	str	r2, [r3, #8]
 800d4ea:	e016      	b.n	800d51a <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800d4ec:	4b14      	ldr	r3, [pc, #80]	; (800d540 <ethernetif_update_config+0xf4>)
 800d4ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800d4f2:	609a      	str	r2, [r3, #8]
 800d4f4:	e011      	b.n	800d51a <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800d4f6:	bf00      	nop
 800d4f8:	e000      	b.n	800d4fc <ethernetif_update_config+0xb0>
          goto error;
 800d4fa:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d4fc:	4b10      	ldr	r3, [pc, #64]	; (800d540 <ethernetif_update_config+0xf4>)
 800d4fe:	68db      	ldr	r3, [r3, #12]
 800d500:	08db      	lsrs	r3, r3, #3
 800d502:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800d504:	4b0e      	ldr	r3, [pc, #56]	; (800d540 <ethernetif_update_config+0xf4>)
 800d506:	689b      	ldr	r3, [r3, #8]
 800d508:	085b      	lsrs	r3, r3, #1
 800d50a:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800d50c:	4313      	orrs	r3, r2
 800d50e:	b29b      	uxth	r3, r3
 800d510:	461a      	mov	r2, r3
 800d512:	2100      	movs	r1, #0
 800d514:	480a      	ldr	r0, [pc, #40]	; (800d540 <ethernetif_update_config+0xf4>)
 800d516:	f7f7 fef9 	bl	800530c <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800d51a:	2100      	movs	r1, #0
 800d51c:	4808      	ldr	r0, [pc, #32]	; (800d540 <ethernetif_update_config+0xf4>)
 800d51e:	f7f7 ffb9 	bl	8005494 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800d522:	4807      	ldr	r0, [pc, #28]	; (800d540 <ethernetif_update_config+0xf4>)
 800d524:	f7f7 ff58 	bl	80053d8 <HAL_ETH_Start>
 800d528:	e002      	b.n	800d530 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800d52a:	4805      	ldr	r0, [pc, #20]	; (800d540 <ethernetif_update_config+0xf4>)
 800d52c:	f7f7 ff83 	bl	8005436 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800d530:	6878      	ldr	r0, [r7, #4]
 800d532:	f000 f807 	bl	800d544 <ethernetif_notify_conn_changed>
}
 800d536:	bf00      	nop
 800d538:	3710      	adds	r7, #16
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}
 800d53e:	bf00      	nop
 800d540:	20002eac 	.word	0x20002eac

0800d544 <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800d544:	b480      	push	{r7}
 800d546:	b083      	sub	sp, #12
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file
            when the callback is needed,
  */

}
 800d54c:	bf00      	nop
 800d54e:	370c      	adds	r7, #12
 800d550:	46bd      	mov	sp, r7
 800d552:	bc80      	pop	{r7}
 800d554:	4770      	bx	lr

0800d556 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d556:	b580      	push	{r7, lr}
 800d558:	b084      	sub	sp, #16
 800d55a:	af00      	add	r7, sp, #0
 800d55c:	6078      	str	r0, [r7, #4]
 800d55e:	460b      	mov	r3, r1
 800d560:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d562:	2300      	movs	r3, #0
 800d564:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	7c1b      	ldrb	r3, [r3, #16]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d115      	bne.n	800d59a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d56e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d572:	2202      	movs	r2, #2
 800d574:	2181      	movs	r1, #129	; 0x81
 800d576:	6878      	ldr	r0, [r7, #4]
 800d578:	f006 f9ef 	bl	801395a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d57c:	687b      	ldr	r3, [r7, #4]
 800d57e:	2201      	movs	r2, #1
 800d580:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d582:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d586:	2202      	movs	r2, #2
 800d588:	2101      	movs	r1, #1
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f006 f9e5 	bl	801395a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d590:	687b      	ldr	r3, [r7, #4]
 800d592:	2201      	movs	r2, #1
 800d594:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 800d598:	e012      	b.n	800d5c0 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800d59a:	2340      	movs	r3, #64	; 0x40
 800d59c:	2202      	movs	r2, #2
 800d59e:	2181      	movs	r1, #129	; 0x81
 800d5a0:	6878      	ldr	r0, [r7, #4]
 800d5a2:	f006 f9da 	bl	801395a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800d5a6:	687b      	ldr	r3, [r7, #4]
 800d5a8:	2201      	movs	r2, #1
 800d5aa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800d5ac:	2340      	movs	r3, #64	; 0x40
 800d5ae:	2202      	movs	r2, #2
 800d5b0:	2101      	movs	r1, #1
 800d5b2:	6878      	ldr	r0, [r7, #4]
 800d5b4:	f006 f9d1 	bl	801395a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	2201      	movs	r2, #1
 800d5bc:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d5c0:	2308      	movs	r3, #8
 800d5c2:	2203      	movs	r2, #3
 800d5c4:	2182      	movs	r1, #130	; 0x82
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f006 f9c7 	bl	801395a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d5d2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800d5d6:	f006 fb3b 	bl	8013c50 <malloc>
 800d5da:	4603      	mov	r3, r0
 800d5dc:	461a      	mov	r2, r3
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  memset(pdev->pClassData, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5ea:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800d5ee:	2100      	movs	r1, #0
 800d5f0:	4618      	mov	r0, r3
 800d5f2:	f006 fb57 	bl	8013ca4 <memset>
  if (pdev->pClassData == NULL)
 800d5f6:	687b      	ldr	r3, [r7, #4]
 800d5f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d5fc:	2b00      	cmp	r3, #0
 800d5fe:	d102      	bne.n	800d606 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800d600:	2301      	movs	r3, #1
 800d602:	73fb      	strb	r3, [r7, #15]
 800d604:	e02e      	b.n	800d664 <USBD_CDC_Init+0x10e>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d60c:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800d618:	68bb      	ldr	r3, [r7, #8]
 800d61a:	2200      	movs	r2, #0
 800d61c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800d620:	68bb      	ldr	r3, [r7, #8]
 800d622:	2200      	movs	r2, #0
 800d624:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    /* Init Xfer Length */
	hcdc->TxLength = 0U;
 800d628:	68bb      	ldr	r3, [r7, #8]
 800d62a:	2200      	movs	r2, #0
 800d62c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
	hcdc->RxLength = 0U;
 800d630:	68bb      	ldr	r3, [r7, #8]
 800d632:	2200      	movs	r2, #0
 800d634:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	7c1b      	ldrb	r3, [r3, #16]
 800d63c:	2b00      	cmp	r3, #0
 800d63e:	d109      	bne.n	800d654 <USBD_CDC_Init+0xfe>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d640:	68bb      	ldr	r3, [r7, #8]
 800d642:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d646:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d64a:	2101      	movs	r1, #1
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f006 fa74 	bl	8013b3a <USBD_LL_PrepareReceive>
 800d652:	e007      	b.n	800d664 <USBD_CDC_Init+0x10e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800d65a:	2340      	movs	r3, #64	; 0x40
 800d65c:	2101      	movs	r1, #1
 800d65e:	6878      	ldr	r0, [r7, #4]
 800d660:	f006 fa6b 	bl	8013b3a <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800d664:	7bfb      	ldrb	r3, [r7, #15]
}
 800d666:	4618      	mov	r0, r3
 800d668:	3710      	adds	r7, #16
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}

0800d66e <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d66e:	b580      	push	{r7, lr}
 800d670:	b084      	sub	sp, #16
 800d672:	af00      	add	r7, sp, #0
 800d674:	6078      	str	r0, [r7, #4]
 800d676:	460b      	mov	r3, r1
 800d678:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800d67a:	2300      	movs	r3, #0
 800d67c:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800d67e:	2181      	movs	r1, #129	; 0x81
 800d680:	6878      	ldr	r0, [r7, #4]
 800d682:	f006 f990 	bl	80139a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	2200      	movs	r2, #0
 800d68a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800d68c:	2101      	movs	r1, #1
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f006 f989 	bl	80139a6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	2200      	movs	r2, #0
 800d698:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800d69c:	2182      	movs	r1, #130	; 0x82
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f006 f981 	bl	80139a6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6b0:	2b00      	cmp	r3, #0
 800d6b2:	d00e      	beq.n	800d6d2 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d6ba:	685b      	ldr	r3, [r3, #4]
 800d6bc:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	f006 facb 	bl	8013c60 <free>
    pdev->pClassData = NULL;
 800d6ca:	687b      	ldr	r3, [r7, #4]
 800d6cc:	2200      	movs	r2, #0
 800d6ce:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800d6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800d6d4:	4618      	mov	r0, r3
 800d6d6:	3710      	adds	r7, #16
 800d6d8:	46bd      	mov	sp, r7
 800d6da:	bd80      	pop	{r7, pc}

0800d6dc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800d6dc:	b580      	push	{r7, lr}
 800d6de:	b086      	sub	sp, #24
 800d6e0:	af00      	add	r7, sp, #0
 800d6e2:	6078      	str	r0, [r7, #4]
 800d6e4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d6ec:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800d6ee:	2300      	movs	r3, #0
 800d6f0:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800d702:	2b00      	cmp	r3, #0
 800d704:	d039      	beq.n	800d77a <USBD_CDC_Setup+0x9e>
 800d706:	2b20      	cmp	r3, #32
 800d708:	d17c      	bne.n	800d804 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800d70a:	683b      	ldr	r3, [r7, #0]
 800d70c:	88db      	ldrh	r3, [r3, #6]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d029      	beq.n	800d766 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800d712:	683b      	ldr	r3, [r7, #0]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	b25b      	sxtb	r3, r3
 800d718:	2b00      	cmp	r3, #0
 800d71a:	da11      	bge.n	800d740 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d722:	689b      	ldr	r3, [r3, #8]
 800d724:	683a      	ldr	r2, [r7, #0]
 800d726:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800d728:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d72a:	683a      	ldr	r2, [r7, #0]
 800d72c:	88d2      	ldrh	r2, [r2, #6]
 800d72e:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d730:	6939      	ldr	r1, [r7, #16]
 800d732:	683b      	ldr	r3, [r7, #0]
 800d734:	88db      	ldrh	r3, [r3, #6]
 800d736:	461a      	mov	r2, r3
 800d738:	6878      	ldr	r0, [r7, #4]
 800d73a:	f001 fa31 	bl	800eba0 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800d73e:	e068      	b.n	800d812 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800d740:	683b      	ldr	r3, [r7, #0]
 800d742:	785a      	ldrb	r2, [r3, #1]
 800d744:	693b      	ldr	r3, [r7, #16]
 800d746:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	88db      	ldrh	r3, [r3, #6]
 800d74e:	b2da      	uxtb	r2, r3
 800d750:	693b      	ldr	r3, [r7, #16]
 800d752:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800d756:	6939      	ldr	r1, [r7, #16]
 800d758:	683b      	ldr	r3, [r7, #0]
 800d75a:	88db      	ldrh	r3, [r3, #6]
 800d75c:	461a      	mov	r2, r3
 800d75e:	6878      	ldr	r0, [r7, #4]
 800d760:	f001 fa4c 	bl	800ebfc <USBD_CtlPrepareRx>
      break;
 800d764:	e055      	b.n	800d812 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d76c:	689b      	ldr	r3, [r3, #8]
 800d76e:	683a      	ldr	r2, [r7, #0]
 800d770:	7850      	ldrb	r0, [r2, #1]
 800d772:	2200      	movs	r2, #0
 800d774:	6839      	ldr	r1, [r7, #0]
 800d776:	4798      	blx	r3
      break;
 800d778:	e04b      	b.n	800d812 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d77a:	683b      	ldr	r3, [r7, #0]
 800d77c:	785b      	ldrb	r3, [r3, #1]
 800d77e:	2b0a      	cmp	r3, #10
 800d780:	d017      	beq.n	800d7b2 <USBD_CDC_Setup+0xd6>
 800d782:	2b0b      	cmp	r3, #11
 800d784:	d029      	beq.n	800d7da <USBD_CDC_Setup+0xfe>
 800d786:	2b00      	cmp	r3, #0
 800d788:	d133      	bne.n	800d7f2 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d790:	2b03      	cmp	r3, #3
 800d792:	d107      	bne.n	800d7a4 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800d794:	f107 030c 	add.w	r3, r7, #12
 800d798:	2202      	movs	r2, #2
 800d79a:	4619      	mov	r1, r3
 800d79c:	6878      	ldr	r0, [r7, #4]
 800d79e:	f001 f9ff 	bl	800eba0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7a2:	e02e      	b.n	800d802 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800d7a4:	6839      	ldr	r1, [r7, #0]
 800d7a6:	6878      	ldr	r0, [r7, #4]
 800d7a8:	f001 f990 	bl	800eacc <USBD_CtlError>
            ret = USBD_FAIL;
 800d7ac:	2302      	movs	r3, #2
 800d7ae:	75fb      	strb	r3, [r7, #23]
          break;
 800d7b0:	e027      	b.n	800d802 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d7b2:	687b      	ldr	r3, [r7, #4]
 800d7b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7b8:	2b03      	cmp	r3, #3
 800d7ba:	d107      	bne.n	800d7cc <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800d7bc:	f107 030f 	add.w	r3, r7, #15
 800d7c0:	2201      	movs	r2, #1
 800d7c2:	4619      	mov	r1, r3
 800d7c4:	6878      	ldr	r0, [r7, #4]
 800d7c6:	f001 f9eb 	bl	800eba0 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d7ca:	e01a      	b.n	800d802 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 800d7cc:	6839      	ldr	r1, [r7, #0]
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f001 f97c 	bl	800eacc <USBD_CtlError>
            ret = USBD_FAIL;
 800d7d4:	2302      	movs	r3, #2
 800d7d6:	75fb      	strb	r3, [r7, #23]
          break;
 800d7d8:	e013      	b.n	800d802 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d7da:	687b      	ldr	r3, [r7, #4]
 800d7dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7e0:	2b03      	cmp	r3, #3
 800d7e2:	d00d      	beq.n	800d800 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 800d7e4:	6839      	ldr	r1, [r7, #0]
 800d7e6:	6878      	ldr	r0, [r7, #4]
 800d7e8:	f001 f970 	bl	800eacc <USBD_CtlError>
            ret = USBD_FAIL;
 800d7ec:	2302      	movs	r3, #2
 800d7ee:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d7f0:	e006      	b.n	800d800 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800d7f2:	6839      	ldr	r1, [r7, #0]
 800d7f4:	6878      	ldr	r0, [r7, #4]
 800d7f6:	f001 f969 	bl	800eacc <USBD_CtlError>
          ret = USBD_FAIL;
 800d7fa:	2302      	movs	r3, #2
 800d7fc:	75fb      	strb	r3, [r7, #23]
          break;
 800d7fe:	e000      	b.n	800d802 <USBD_CDC_Setup+0x126>
          break;
 800d800:	bf00      	nop
      }
      break;
 800d802:	e006      	b.n	800d812 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 800d804:	6839      	ldr	r1, [r7, #0]
 800d806:	6878      	ldr	r0, [r7, #4]
 800d808:	f001 f960 	bl	800eacc <USBD_CtlError>
      ret = USBD_FAIL;
 800d80c:	2302      	movs	r3, #2
 800d80e:	75fb      	strb	r3, [r7, #23]
      break;
 800d810:	bf00      	nop
  }

  return ret;
 800d812:	7dfb      	ldrb	r3, [r7, #23]
}
 800d814:	4618      	mov	r0, r3
 800d816:	3718      	adds	r7, #24
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
 800d824:	460b      	mov	r3, r1
 800d826:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d82e:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800d836:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d83e:	2b00      	cmp	r3, #0
 800d840:	d03a      	beq.n	800d8b8 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800d842:	78fa      	ldrb	r2, [r7, #3]
 800d844:	6879      	ldr	r1, [r7, #4]
 800d846:	4613      	mov	r3, r2
 800d848:	009b      	lsls	r3, r3, #2
 800d84a:	4413      	add	r3, r2
 800d84c:	009b      	lsls	r3, r3, #2
 800d84e:	440b      	add	r3, r1
 800d850:	331c      	adds	r3, #28
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d029      	beq.n	800d8ac <USBD_CDC_DataIn+0x90>
 800d858:	78fa      	ldrb	r2, [r7, #3]
 800d85a:	6879      	ldr	r1, [r7, #4]
 800d85c:	4613      	mov	r3, r2
 800d85e:	009b      	lsls	r3, r3, #2
 800d860:	4413      	add	r3, r2
 800d862:	009b      	lsls	r3, r3, #2
 800d864:	440b      	add	r3, r1
 800d866:	331c      	adds	r3, #28
 800d868:	681a      	ldr	r2, [r3, #0]
 800d86a:	78f9      	ldrb	r1, [r7, #3]
 800d86c:	68b8      	ldr	r0, [r7, #8]
 800d86e:	460b      	mov	r3, r1
 800d870:	00db      	lsls	r3, r3, #3
 800d872:	1a5b      	subs	r3, r3, r1
 800d874:	009b      	lsls	r3, r3, #2
 800d876:	4403      	add	r3, r0
 800d878:	3344      	adds	r3, #68	; 0x44
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	fbb2 f1f3 	udiv	r1, r2, r3
 800d880:	fb03 f301 	mul.w	r3, r3, r1
 800d884:	1ad3      	subs	r3, r2, r3
 800d886:	2b00      	cmp	r3, #0
 800d888:	d110      	bne.n	800d8ac <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800d88a:	78fa      	ldrb	r2, [r7, #3]
 800d88c:	6879      	ldr	r1, [r7, #4]
 800d88e:	4613      	mov	r3, r2
 800d890:	009b      	lsls	r3, r3, #2
 800d892:	4413      	add	r3, r2
 800d894:	009b      	lsls	r3, r3, #2
 800d896:	440b      	add	r3, r1
 800d898:	331c      	adds	r3, #28
 800d89a:	2200      	movs	r2, #0
 800d89c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d89e:	78f9      	ldrb	r1, [r7, #3]
 800d8a0:	2300      	movs	r3, #0
 800d8a2:	2200      	movs	r2, #0
 800d8a4:	6878      	ldr	r0, [r7, #4]
 800d8a6:	f006 f925 	bl	8013af4 <USBD_LL_Transmit>
 800d8aa:	e003      	b.n	800d8b4 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800d8b4:	2300      	movs	r3, #0
 800d8b6:	e000      	b.n	800d8ba <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800d8b8:	2302      	movs	r3, #2
  }
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3710      	adds	r7, #16
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}

0800d8c2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d8c2:	b580      	push	{r7, lr}
 800d8c4:	b084      	sub	sp, #16
 800d8c6:	af00      	add	r7, sp, #0
 800d8c8:	6078      	str	r0, [r7, #4]
 800d8ca:	460b      	mov	r3, r1
 800d8cc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d8ce:	687b      	ldr	r3, [r7, #4]
 800d8d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8d4:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d8d6:	78fb      	ldrb	r3, [r7, #3]
 800d8d8:	4619      	mov	r1, r3
 800d8da:	6878      	ldr	r0, [r7, #4]
 800d8dc:	f006 f950 	bl	8013b80 <USBD_LL_GetRxDataSize>
 800d8e0:	4602      	mov	r2, r0
 800d8e2:	68fb      	ldr	r3, [r7, #12]
 800d8e4:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d00d      	beq.n	800d90e <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d8f8:	68db      	ldr	r3, [r3, #12]
 800d8fa:	68fa      	ldr	r2, [r7, #12]
 800d8fc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800d900:	68fa      	ldr	r2, [r7, #12]
 800d902:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800d906:	4611      	mov	r1, r2
 800d908:	4798      	blx	r3

    return USBD_OK;
 800d90a:	2300      	movs	r3, #0
 800d90c:	e000      	b.n	800d910 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800d90e:	2302      	movs	r3, #2
  }
}
 800d910:	4618      	mov	r0, r3
 800d912:	3710      	adds	r7, #16
 800d914:	46bd      	mov	sp, r7
 800d916:	bd80      	pop	{r7, pc}

0800d918 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d918:	b580      	push	{r7, lr}
 800d91a:	b084      	sub	sp, #16
 800d91c:	af00      	add	r7, sp, #0
 800d91e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d926:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d015      	beq.n	800d95e <USBD_CDC_EP0_RxReady+0x46>
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800d938:	2bff      	cmp	r3, #255	; 0xff
 800d93a:	d010      	beq.n	800d95e <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800d942:	689b      	ldr	r3, [r3, #8]
 800d944:	68fa      	ldr	r2, [r7, #12]
 800d946:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800d94a:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800d94c:	68fa      	ldr	r2, [r7, #12]
 800d94e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800d952:	b292      	uxth	r2, r2
 800d954:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	22ff      	movs	r2, #255	; 0xff
 800d95a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800d95e:	2300      	movs	r3, #0
}
 800d960:	4618      	mov	r0, r3
 800d962:	3710      	adds	r7, #16
 800d964:	46bd      	mov	sp, r7
 800d966:	bd80      	pop	{r7, pc}

0800d968 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d968:	b480      	push	{r7}
 800d96a:	b083      	sub	sp, #12
 800d96c:	af00      	add	r7, sp, #0
 800d96e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	2243      	movs	r2, #67	; 0x43
 800d974:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800d976:	4b03      	ldr	r3, [pc, #12]	; (800d984 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800d978:	4618      	mov	r0, r3
 800d97a:	370c      	adds	r7, #12
 800d97c:	46bd      	mov	sp, r7
 800d97e:	bc80      	pop	{r7}
 800d980:	4770      	bx	lr
 800d982:	bf00      	nop
 800d984:	20000098 	.word	0x20000098

0800d988 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d988:	b480      	push	{r7}
 800d98a:	b083      	sub	sp, #12
 800d98c:	af00      	add	r7, sp, #0
 800d98e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	2243      	movs	r2, #67	; 0x43
 800d994:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800d996:	4b03      	ldr	r3, [pc, #12]	; (800d9a4 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800d998:	4618      	mov	r0, r3
 800d99a:	370c      	adds	r7, #12
 800d99c:	46bd      	mov	sp, r7
 800d99e:	bc80      	pop	{r7}
 800d9a0:	4770      	bx	lr
 800d9a2:	bf00      	nop
 800d9a4:	20000054 	.word	0x20000054

0800d9a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d9a8:	b480      	push	{r7}
 800d9aa:	b083      	sub	sp, #12
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2243      	movs	r2, #67	; 0x43
 800d9b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800d9b6:	4b03      	ldr	r3, [pc, #12]	; (800d9c4 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	370c      	adds	r7, #12
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bc80      	pop	{r7}
 800d9c0:	4770      	bx	lr
 800d9c2:	bf00      	nop
 800d9c4:	200000dc 	.word	0x200000dc

0800d9c8 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d9c8:	b480      	push	{r7}
 800d9ca:	b083      	sub	sp, #12
 800d9cc:	af00      	add	r7, sp, #0
 800d9ce:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	220a      	movs	r2, #10
 800d9d4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800d9d6:	4b03      	ldr	r3, [pc, #12]	; (800d9e4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d9d8:	4618      	mov	r0, r3
 800d9da:	370c      	adds	r7, #12
 800d9dc:	46bd      	mov	sp, r7
 800d9de:	bc80      	pop	{r7}
 800d9e0:	4770      	bx	lr
 800d9e2:	bf00      	nop
 800d9e4:	20000010 	.word	0x20000010

0800d9e8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800d9e8:	b480      	push	{r7}
 800d9ea:	b085      	sub	sp, #20
 800d9ec:	af00      	add	r7, sp, #0
 800d9ee:	6078      	str	r0, [r7, #4]
 800d9f0:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800d9f2:	2302      	movs	r3, #2
 800d9f4:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800d9f6:	683b      	ldr	r3, [r7, #0]
 800d9f8:	2b00      	cmp	r3, #0
 800d9fa:	d005      	beq.n	800da08 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	683a      	ldr	r2, [r7, #0]
 800da00:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 800da04:	2300      	movs	r3, #0
 800da06:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800da08:	7bfb      	ldrb	r3, [r7, #15]
}
 800da0a:	4618      	mov	r0, r3
 800da0c:	3714      	adds	r7, #20
 800da0e:	46bd      	mov	sp, r7
 800da10:	bc80      	pop	{r7}
 800da12:	4770      	bx	lr

0800da14 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800da14:	b480      	push	{r7}
 800da16:	b087      	sub	sp, #28
 800da18:	af00      	add	r7, sp, #0
 800da1a:	60f8      	str	r0, [r7, #12]
 800da1c:	60b9      	str	r1, [r7, #8]
 800da1e:	4613      	mov	r3, r2
 800da20:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800da22:	68fb      	ldr	r3, [r7, #12]
 800da24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da28:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800da2a:	697b      	ldr	r3, [r7, #20]
 800da2c:	68ba      	ldr	r2, [r7, #8]
 800da2e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800da32:	88fa      	ldrh	r2, [r7, #6]
 800da34:	697b      	ldr	r3, [r7, #20]
 800da36:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800da3a:	2300      	movs	r3, #0
}
 800da3c:	4618      	mov	r0, r3
 800da3e:	371c      	adds	r7, #28
 800da40:	46bd      	mov	sp, r7
 800da42:	bc80      	pop	{r7}
 800da44:	4770      	bx	lr

0800da46 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800da46:	b480      	push	{r7}
 800da48:	b085      	sub	sp, #20
 800da4a:	af00      	add	r7, sp, #0
 800da4c:	6078      	str	r0, [r7, #4]
 800da4e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800da50:	687b      	ldr	r3, [r7, #4]
 800da52:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da56:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	683a      	ldr	r2, [r7, #0]
 800da5c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800da60:	2300      	movs	r3, #0
}
 800da62:	4618      	mov	r0, r3
 800da64:	3714      	adds	r7, #20
 800da66:	46bd      	mov	sp, r7
 800da68:	bc80      	pop	{r7}
 800da6a:	4770      	bx	lr

0800da6c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800da6c:	b580      	push	{r7, lr}
 800da6e:	b084      	sub	sp, #16
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da7a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800da82:	2b00      	cmp	r3, #0
 800da84:	d01c      	beq.n	800dac0 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 800da86:	68fb      	ldr	r3, [r7, #12]
 800da88:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d115      	bne.n	800dabc <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	2201      	movs	r2, #1
 800da94:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800da98:	68fb      	ldr	r3, [r7, #12]
 800da9a:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800daa8:	68fb      	ldr	r3, [r7, #12]
 800daaa:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800daae:	b29b      	uxth	r3, r3
 800dab0:	2181      	movs	r1, #129	; 0x81
 800dab2:	6878      	ldr	r0, [r7, #4]
 800dab4:	f006 f81e 	bl	8013af4 <USBD_LL_Transmit>

      return USBD_OK;
 800dab8:	2300      	movs	r3, #0
 800daba:	e002      	b.n	800dac2 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800dabc:	2301      	movs	r3, #1
 800dabe:	e000      	b.n	800dac2 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800dac0:	2302      	movs	r3, #2
  }
}
 800dac2:	4618      	mov	r0, r3
 800dac4:	3710      	adds	r7, #16
 800dac6:	46bd      	mov	sp, r7
 800dac8:	bd80      	pop	{r7, pc}

0800daca <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800daca:	b580      	push	{r7, lr}
 800dacc:	b084      	sub	sp, #16
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800dad2:	687b      	ldr	r3, [r7, #4]
 800dad4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dad8:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800dada:	687b      	ldr	r3, [r7, #4]
 800dadc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d017      	beq.n	800db14 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	7c1b      	ldrb	r3, [r3, #16]
 800dae8:	2b00      	cmp	r3, #0
 800daea:	d109      	bne.n	800db00 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800daf2:	f44f 7300 	mov.w	r3, #512	; 0x200
 800daf6:	2101      	movs	r1, #1
 800daf8:	6878      	ldr	r0, [r7, #4]
 800dafa:	f006 f81e 	bl	8013b3a <USBD_LL_PrepareReceive>
 800dafe:	e007      	b.n	800db10 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800db06:	2340      	movs	r3, #64	; 0x40
 800db08:	2101      	movs	r1, #1
 800db0a:	6878      	ldr	r0, [r7, #4]
 800db0c:	f006 f815 	bl	8013b3a <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800db10:	2300      	movs	r3, #0
 800db12:	e000      	b.n	800db16 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800db14:	2302      	movs	r3, #2
  }
}
 800db16:	4618      	mov	r0, r3
 800db18:	3710      	adds	r7, #16
 800db1a:	46bd      	mov	sp, r7
 800db1c:	bd80      	pop	{r7, pc}

0800db1e <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800db1e:	b580      	push	{r7, lr}
 800db20:	b084      	sub	sp, #16
 800db22:	af00      	add	r7, sp, #0
 800db24:	60f8      	str	r0, [r7, #12]
 800db26:	60b9      	str	r1, [r7, #8]
 800db28:	4613      	mov	r3, r2
 800db2a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d101      	bne.n	800db36 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800db32:	2302      	movs	r3, #2
 800db34:	e01a      	b.n	800db6c <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d003      	beq.n	800db48 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	2200      	movs	r2, #0
 800db44:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800db48:	68bb      	ldr	r3, [r7, #8]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d003      	beq.n	800db56 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	68ba      	ldr	r2, [r7, #8]
 800db52:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800db56:	68fb      	ldr	r3, [r7, #12]
 800db58:	2201      	movs	r2, #1
 800db5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800db5e:	68fb      	ldr	r3, [r7, #12]
 800db60:	79fa      	ldrb	r2, [r7, #7]
 800db62:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800db64:	68f8      	ldr	r0, [r7, #12]
 800db66:	f005 fe93 	bl	8013890 <USBD_LL_Init>

  return USBD_OK;
 800db6a:	2300      	movs	r3, #0
}
 800db6c:	4618      	mov	r0, r3
 800db6e:	3710      	adds	r7, #16
 800db70:	46bd      	mov	sp, r7
 800db72:	bd80      	pop	{r7, pc}

0800db74 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800db74:	b480      	push	{r7}
 800db76:	b085      	sub	sp, #20
 800db78:	af00      	add	r7, sp, #0
 800db7a:	6078      	str	r0, [r7, #4]
 800db7c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800db7e:	2300      	movs	r3, #0
 800db80:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800db82:	683b      	ldr	r3, [r7, #0]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d006      	beq.n	800db96 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	683a      	ldr	r2, [r7, #0]
 800db8c:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800db90:	2300      	movs	r3, #0
 800db92:	73fb      	strb	r3, [r7, #15]
 800db94:	e001      	b.n	800db9a <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800db96:	2302      	movs	r3, #2
 800db98:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800db9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800db9c:	4618      	mov	r0, r3
 800db9e:	3714      	adds	r7, #20
 800dba0:	46bd      	mov	sp, r7
 800dba2:	bc80      	pop	{r7}
 800dba4:	4770      	bx	lr

0800dba6 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800dba6:	b580      	push	{r7, lr}
 800dba8:	b082      	sub	sp, #8
 800dbaa:	af00      	add	r7, sp, #0
 800dbac:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800dbae:	6878      	ldr	r0, [r7, #4]
 800dbb0:	f005 feb8 	bl	8013924 <USBD_LL_Start>

  return USBD_OK;
 800dbb4:	2300      	movs	r3, #0
}
 800dbb6:	4618      	mov	r0, r3
 800dbb8:	3708      	adds	r7, #8
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	bd80      	pop	{r7, pc}

0800dbbe <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800dbbe:	b480      	push	{r7}
 800dbc0:	b083      	sub	sp, #12
 800dbc2:	af00      	add	r7, sp, #0
 800dbc4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800dbc6:	2300      	movs	r3, #0
}
 800dbc8:	4618      	mov	r0, r3
 800dbca:	370c      	adds	r7, #12
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	bc80      	pop	{r7}
 800dbd0:	4770      	bx	lr

0800dbd2 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dbd2:	b580      	push	{r7, lr}
 800dbd4:	b084      	sub	sp, #16
 800dbd6:	af00      	add	r7, sp, #0
 800dbd8:	6078      	str	r0, [r7, #4]
 800dbda:	460b      	mov	r3, r1
 800dbdc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800dbde:	2302      	movs	r3, #2
 800dbe0:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d00c      	beq.n	800dc06 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800dbec:	687b      	ldr	r3, [r7, #4]
 800dbee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	78fa      	ldrb	r2, [r7, #3]
 800dbf6:	4611      	mov	r1, r2
 800dbf8:	6878      	ldr	r0, [r7, #4]
 800dbfa:	4798      	blx	r3
 800dbfc:	4603      	mov	r3, r0
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d101      	bne.n	800dc06 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800dc02:	2300      	movs	r3, #0
 800dc04:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800dc06:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	3710      	adds	r7, #16
 800dc0c:	46bd      	mov	sp, r7
 800dc0e:	bd80      	pop	{r7, pc}

0800dc10 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	b082      	sub	sp, #8
 800dc14:	af00      	add	r7, sp, #0
 800dc16:	6078      	str	r0, [r7, #4]
 800dc18:	460b      	mov	r3, r1
 800dc1a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800dc1c:	687b      	ldr	r3, [r7, #4]
 800dc1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dc22:	685b      	ldr	r3, [r3, #4]
 800dc24:	78fa      	ldrb	r2, [r7, #3]
 800dc26:	4611      	mov	r1, r2
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	4798      	blx	r3

  return USBD_OK;
 800dc2c:	2300      	movs	r3, #0
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	3708      	adds	r7, #8
 800dc32:	46bd      	mov	sp, r7
 800dc34:	bd80      	pop	{r7, pc}

0800dc36 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dc36:	b580      	push	{r7, lr}
 800dc38:	b082      	sub	sp, #8
 800dc3a:	af00      	add	r7, sp, #0
 800dc3c:	6078      	str	r0, [r7, #4]
 800dc3e:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dc40:	687b      	ldr	r3, [r7, #4]
 800dc42:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dc46:	6839      	ldr	r1, [r7, #0]
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f000 ff03 	bl	800ea54 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dc4e:	687b      	ldr	r3, [r7, #4]
 800dc50:	2201      	movs	r2, #1
 800dc52:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800dc5c:	461a      	mov	r2, r3
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800dc6a:	f003 031f 	and.w	r3, r3, #31
 800dc6e:	2b01      	cmp	r3, #1
 800dc70:	d00c      	beq.n	800dc8c <USBD_LL_SetupStage+0x56>
 800dc72:	2b01      	cmp	r3, #1
 800dc74:	d302      	bcc.n	800dc7c <USBD_LL_SetupStage+0x46>
 800dc76:	2b02      	cmp	r3, #2
 800dc78:	d010      	beq.n	800dc9c <USBD_LL_SetupStage+0x66>
 800dc7a:	e017      	b.n	800dcac <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dc82:	4619      	mov	r1, r3
 800dc84:	6878      	ldr	r0, [r7, #4]
 800dc86:	f000 fa03 	bl	800e090 <USBD_StdDevReq>
      break;
 800dc8a:	e01a      	b.n	800dcc2 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dc92:	4619      	mov	r1, r3
 800dc94:	6878      	ldr	r0, [r7, #4]
 800dc96:	f000 fa65 	bl	800e164 <USBD_StdItfReq>
      break;
 800dc9a:	e012      	b.n	800dcc2 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800dca2:	4619      	mov	r1, r3
 800dca4:	6878      	ldr	r0, [r7, #4]
 800dca6:	f000 faa3 	bl	800e1f0 <USBD_StdEPReq>
      break;
 800dcaa:	e00a      	b.n	800dcc2 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800dcb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800dcb6:	b2db      	uxtb	r3, r3
 800dcb8:	4619      	mov	r1, r3
 800dcba:	6878      	ldr	r0, [r7, #4]
 800dcbc:	f005 fe92 	bl	80139e4 <USBD_LL_StallEP>
      break;
 800dcc0:	bf00      	nop
  }

  return USBD_OK;
 800dcc2:	2300      	movs	r3, #0
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3708      	adds	r7, #8
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}

0800dccc <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dccc:	b580      	push	{r7, lr}
 800dcce:	b086      	sub	sp, #24
 800dcd0:	af00      	add	r7, sp, #0
 800dcd2:	60f8      	str	r0, [r7, #12]
 800dcd4:	460b      	mov	r3, r1
 800dcd6:	607a      	str	r2, [r7, #4]
 800dcd8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800dcda:	7afb      	ldrb	r3, [r7, #11]
 800dcdc:	2b00      	cmp	r3, #0
 800dcde:	d14b      	bne.n	800dd78 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800dce0:	68fb      	ldr	r3, [r7, #12]
 800dce2:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800dce6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dce8:	68fb      	ldr	r3, [r7, #12]
 800dcea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dcee:	2b03      	cmp	r3, #3
 800dcf0:	d134      	bne.n	800dd5c <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800dcf2:	697b      	ldr	r3, [r7, #20]
 800dcf4:	68da      	ldr	r2, [r3, #12]
 800dcf6:	697b      	ldr	r3, [r7, #20]
 800dcf8:	691b      	ldr	r3, [r3, #16]
 800dcfa:	429a      	cmp	r2, r3
 800dcfc:	d919      	bls.n	800dd32 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800dcfe:	697b      	ldr	r3, [r7, #20]
 800dd00:	68da      	ldr	r2, [r3, #12]
 800dd02:	697b      	ldr	r3, [r7, #20]
 800dd04:	691b      	ldr	r3, [r3, #16]
 800dd06:	1ad2      	subs	r2, r2, r3
 800dd08:	697b      	ldr	r3, [r7, #20]
 800dd0a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd0c:	697b      	ldr	r3, [r7, #20]
 800dd0e:	68da      	ldr	r2, [r3, #12]
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800dd14:	429a      	cmp	r2, r3
 800dd16:	d203      	bcs.n	800dd20 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd18:	697b      	ldr	r3, [r7, #20]
 800dd1a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800dd1c:	b29b      	uxth	r3, r3
 800dd1e:	e002      	b.n	800dd26 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800dd20:	697b      	ldr	r3, [r7, #20]
 800dd22:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800dd24:	b29b      	uxth	r3, r3
 800dd26:	461a      	mov	r2, r3
 800dd28:	6879      	ldr	r1, [r7, #4]
 800dd2a:	68f8      	ldr	r0, [r7, #12]
 800dd2c:	f000 ff84 	bl	800ec38 <USBD_CtlContinueRx>
 800dd30:	e038      	b.n	800dda4 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd38:	691b      	ldr	r3, [r3, #16]
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d00a      	beq.n	800dd54 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800dd44:	2b03      	cmp	r3, #3
 800dd46:	d105      	bne.n	800dd54 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd4e:	691b      	ldr	r3, [r3, #16]
 800dd50:	68f8      	ldr	r0, [r7, #12]
 800dd52:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800dd54:	68f8      	ldr	r0, [r7, #12]
 800dd56:	f000 ff81 	bl	800ec5c <USBD_CtlSendStatus>
 800dd5a:	e023      	b.n	800dda4 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800dd5c:	68fb      	ldr	r3, [r7, #12]
 800dd5e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800dd62:	2b05      	cmp	r3, #5
 800dd64:	d11e      	bne.n	800dda4 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800dd66:	68fb      	ldr	r3, [r7, #12]
 800dd68:	2200      	movs	r2, #0
 800dd6a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800dd6e:	2100      	movs	r1, #0
 800dd70:	68f8      	ldr	r0, [r7, #12]
 800dd72:	f005 fe37 	bl	80139e4 <USBD_LL_StallEP>
 800dd76:	e015      	b.n	800dda4 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800dd78:	68fb      	ldr	r3, [r7, #12]
 800dd7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd7e:	699b      	ldr	r3, [r3, #24]
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d00d      	beq.n	800dda0 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dd84:	68fb      	ldr	r3, [r7, #12]
 800dd86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800dd8a:	2b03      	cmp	r3, #3
 800dd8c:	d108      	bne.n	800dda0 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dd94:	699b      	ldr	r3, [r3, #24]
 800dd96:	7afa      	ldrb	r2, [r7, #11]
 800dd98:	4611      	mov	r1, r2
 800dd9a:	68f8      	ldr	r0, [r7, #12]
 800dd9c:	4798      	blx	r3
 800dd9e:	e001      	b.n	800dda4 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800dda0:	2302      	movs	r3, #2
 800dda2:	e000      	b.n	800dda6 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800dda4:	2300      	movs	r3, #0
}
 800dda6:	4618      	mov	r0, r3
 800dda8:	3718      	adds	r7, #24
 800ddaa:	46bd      	mov	sp, r7
 800ddac:	bd80      	pop	{r7, pc}

0800ddae <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800ddae:	b580      	push	{r7, lr}
 800ddb0:	b086      	sub	sp, #24
 800ddb2:	af00      	add	r7, sp, #0
 800ddb4:	60f8      	str	r0, [r7, #12]
 800ddb6:	460b      	mov	r3, r1
 800ddb8:	607a      	str	r2, [r7, #4]
 800ddba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800ddbc:	7afb      	ldrb	r3, [r7, #11]
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	d17f      	bne.n	800dec2 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800ddc2:	68fb      	ldr	r3, [r7, #12]
 800ddc4:	3314      	adds	r3, #20
 800ddc6:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ddc8:	68fb      	ldr	r3, [r7, #12]
 800ddca:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ddce:	2b02      	cmp	r3, #2
 800ddd0:	d15c      	bne.n	800de8c <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800ddd2:	697b      	ldr	r3, [r7, #20]
 800ddd4:	68da      	ldr	r2, [r3, #12]
 800ddd6:	697b      	ldr	r3, [r7, #20]
 800ddd8:	691b      	ldr	r3, [r3, #16]
 800ddda:	429a      	cmp	r2, r3
 800dddc:	d915      	bls.n	800de0a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800ddde:	697b      	ldr	r3, [r7, #20]
 800dde0:	68da      	ldr	r2, [r3, #12]
 800dde2:	697b      	ldr	r3, [r7, #20]
 800dde4:	691b      	ldr	r3, [r3, #16]
 800dde6:	1ad2      	subs	r2, r2, r3
 800dde8:	697b      	ldr	r3, [r7, #20]
 800ddea:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800ddec:	697b      	ldr	r3, [r7, #20]
 800ddee:	68db      	ldr	r3, [r3, #12]
 800ddf0:	b29b      	uxth	r3, r3
 800ddf2:	461a      	mov	r2, r3
 800ddf4:	6879      	ldr	r1, [r7, #4]
 800ddf6:	68f8      	ldr	r0, [r7, #12]
 800ddf8:	f000 feee 	bl	800ebd8 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	2200      	movs	r2, #0
 800de00:	2100      	movs	r1, #0
 800de02:	68f8      	ldr	r0, [r7, #12]
 800de04:	f005 fe99 	bl	8013b3a <USBD_LL_PrepareReceive>
 800de08:	e04e      	b.n	800dea8 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800de0a:	697b      	ldr	r3, [r7, #20]
 800de0c:	689b      	ldr	r3, [r3, #8]
 800de0e:	697a      	ldr	r2, [r7, #20]
 800de10:	6912      	ldr	r2, [r2, #16]
 800de12:	fbb3 f1f2 	udiv	r1, r3, r2
 800de16:	fb02 f201 	mul.w	r2, r2, r1
 800de1a:	1a9b      	subs	r3, r3, r2
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d11c      	bne.n	800de5a <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800de20:	697b      	ldr	r3, [r7, #20]
 800de22:	689a      	ldr	r2, [r3, #8]
 800de24:	697b      	ldr	r3, [r7, #20]
 800de26:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800de28:	429a      	cmp	r2, r3
 800de2a:	d316      	bcc.n	800de5a <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800de2c:	697b      	ldr	r3, [r7, #20]
 800de2e:	689a      	ldr	r2, [r3, #8]
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800de36:	429a      	cmp	r2, r3
 800de38:	d20f      	bcs.n	800de5a <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800de3a:	2200      	movs	r2, #0
 800de3c:	2100      	movs	r1, #0
 800de3e:	68f8      	ldr	r0, [r7, #12]
 800de40:	f000 feca 	bl	800ebd8 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2200      	movs	r2, #0
 800de48:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de4c:	2300      	movs	r3, #0
 800de4e:	2200      	movs	r2, #0
 800de50:	2100      	movs	r1, #0
 800de52:	68f8      	ldr	r0, [r7, #12]
 800de54:	f005 fe71 	bl	8013b3a <USBD_LL_PrepareReceive>
 800de58:	e026      	b.n	800dea8 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de60:	68db      	ldr	r3, [r3, #12]
 800de62:	2b00      	cmp	r3, #0
 800de64:	d00a      	beq.n	800de7c <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800de66:	68fb      	ldr	r3, [r7, #12]
 800de68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800de6c:	2b03      	cmp	r3, #3
 800de6e:	d105      	bne.n	800de7c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800de70:	68fb      	ldr	r3, [r7, #12]
 800de72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800de76:	68db      	ldr	r3, [r3, #12]
 800de78:	68f8      	ldr	r0, [r7, #12]
 800de7a:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800de7c:	2180      	movs	r1, #128	; 0x80
 800de7e:	68f8      	ldr	r0, [r7, #12]
 800de80:	f005 fdb0 	bl	80139e4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800de84:	68f8      	ldr	r0, [r7, #12]
 800de86:	f000 fefc 	bl	800ec82 <USBD_CtlReceiveStatus>
 800de8a:	e00d      	b.n	800dea8 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800de8c:	68fb      	ldr	r3, [r7, #12]
 800de8e:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800de92:	2b04      	cmp	r3, #4
 800de94:	d004      	beq.n	800dea0 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800de96:	68fb      	ldr	r3, [r7, #12]
 800de98:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d103      	bne.n	800dea8 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800dea0:	2180      	movs	r1, #128	; 0x80
 800dea2:	68f8      	ldr	r0, [r7, #12]
 800dea4:	f005 fd9e 	bl	80139e4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800deae:	2b01      	cmp	r3, #1
 800deb0:	d11d      	bne.n	800deee <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800deb2:	68f8      	ldr	r0, [r7, #12]
 800deb4:	f7ff fe83 	bl	800dbbe <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	2200      	movs	r2, #0
 800debc:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800dec0:	e015      	b.n	800deee <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800dec2:	68fb      	ldr	r3, [r7, #12]
 800dec4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dec8:	695b      	ldr	r3, [r3, #20]
 800deca:	2b00      	cmp	r3, #0
 800decc:	d00d      	beq.n	800deea <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800ded4:	2b03      	cmp	r3, #3
 800ded6:	d108      	bne.n	800deea <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800ded8:	68fb      	ldr	r3, [r7, #12]
 800deda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800dede:	695b      	ldr	r3, [r3, #20]
 800dee0:	7afa      	ldrb	r2, [r7, #11]
 800dee2:	4611      	mov	r1, r2
 800dee4:	68f8      	ldr	r0, [r7, #12]
 800dee6:	4798      	blx	r3
 800dee8:	e001      	b.n	800deee <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800deea:	2302      	movs	r3, #2
 800deec:	e000      	b.n	800def0 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800deee:	2300      	movs	r3, #0
}
 800def0:	4618      	mov	r0, r3
 800def2:	3718      	adds	r7, #24
 800def4:	46bd      	mov	sp, r7
 800def6:	bd80      	pop	{r7, pc}

0800def8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800def8:	b580      	push	{r7, lr}
 800defa:	b082      	sub	sp, #8
 800defc:	af00      	add	r7, sp, #0
 800defe:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df00:	2340      	movs	r3, #64	; 0x40
 800df02:	2200      	movs	r2, #0
 800df04:	2100      	movs	r1, #0
 800df06:	6878      	ldr	r0, [r7, #4]
 800df08:	f005 fd27 	bl	801395a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800df0c:	687b      	ldr	r3, [r7, #4]
 800df0e:	2201      	movs	r2, #1
 800df10:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	2240      	movs	r2, #64	; 0x40
 800df18:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800df1c:	2340      	movs	r3, #64	; 0x40
 800df1e:	2200      	movs	r2, #0
 800df20:	2180      	movs	r1, #128	; 0x80
 800df22:	6878      	ldr	r0, [r7, #4]
 800df24:	f005 fd19 	bl	801395a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	2201      	movs	r2, #1
 800df2c:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2240      	movs	r2, #64	; 0x40
 800df32:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2201      	movs	r2, #1
 800df38:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	2200      	movs	r2, #0
 800df40:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2200      	movs	r2, #0
 800df48:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	2200      	movs	r2, #0
 800df4e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800df58:	2b00      	cmp	r3, #0
 800df5a:	d009      	beq.n	800df70 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800df62:	685b      	ldr	r3, [r3, #4]
 800df64:	687a      	ldr	r2, [r7, #4]
 800df66:	6852      	ldr	r2, [r2, #4]
 800df68:	b2d2      	uxtb	r2, r2
 800df6a:	4611      	mov	r1, r2
 800df6c:	6878      	ldr	r0, [r7, #4]
 800df6e:	4798      	blx	r3
  }

  return USBD_OK;
 800df70:	2300      	movs	r3, #0
}
 800df72:	4618      	mov	r0, r3
 800df74:	3708      	adds	r7, #8
 800df76:	46bd      	mov	sp, r7
 800df78:	bd80      	pop	{r7, pc}

0800df7a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800df7a:	b480      	push	{r7}
 800df7c:	b083      	sub	sp, #12
 800df7e:	af00      	add	r7, sp, #0
 800df80:	6078      	str	r0, [r7, #4]
 800df82:	460b      	mov	r3, r1
 800df84:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800df86:	687b      	ldr	r3, [r7, #4]
 800df88:	78fa      	ldrb	r2, [r7, #3]
 800df8a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800df8c:	2300      	movs	r3, #0
}
 800df8e:	4618      	mov	r0, r3
 800df90:	370c      	adds	r7, #12
 800df92:	46bd      	mov	sp, r7
 800df94:	bc80      	pop	{r7}
 800df96:	4770      	bx	lr

0800df98 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800df98:	b480      	push	{r7}
 800df9a:	b083      	sub	sp, #12
 800df9c:	af00      	add	r7, sp, #0
 800df9e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2204      	movs	r2, #4
 800dfb0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800dfb4:	2300      	movs	r3, #0
}
 800dfb6:	4618      	mov	r0, r3
 800dfb8:	370c      	adds	r7, #12
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	bc80      	pop	{r7}
 800dfbe:	4770      	bx	lr

0800dfc0 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800dfc0:	b480      	push	{r7}
 800dfc2:	b083      	sub	sp, #12
 800dfc4:	af00      	add	r7, sp, #0
 800dfc6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dfce:	2b04      	cmp	r3, #4
 800dfd0:	d105      	bne.n	800dfde <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800dfde:	2300      	movs	r3, #0
}
 800dfe0:	4618      	mov	r0, r3
 800dfe2:	370c      	adds	r7, #12
 800dfe4:	46bd      	mov	sp, r7
 800dfe6:	bc80      	pop	{r7}
 800dfe8:	4770      	bx	lr

0800dfea <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800dfea:	b580      	push	{r7, lr}
 800dfec:	b082      	sub	sp, #8
 800dfee:	af00      	add	r7, sp, #0
 800dff0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800dff8:	2b03      	cmp	r3, #3
 800dffa:	d10b      	bne.n	800e014 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e002:	69db      	ldr	r3, [r3, #28]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d005      	beq.n	800e014 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e00e:	69db      	ldr	r3, [r3, #28]
 800e010:	6878      	ldr	r0, [r7, #4]
 800e012:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e014:	2300      	movs	r3, #0
}
 800e016:	4618      	mov	r0, r3
 800e018:	3708      	adds	r7, #8
 800e01a:	46bd      	mov	sp, r7
 800e01c:	bd80      	pop	{r7, pc}

0800e01e <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e01e:	b480      	push	{r7}
 800e020:	b083      	sub	sp, #12
 800e022:	af00      	add	r7, sp, #0
 800e024:	6078      	str	r0, [r7, #4]
 800e026:	460b      	mov	r3, r1
 800e028:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e02a:	2300      	movs	r3, #0
}
 800e02c:	4618      	mov	r0, r3
 800e02e:	370c      	adds	r7, #12
 800e030:	46bd      	mov	sp, r7
 800e032:	bc80      	pop	{r7}
 800e034:	4770      	bx	lr

0800e036 <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e036:	b480      	push	{r7}
 800e038:	b083      	sub	sp, #12
 800e03a:	af00      	add	r7, sp, #0
 800e03c:	6078      	str	r0, [r7, #4]
 800e03e:	460b      	mov	r3, r1
 800e040:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800e042:	2300      	movs	r3, #0
}
 800e044:	4618      	mov	r0, r3
 800e046:	370c      	adds	r7, #12
 800e048:	46bd      	mov	sp, r7
 800e04a:	bc80      	pop	{r7}
 800e04c:	4770      	bx	lr

0800e04e <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e04e:	b480      	push	{r7}
 800e050:	b083      	sub	sp, #12
 800e052:	af00      	add	r7, sp, #0
 800e054:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e056:	2300      	movs	r3, #0
}
 800e058:	4618      	mov	r0, r3
 800e05a:	370c      	adds	r7, #12
 800e05c:	46bd      	mov	sp, r7
 800e05e:	bc80      	pop	{r7}
 800e060:	4770      	bx	lr

0800e062 <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e062:	b580      	push	{r7, lr}
 800e064:	b082      	sub	sp, #8
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	2201      	movs	r2, #1
 800e06e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e078:	685b      	ldr	r3, [r3, #4]
 800e07a:	687a      	ldr	r2, [r7, #4]
 800e07c:	6852      	ldr	r2, [r2, #4]
 800e07e:	b2d2      	uxtb	r2, r2
 800e080:	4611      	mov	r1, r2
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	4798      	blx	r3

  return USBD_OK;
 800e086:	2300      	movs	r3, #0
}
 800e088:	4618      	mov	r0, r3
 800e08a:	3708      	adds	r7, #8
 800e08c:	46bd      	mov	sp, r7
 800e08e:	bd80      	pop	{r7, pc}

0800e090 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800e090:	b580      	push	{r7, lr}
 800e092:	b084      	sub	sp, #16
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e09a:	2300      	movs	r3, #0
 800e09c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e09e:	683b      	ldr	r3, [r7, #0]
 800e0a0:	781b      	ldrb	r3, [r3, #0]
 800e0a2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e0a6:	2b20      	cmp	r3, #32
 800e0a8:	d004      	beq.n	800e0b4 <USBD_StdDevReq+0x24>
 800e0aa:	2b40      	cmp	r3, #64	; 0x40
 800e0ac:	d002      	beq.n	800e0b4 <USBD_StdDevReq+0x24>
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d008      	beq.n	800e0c4 <USBD_StdDevReq+0x34>
 800e0b2:	e04c      	b.n	800e14e <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e0ba:	689b      	ldr	r3, [r3, #8]
 800e0bc:	6839      	ldr	r1, [r7, #0]
 800e0be:	6878      	ldr	r0, [r7, #4]
 800e0c0:	4798      	blx	r3
      break;
 800e0c2:	e049      	b.n	800e158 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e0c4:	683b      	ldr	r3, [r7, #0]
 800e0c6:	785b      	ldrb	r3, [r3, #1]
 800e0c8:	2b09      	cmp	r3, #9
 800e0ca:	d83a      	bhi.n	800e142 <USBD_StdDevReq+0xb2>
 800e0cc:	a201      	add	r2, pc, #4	; (adr r2, 800e0d4 <USBD_StdDevReq+0x44>)
 800e0ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e0d2:	bf00      	nop
 800e0d4:	0800e125 	.word	0x0800e125
 800e0d8:	0800e139 	.word	0x0800e139
 800e0dc:	0800e143 	.word	0x0800e143
 800e0e0:	0800e12f 	.word	0x0800e12f
 800e0e4:	0800e143 	.word	0x0800e143
 800e0e8:	0800e107 	.word	0x0800e107
 800e0ec:	0800e0fd 	.word	0x0800e0fd
 800e0f0:	0800e143 	.word	0x0800e143
 800e0f4:	0800e11b 	.word	0x0800e11b
 800e0f8:	0800e111 	.word	0x0800e111
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e0fc:	6839      	ldr	r1, [r7, #0]
 800e0fe:	6878      	ldr	r0, [r7, #4]
 800e100:	f000 f9d4 	bl	800e4ac <USBD_GetDescriptor>
          break;
 800e104:	e022      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e106:	6839      	ldr	r1, [r7, #0]
 800e108:	6878      	ldr	r0, [r7, #4]
 800e10a:	f000 fb37 	bl	800e77c <USBD_SetAddress>
          break;
 800e10e:	e01d      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800e110:	6839      	ldr	r1, [r7, #0]
 800e112:	6878      	ldr	r0, [r7, #4]
 800e114:	f000 fb74 	bl	800e800 <USBD_SetConfig>
          break;
 800e118:	e018      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e11a:	6839      	ldr	r1, [r7, #0]
 800e11c:	6878      	ldr	r0, [r7, #4]
 800e11e:	f000 fbfd 	bl	800e91c <USBD_GetConfig>
          break;
 800e122:	e013      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e124:	6839      	ldr	r1, [r7, #0]
 800e126:	6878      	ldr	r0, [r7, #4]
 800e128:	f000 fc2c 	bl	800e984 <USBD_GetStatus>
          break;
 800e12c:	e00e      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e12e:	6839      	ldr	r1, [r7, #0]
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f000 fc5a 	bl	800e9ea <USBD_SetFeature>
          break;
 800e136:	e009      	b.n	800e14c <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e138:	6839      	ldr	r1, [r7, #0]
 800e13a:	6878      	ldr	r0, [r7, #4]
 800e13c:	f000 fc69 	bl	800ea12 <USBD_ClrFeature>
          break;
 800e140:	e004      	b.n	800e14c <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800e142:	6839      	ldr	r1, [r7, #0]
 800e144:	6878      	ldr	r0, [r7, #4]
 800e146:	f000 fcc1 	bl	800eacc <USBD_CtlError>
          break;
 800e14a:	bf00      	nop
      }
      break;
 800e14c:	e004      	b.n	800e158 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800e14e:	6839      	ldr	r1, [r7, #0]
 800e150:	6878      	ldr	r0, [r7, #4]
 800e152:	f000 fcbb 	bl	800eacc <USBD_CtlError>
      break;
 800e156:	bf00      	nop
  }

  return ret;
 800e158:	7bfb      	ldrb	r3, [r7, #15]
}
 800e15a:	4618      	mov	r0, r3
 800e15c:	3710      	adds	r7, #16
 800e15e:	46bd      	mov	sp, r7
 800e160:	bd80      	pop	{r7, pc}
 800e162:	bf00      	nop

0800e164 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b084      	sub	sp, #16
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
 800e16c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e16e:	2300      	movs	r3, #0
 800e170:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e172:	683b      	ldr	r3, [r7, #0]
 800e174:	781b      	ldrb	r3, [r3, #0]
 800e176:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e17a:	2b20      	cmp	r3, #32
 800e17c:	d003      	beq.n	800e186 <USBD_StdItfReq+0x22>
 800e17e:	2b40      	cmp	r3, #64	; 0x40
 800e180:	d001      	beq.n	800e186 <USBD_StdItfReq+0x22>
 800e182:	2b00      	cmp	r3, #0
 800e184:	d12a      	bne.n	800e1dc <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e18c:	3b01      	subs	r3, #1
 800e18e:	2b02      	cmp	r3, #2
 800e190:	d81d      	bhi.n	800e1ce <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e192:	683b      	ldr	r3, [r7, #0]
 800e194:	889b      	ldrh	r3, [r3, #4]
 800e196:	b2db      	uxtb	r3, r3
 800e198:	2b01      	cmp	r3, #1
 800e19a:	d813      	bhi.n	800e1c4 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e19c:	687b      	ldr	r3, [r7, #4]
 800e19e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e1a2:	689b      	ldr	r3, [r3, #8]
 800e1a4:	6839      	ldr	r1, [r7, #0]
 800e1a6:	6878      	ldr	r0, [r7, #4]
 800e1a8:	4798      	blx	r3
 800e1aa:	4603      	mov	r3, r0
 800e1ac:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e1ae:	683b      	ldr	r3, [r7, #0]
 800e1b0:	88db      	ldrh	r3, [r3, #6]
 800e1b2:	2b00      	cmp	r3, #0
 800e1b4:	d110      	bne.n	800e1d8 <USBD_StdItfReq+0x74>
 800e1b6:	7bfb      	ldrb	r3, [r7, #15]
 800e1b8:	2b00      	cmp	r3, #0
 800e1ba:	d10d      	bne.n	800e1d8 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800e1bc:	6878      	ldr	r0, [r7, #4]
 800e1be:	f000 fd4d 	bl	800ec5c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e1c2:	e009      	b.n	800e1d8 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800e1c4:	6839      	ldr	r1, [r7, #0]
 800e1c6:	6878      	ldr	r0, [r7, #4]
 800e1c8:	f000 fc80 	bl	800eacc <USBD_CtlError>
          break;
 800e1cc:	e004      	b.n	800e1d8 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800e1ce:	6839      	ldr	r1, [r7, #0]
 800e1d0:	6878      	ldr	r0, [r7, #4]
 800e1d2:	f000 fc7b 	bl	800eacc <USBD_CtlError>
          break;
 800e1d6:	e000      	b.n	800e1da <USBD_StdItfReq+0x76>
          break;
 800e1d8:	bf00      	nop
      }
      break;
 800e1da:	e004      	b.n	800e1e6 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800e1dc:	6839      	ldr	r1, [r7, #0]
 800e1de:	6878      	ldr	r0, [r7, #4]
 800e1e0:	f000 fc74 	bl	800eacc <USBD_CtlError>
      break;
 800e1e4:	bf00      	nop
  }

  return USBD_OK;
 800e1e6:	2300      	movs	r3, #0
}
 800e1e8:	4618      	mov	r0, r3
 800e1ea:	3710      	adds	r7, #16
 800e1ec:	46bd      	mov	sp, r7
 800e1ee:	bd80      	pop	{r7, pc}

0800e1f0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800e1f0:	b580      	push	{r7, lr}
 800e1f2:	b084      	sub	sp, #16
 800e1f4:	af00      	add	r7, sp, #0
 800e1f6:	6078      	str	r0, [r7, #4]
 800e1f8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	889b      	ldrh	r3, [r3, #4]
 800e202:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e204:	683b      	ldr	r3, [r7, #0]
 800e206:	781b      	ldrb	r3, [r3, #0]
 800e208:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e20c:	2b20      	cmp	r3, #32
 800e20e:	d004      	beq.n	800e21a <USBD_StdEPReq+0x2a>
 800e210:	2b40      	cmp	r3, #64	; 0x40
 800e212:	d002      	beq.n	800e21a <USBD_StdEPReq+0x2a>
 800e214:	2b00      	cmp	r3, #0
 800e216:	d008      	beq.n	800e22a <USBD_StdEPReq+0x3a>
 800e218:	e13d      	b.n	800e496 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e220:	689b      	ldr	r3, [r3, #8]
 800e222:	6839      	ldr	r1, [r7, #0]
 800e224:	6878      	ldr	r0, [r7, #4]
 800e226:	4798      	blx	r3
      break;
 800e228:	e13a      	b.n	800e4a0 <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800e22a:	683b      	ldr	r3, [r7, #0]
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e232:	2b20      	cmp	r3, #32
 800e234:	d10a      	bne.n	800e24c <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800e236:	687b      	ldr	r3, [r7, #4]
 800e238:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e23c:	689b      	ldr	r3, [r3, #8]
 800e23e:	6839      	ldr	r1, [r7, #0]
 800e240:	6878      	ldr	r0, [r7, #4]
 800e242:	4798      	blx	r3
 800e244:	4603      	mov	r3, r0
 800e246:	73fb      	strb	r3, [r7, #15]

        return ret;
 800e248:	7bfb      	ldrb	r3, [r7, #15]
 800e24a:	e12a      	b.n	800e4a2 <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800e24c:	683b      	ldr	r3, [r7, #0]
 800e24e:	785b      	ldrb	r3, [r3, #1]
 800e250:	2b01      	cmp	r3, #1
 800e252:	d03e      	beq.n	800e2d2 <USBD_StdEPReq+0xe2>
 800e254:	2b03      	cmp	r3, #3
 800e256:	d002      	beq.n	800e25e <USBD_StdEPReq+0x6e>
 800e258:	2b00      	cmp	r3, #0
 800e25a:	d070      	beq.n	800e33e <USBD_StdEPReq+0x14e>
 800e25c:	e115      	b.n	800e48a <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e264:	2b02      	cmp	r3, #2
 800e266:	d002      	beq.n	800e26e <USBD_StdEPReq+0x7e>
 800e268:	2b03      	cmp	r3, #3
 800e26a:	d015      	beq.n	800e298 <USBD_StdEPReq+0xa8>
 800e26c:	e02b      	b.n	800e2c6 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e26e:	7bbb      	ldrb	r3, [r7, #14]
 800e270:	2b00      	cmp	r3, #0
 800e272:	d00c      	beq.n	800e28e <USBD_StdEPReq+0x9e>
 800e274:	7bbb      	ldrb	r3, [r7, #14]
 800e276:	2b80      	cmp	r3, #128	; 0x80
 800e278:	d009      	beq.n	800e28e <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800e27a:	7bbb      	ldrb	r3, [r7, #14]
 800e27c:	4619      	mov	r1, r3
 800e27e:	6878      	ldr	r0, [r7, #4]
 800e280:	f005 fbb0 	bl	80139e4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800e284:	2180      	movs	r1, #128	; 0x80
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f005 fbac 	bl	80139e4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e28c:	e020      	b.n	800e2d0 <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800e28e:	6839      	ldr	r1, [r7, #0]
 800e290:	6878      	ldr	r0, [r7, #4]
 800e292:	f000 fc1b 	bl	800eacc <USBD_CtlError>
              break;
 800e296:	e01b      	b.n	800e2d0 <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e298:	683b      	ldr	r3, [r7, #0]
 800e29a:	885b      	ldrh	r3, [r3, #2]
 800e29c:	2b00      	cmp	r3, #0
 800e29e:	d10e      	bne.n	800e2be <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800e2a0:	7bbb      	ldrb	r3, [r7, #14]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	d00b      	beq.n	800e2be <USBD_StdEPReq+0xce>
 800e2a6:	7bbb      	ldrb	r3, [r7, #14]
 800e2a8:	2b80      	cmp	r3, #128	; 0x80
 800e2aa:	d008      	beq.n	800e2be <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	88db      	ldrh	r3, [r3, #6]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	d104      	bne.n	800e2be <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800e2b4:	7bbb      	ldrb	r3, [r7, #14]
 800e2b6:	4619      	mov	r1, r3
 800e2b8:	6878      	ldr	r0, [r7, #4]
 800e2ba:	f005 fb93 	bl	80139e4 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800e2be:	6878      	ldr	r0, [r7, #4]
 800e2c0:	f000 fccc 	bl	800ec5c <USBD_CtlSendStatus>

              break;
 800e2c4:	e004      	b.n	800e2d0 <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800e2c6:	6839      	ldr	r1, [r7, #0]
 800e2c8:	6878      	ldr	r0, [r7, #4]
 800e2ca:	f000 fbff 	bl	800eacc <USBD_CtlError>
              break;
 800e2ce:	bf00      	nop
          }
          break;
 800e2d0:	e0e0      	b.n	800e494 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e2d8:	2b02      	cmp	r3, #2
 800e2da:	d002      	beq.n	800e2e2 <USBD_StdEPReq+0xf2>
 800e2dc:	2b03      	cmp	r3, #3
 800e2de:	d015      	beq.n	800e30c <USBD_StdEPReq+0x11c>
 800e2e0:	e026      	b.n	800e330 <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e2e2:	7bbb      	ldrb	r3, [r7, #14]
 800e2e4:	2b00      	cmp	r3, #0
 800e2e6:	d00c      	beq.n	800e302 <USBD_StdEPReq+0x112>
 800e2e8:	7bbb      	ldrb	r3, [r7, #14]
 800e2ea:	2b80      	cmp	r3, #128	; 0x80
 800e2ec:	d009      	beq.n	800e302 <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800e2ee:	7bbb      	ldrb	r3, [r7, #14]
 800e2f0:	4619      	mov	r1, r3
 800e2f2:	6878      	ldr	r0, [r7, #4]
 800e2f4:	f005 fb76 	bl	80139e4 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800e2f8:	2180      	movs	r1, #128	; 0x80
 800e2fa:	6878      	ldr	r0, [r7, #4]
 800e2fc:	f005 fb72 	bl	80139e4 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e300:	e01c      	b.n	800e33c <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800e302:	6839      	ldr	r1, [r7, #0]
 800e304:	6878      	ldr	r0, [r7, #4]
 800e306:	f000 fbe1 	bl	800eacc <USBD_CtlError>
              break;
 800e30a:	e017      	b.n	800e33c <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e30c:	683b      	ldr	r3, [r7, #0]
 800e30e:	885b      	ldrh	r3, [r3, #2]
 800e310:	2b00      	cmp	r3, #0
 800e312:	d112      	bne.n	800e33a <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e314:	7bbb      	ldrb	r3, [r7, #14]
 800e316:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e31a:	2b00      	cmp	r3, #0
 800e31c:	d004      	beq.n	800e328 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800e31e:	7bbb      	ldrb	r3, [r7, #14]
 800e320:	4619      	mov	r1, r3
 800e322:	6878      	ldr	r0, [r7, #4]
 800e324:	f005 fb7d 	bl	8013a22 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800e328:	6878      	ldr	r0, [r7, #4]
 800e32a:	f000 fc97 	bl	800ec5c <USBD_CtlSendStatus>
              }
              break;
 800e32e:	e004      	b.n	800e33a <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800e330:	6839      	ldr	r1, [r7, #0]
 800e332:	6878      	ldr	r0, [r7, #4]
 800e334:	f000 fbca 	bl	800eacc <USBD_CtlError>
              break;
 800e338:	e000      	b.n	800e33c <USBD_StdEPReq+0x14c>
              break;
 800e33a:	bf00      	nop
          }
          break;
 800e33c:	e0aa      	b.n	800e494 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e344:	2b02      	cmp	r3, #2
 800e346:	d002      	beq.n	800e34e <USBD_StdEPReq+0x15e>
 800e348:	2b03      	cmp	r3, #3
 800e34a:	d032      	beq.n	800e3b2 <USBD_StdEPReq+0x1c2>
 800e34c:	e097      	b.n	800e47e <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e34e:	7bbb      	ldrb	r3, [r7, #14]
 800e350:	2b00      	cmp	r3, #0
 800e352:	d007      	beq.n	800e364 <USBD_StdEPReq+0x174>
 800e354:	7bbb      	ldrb	r3, [r7, #14]
 800e356:	2b80      	cmp	r3, #128	; 0x80
 800e358:	d004      	beq.n	800e364 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800e35a:	6839      	ldr	r1, [r7, #0]
 800e35c:	6878      	ldr	r0, [r7, #4]
 800e35e:	f000 fbb5 	bl	800eacc <USBD_CtlError>
                break;
 800e362:	e091      	b.n	800e488 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e364:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e368:	2b00      	cmp	r3, #0
 800e36a:	da0b      	bge.n	800e384 <USBD_StdEPReq+0x194>
 800e36c:	7bbb      	ldrb	r3, [r7, #14]
 800e36e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e372:	4613      	mov	r3, r2
 800e374:	009b      	lsls	r3, r3, #2
 800e376:	4413      	add	r3, r2
 800e378:	009b      	lsls	r3, r3, #2
 800e37a:	3310      	adds	r3, #16
 800e37c:	687a      	ldr	r2, [r7, #4]
 800e37e:	4413      	add	r3, r2
 800e380:	3304      	adds	r3, #4
 800e382:	e00b      	b.n	800e39c <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e384:	7bbb      	ldrb	r3, [r7, #14]
 800e386:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e38a:	4613      	mov	r3, r2
 800e38c:	009b      	lsls	r3, r3, #2
 800e38e:	4413      	add	r3, r2
 800e390:	009b      	lsls	r3, r3, #2
 800e392:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e396:	687a      	ldr	r2, [r7, #4]
 800e398:	4413      	add	r3, r2
 800e39a:	3304      	adds	r3, #4
 800e39c:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e39e:	68bb      	ldr	r3, [r7, #8]
 800e3a0:	2200      	movs	r2, #0
 800e3a2:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	2202      	movs	r2, #2
 800e3a8:	4619      	mov	r1, r3
 800e3aa:	6878      	ldr	r0, [r7, #4]
 800e3ac:	f000 fbf8 	bl	800eba0 <USBD_CtlSendData>
              break;
 800e3b0:	e06a      	b.n	800e488 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e3b2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e3b6:	2b00      	cmp	r3, #0
 800e3b8:	da11      	bge.n	800e3de <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e3ba:	7bbb      	ldrb	r3, [r7, #14]
 800e3bc:	f003 020f 	and.w	r2, r3, #15
 800e3c0:	6879      	ldr	r1, [r7, #4]
 800e3c2:	4613      	mov	r3, r2
 800e3c4:	009b      	lsls	r3, r3, #2
 800e3c6:	4413      	add	r3, r2
 800e3c8:	009b      	lsls	r3, r3, #2
 800e3ca:	440b      	add	r3, r1
 800e3cc:	3318      	adds	r3, #24
 800e3ce:	681b      	ldr	r3, [r3, #0]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d117      	bne.n	800e404 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800e3d4:	6839      	ldr	r1, [r7, #0]
 800e3d6:	6878      	ldr	r0, [r7, #4]
 800e3d8:	f000 fb78 	bl	800eacc <USBD_CtlError>
                  break;
 800e3dc:	e054      	b.n	800e488 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e3de:	7bbb      	ldrb	r3, [r7, #14]
 800e3e0:	f003 020f 	and.w	r2, r3, #15
 800e3e4:	6879      	ldr	r1, [r7, #4]
 800e3e6:	4613      	mov	r3, r2
 800e3e8:	009b      	lsls	r3, r3, #2
 800e3ea:	4413      	add	r3, r2
 800e3ec:	009b      	lsls	r3, r3, #2
 800e3ee:	440b      	add	r3, r1
 800e3f0:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	2b00      	cmp	r3, #0
 800e3f8:	d104      	bne.n	800e404 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800e3fa:	6839      	ldr	r1, [r7, #0]
 800e3fc:	6878      	ldr	r0, [r7, #4]
 800e3fe:	f000 fb65 	bl	800eacc <USBD_CtlError>
                  break;
 800e402:	e041      	b.n	800e488 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e404:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	da0b      	bge.n	800e424 <USBD_StdEPReq+0x234>
 800e40c:	7bbb      	ldrb	r3, [r7, #14]
 800e40e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800e412:	4613      	mov	r3, r2
 800e414:	009b      	lsls	r3, r3, #2
 800e416:	4413      	add	r3, r2
 800e418:	009b      	lsls	r3, r3, #2
 800e41a:	3310      	adds	r3, #16
 800e41c:	687a      	ldr	r2, [r7, #4]
 800e41e:	4413      	add	r3, r2
 800e420:	3304      	adds	r3, #4
 800e422:	e00b      	b.n	800e43c <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e424:	7bbb      	ldrb	r3, [r7, #14]
 800e426:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e42a:	4613      	mov	r3, r2
 800e42c:	009b      	lsls	r3, r3, #2
 800e42e:	4413      	add	r3, r2
 800e430:	009b      	lsls	r3, r3, #2
 800e432:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800e436:	687a      	ldr	r2, [r7, #4]
 800e438:	4413      	add	r3, r2
 800e43a:	3304      	adds	r3, #4
 800e43c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e43e:	7bbb      	ldrb	r3, [r7, #14]
 800e440:	2b00      	cmp	r3, #0
 800e442:	d002      	beq.n	800e44a <USBD_StdEPReq+0x25a>
 800e444:	7bbb      	ldrb	r3, [r7, #14]
 800e446:	2b80      	cmp	r3, #128	; 0x80
 800e448:	d103      	bne.n	800e452 <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800e44a:	68bb      	ldr	r3, [r7, #8]
 800e44c:	2200      	movs	r2, #0
 800e44e:	601a      	str	r2, [r3, #0]
 800e450:	e00e      	b.n	800e470 <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800e452:	7bbb      	ldrb	r3, [r7, #14]
 800e454:	4619      	mov	r1, r3
 800e456:	6878      	ldr	r0, [r7, #4]
 800e458:	f005 fb02 	bl	8013a60 <USBD_LL_IsStallEP>
 800e45c:	4603      	mov	r3, r0
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d003      	beq.n	800e46a <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800e462:	68bb      	ldr	r3, [r7, #8]
 800e464:	2201      	movs	r2, #1
 800e466:	601a      	str	r2, [r3, #0]
 800e468:	e002      	b.n	800e470 <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800e46a:	68bb      	ldr	r3, [r7, #8]
 800e46c:	2200      	movs	r2, #0
 800e46e:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800e470:	68bb      	ldr	r3, [r7, #8]
 800e472:	2202      	movs	r2, #2
 800e474:	4619      	mov	r1, r3
 800e476:	6878      	ldr	r0, [r7, #4]
 800e478:	f000 fb92 	bl	800eba0 <USBD_CtlSendData>
              break;
 800e47c:	e004      	b.n	800e488 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800e47e:	6839      	ldr	r1, [r7, #0]
 800e480:	6878      	ldr	r0, [r7, #4]
 800e482:	f000 fb23 	bl	800eacc <USBD_CtlError>
              break;
 800e486:	bf00      	nop
          }
          break;
 800e488:	e004      	b.n	800e494 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800e48a:	6839      	ldr	r1, [r7, #0]
 800e48c:	6878      	ldr	r0, [r7, #4]
 800e48e:	f000 fb1d 	bl	800eacc <USBD_CtlError>
          break;
 800e492:	bf00      	nop
      }
      break;
 800e494:	e004      	b.n	800e4a0 <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800e496:	6839      	ldr	r1, [r7, #0]
 800e498:	6878      	ldr	r0, [r7, #4]
 800e49a:	f000 fb17 	bl	800eacc <USBD_CtlError>
      break;
 800e49e:	bf00      	nop
  }

  return ret;
 800e4a0:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	3710      	adds	r7, #16
 800e4a6:	46bd      	mov	sp, r7
 800e4a8:	bd80      	pop	{r7, pc}
	...

0800e4ac <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800e4ac:	b580      	push	{r7, lr}
 800e4ae:	b084      	sub	sp, #16
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
 800e4b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e4ba:	2300      	movs	r3, #0
 800e4bc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e4be:	2300      	movs	r3, #0
 800e4c0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e4c2:	683b      	ldr	r3, [r7, #0]
 800e4c4:	885b      	ldrh	r3, [r3, #2]
 800e4c6:	0a1b      	lsrs	r3, r3, #8
 800e4c8:	b29b      	uxth	r3, r3
 800e4ca:	3b01      	subs	r3, #1
 800e4cc:	2b06      	cmp	r3, #6
 800e4ce:	f200 8128 	bhi.w	800e722 <USBD_GetDescriptor+0x276>
 800e4d2:	a201      	add	r2, pc, #4	; (adr r2, 800e4d8 <USBD_GetDescriptor+0x2c>)
 800e4d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e4d8:	0800e4f5 	.word	0x0800e4f5
 800e4dc:	0800e50d 	.word	0x0800e50d
 800e4e0:	0800e54d 	.word	0x0800e54d
 800e4e4:	0800e723 	.word	0x0800e723
 800e4e8:	0800e723 	.word	0x0800e723
 800e4ec:	0800e6c3 	.word	0x0800e6c3
 800e4f0:	0800e6ef 	.word	0x0800e6ef
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	687a      	ldr	r2, [r7, #4]
 800e4fe:	7c12      	ldrb	r2, [r2, #16]
 800e500:	f107 0108 	add.w	r1, r7, #8
 800e504:	4610      	mov	r0, r2
 800e506:	4798      	blx	r3
 800e508:	60f8      	str	r0, [r7, #12]
      break;
 800e50a:	e112      	b.n	800e732 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e50c:	687b      	ldr	r3, [r7, #4]
 800e50e:	7c1b      	ldrb	r3, [r3, #16]
 800e510:	2b00      	cmp	r3, #0
 800e512:	d10d      	bne.n	800e530 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e51a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e51c:	f107 0208 	add.w	r2, r7, #8
 800e520:	4610      	mov	r0, r2
 800e522:	4798      	blx	r3
 800e524:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	3301      	adds	r3, #1
 800e52a:	2202      	movs	r2, #2
 800e52c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e52e:	e100      	b.n	800e732 <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e538:	f107 0208 	add.w	r2, r7, #8
 800e53c:	4610      	mov	r0, r2
 800e53e:	4798      	blx	r3
 800e540:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e542:	68fb      	ldr	r3, [r7, #12]
 800e544:	3301      	adds	r3, #1
 800e546:	2202      	movs	r2, #2
 800e548:	701a      	strb	r2, [r3, #0]
      break;
 800e54a:	e0f2      	b.n	800e732 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e54c:	683b      	ldr	r3, [r7, #0]
 800e54e:	885b      	ldrh	r3, [r3, #2]
 800e550:	b2db      	uxtb	r3, r3
 800e552:	2b05      	cmp	r3, #5
 800e554:	f200 80ac 	bhi.w	800e6b0 <USBD_GetDescriptor+0x204>
 800e558:	a201      	add	r2, pc, #4	; (adr r2, 800e560 <USBD_GetDescriptor+0xb4>)
 800e55a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e55e:	bf00      	nop
 800e560:	0800e579 	.word	0x0800e579
 800e564:	0800e5ad 	.word	0x0800e5ad
 800e568:	0800e5e1 	.word	0x0800e5e1
 800e56c:	0800e615 	.word	0x0800e615
 800e570:	0800e649 	.word	0x0800e649
 800e574:	0800e67d 	.word	0x0800e67d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e57e:	685b      	ldr	r3, [r3, #4]
 800e580:	2b00      	cmp	r3, #0
 800e582:	d00b      	beq.n	800e59c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e584:	687b      	ldr	r3, [r7, #4]
 800e586:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e58a:	685b      	ldr	r3, [r3, #4]
 800e58c:	687a      	ldr	r2, [r7, #4]
 800e58e:	7c12      	ldrb	r2, [r2, #16]
 800e590:	f107 0108 	add.w	r1, r7, #8
 800e594:	4610      	mov	r0, r2
 800e596:	4798      	blx	r3
 800e598:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e59a:	e091      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e59c:	6839      	ldr	r1, [r7, #0]
 800e59e:	6878      	ldr	r0, [r7, #4]
 800e5a0:	f000 fa94 	bl	800eacc <USBD_CtlError>
            err++;
 800e5a4:	7afb      	ldrb	r3, [r7, #11]
 800e5a6:	3301      	adds	r3, #1
 800e5a8:	72fb      	strb	r3, [r7, #11]
          break;
 800e5aa:	e089      	b.n	800e6c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e5ac:	687b      	ldr	r3, [r7, #4]
 800e5ae:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5b2:	689b      	ldr	r3, [r3, #8]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	d00b      	beq.n	800e5d0 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5be:	689b      	ldr	r3, [r3, #8]
 800e5c0:	687a      	ldr	r2, [r7, #4]
 800e5c2:	7c12      	ldrb	r2, [r2, #16]
 800e5c4:	f107 0108 	add.w	r1, r7, #8
 800e5c8:	4610      	mov	r0, r2
 800e5ca:	4798      	blx	r3
 800e5cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e5ce:	e077      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e5d0:	6839      	ldr	r1, [r7, #0]
 800e5d2:	6878      	ldr	r0, [r7, #4]
 800e5d4:	f000 fa7a 	bl	800eacc <USBD_CtlError>
            err++;
 800e5d8:	7afb      	ldrb	r3, [r7, #11]
 800e5da:	3301      	adds	r3, #1
 800e5dc:	72fb      	strb	r3, [r7, #11]
          break;
 800e5de:	e06f      	b.n	800e6c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	2b00      	cmp	r3, #0
 800e5ea:	d00b      	beq.n	800e604 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e5f2:	68db      	ldr	r3, [r3, #12]
 800e5f4:	687a      	ldr	r2, [r7, #4]
 800e5f6:	7c12      	ldrb	r2, [r2, #16]
 800e5f8:	f107 0108 	add.w	r1, r7, #8
 800e5fc:	4610      	mov	r0, r2
 800e5fe:	4798      	blx	r3
 800e600:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e602:	e05d      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e604:	6839      	ldr	r1, [r7, #0]
 800e606:	6878      	ldr	r0, [r7, #4]
 800e608:	f000 fa60 	bl	800eacc <USBD_CtlError>
            err++;
 800e60c:	7afb      	ldrb	r3, [r7, #11]
 800e60e:	3301      	adds	r3, #1
 800e610:	72fb      	strb	r3, [r7, #11]
          break;
 800e612:	e055      	b.n	800e6c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e61a:	691b      	ldr	r3, [r3, #16]
 800e61c:	2b00      	cmp	r3, #0
 800e61e:	d00b      	beq.n	800e638 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e626:	691b      	ldr	r3, [r3, #16]
 800e628:	687a      	ldr	r2, [r7, #4]
 800e62a:	7c12      	ldrb	r2, [r2, #16]
 800e62c:	f107 0108 	add.w	r1, r7, #8
 800e630:	4610      	mov	r0, r2
 800e632:	4798      	blx	r3
 800e634:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e636:	e043      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e638:	6839      	ldr	r1, [r7, #0]
 800e63a:	6878      	ldr	r0, [r7, #4]
 800e63c:	f000 fa46 	bl	800eacc <USBD_CtlError>
            err++;
 800e640:	7afb      	ldrb	r3, [r7, #11]
 800e642:	3301      	adds	r3, #1
 800e644:	72fb      	strb	r3, [r7, #11]
          break;
 800e646:	e03b      	b.n	800e6c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e648:	687b      	ldr	r3, [r7, #4]
 800e64a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e64e:	695b      	ldr	r3, [r3, #20]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d00b      	beq.n	800e66c <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e654:	687b      	ldr	r3, [r7, #4]
 800e656:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e65a:	695b      	ldr	r3, [r3, #20]
 800e65c:	687a      	ldr	r2, [r7, #4]
 800e65e:	7c12      	ldrb	r2, [r2, #16]
 800e660:	f107 0108 	add.w	r1, r7, #8
 800e664:	4610      	mov	r0, r2
 800e666:	4798      	blx	r3
 800e668:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e66a:	e029      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e66c:	6839      	ldr	r1, [r7, #0]
 800e66e:	6878      	ldr	r0, [r7, #4]
 800e670:	f000 fa2c 	bl	800eacc <USBD_CtlError>
            err++;
 800e674:	7afb      	ldrb	r3, [r7, #11]
 800e676:	3301      	adds	r3, #1
 800e678:	72fb      	strb	r3, [r7, #11]
          break;
 800e67a:	e021      	b.n	800e6c0 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e682:	699b      	ldr	r3, [r3, #24]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d00b      	beq.n	800e6a0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800e688:	687b      	ldr	r3, [r7, #4]
 800e68a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800e68e:	699b      	ldr	r3, [r3, #24]
 800e690:	687a      	ldr	r2, [r7, #4]
 800e692:	7c12      	ldrb	r2, [r2, #16]
 800e694:	f107 0108 	add.w	r1, r7, #8
 800e698:	4610      	mov	r0, r2
 800e69a:	4798      	blx	r3
 800e69c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e69e:	e00f      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e6a0:	6839      	ldr	r1, [r7, #0]
 800e6a2:	6878      	ldr	r0, [r7, #4]
 800e6a4:	f000 fa12 	bl	800eacc <USBD_CtlError>
            err++;
 800e6a8:	7afb      	ldrb	r3, [r7, #11]
 800e6aa:	3301      	adds	r3, #1
 800e6ac:	72fb      	strb	r3, [r7, #11]
          break;
 800e6ae:	e007      	b.n	800e6c0 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800e6b0:	6839      	ldr	r1, [r7, #0]
 800e6b2:	6878      	ldr	r0, [r7, #4]
 800e6b4:	f000 fa0a 	bl	800eacc <USBD_CtlError>
          err++;
 800e6b8:	7afb      	ldrb	r3, [r7, #11]
 800e6ba:	3301      	adds	r3, #1
 800e6bc:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800e6be:	e038      	b.n	800e732 <USBD_GetDescriptor+0x286>
 800e6c0:	e037      	b.n	800e732 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6c2:	687b      	ldr	r3, [r7, #4]
 800e6c4:	7c1b      	ldrb	r3, [r3, #16]
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d109      	bne.n	800e6de <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e6d2:	f107 0208 	add.w	r2, r7, #8
 800e6d6:	4610      	mov	r0, r2
 800e6d8:	4798      	blx	r3
 800e6da:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e6dc:	e029      	b.n	800e732 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e6de:	6839      	ldr	r1, [r7, #0]
 800e6e0:	6878      	ldr	r0, [r7, #4]
 800e6e2:	f000 f9f3 	bl	800eacc <USBD_CtlError>
        err++;
 800e6e6:	7afb      	ldrb	r3, [r7, #11]
 800e6e8:	3301      	adds	r3, #1
 800e6ea:	72fb      	strb	r3, [r7, #11]
      break;
 800e6ec:	e021      	b.n	800e732 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	7c1b      	ldrb	r3, [r3, #16]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	d10d      	bne.n	800e712 <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800e6f6:	687b      	ldr	r3, [r7, #4]
 800e6f8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800e6fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6fe:	f107 0208 	add.w	r2, r7, #8
 800e702:	4610      	mov	r0, r2
 800e704:	4798      	blx	r3
 800e706:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800e708:	68fb      	ldr	r3, [r7, #12]
 800e70a:	3301      	adds	r3, #1
 800e70c:	2207      	movs	r2, #7
 800e70e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800e710:	e00f      	b.n	800e732 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800e712:	6839      	ldr	r1, [r7, #0]
 800e714:	6878      	ldr	r0, [r7, #4]
 800e716:	f000 f9d9 	bl	800eacc <USBD_CtlError>
        err++;
 800e71a:	7afb      	ldrb	r3, [r7, #11]
 800e71c:	3301      	adds	r3, #1
 800e71e:	72fb      	strb	r3, [r7, #11]
      break;
 800e720:	e007      	b.n	800e732 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800e722:	6839      	ldr	r1, [r7, #0]
 800e724:	6878      	ldr	r0, [r7, #4]
 800e726:	f000 f9d1 	bl	800eacc <USBD_CtlError>
      err++;
 800e72a:	7afb      	ldrb	r3, [r7, #11]
 800e72c:	3301      	adds	r3, #1
 800e72e:	72fb      	strb	r3, [r7, #11]
      break;
 800e730:	bf00      	nop
  }

  if (err != 0U)
 800e732:	7afb      	ldrb	r3, [r7, #11]
 800e734:	2b00      	cmp	r3, #0
 800e736:	d11c      	bne.n	800e772 <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800e738:	893b      	ldrh	r3, [r7, #8]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d011      	beq.n	800e762 <USBD_GetDescriptor+0x2b6>
 800e73e:	683b      	ldr	r3, [r7, #0]
 800e740:	88db      	ldrh	r3, [r3, #6]
 800e742:	2b00      	cmp	r3, #0
 800e744:	d00d      	beq.n	800e762 <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800e746:	683b      	ldr	r3, [r7, #0]
 800e748:	88da      	ldrh	r2, [r3, #6]
 800e74a:	893b      	ldrh	r3, [r7, #8]
 800e74c:	4293      	cmp	r3, r2
 800e74e:	bf28      	it	cs
 800e750:	4613      	movcs	r3, r2
 800e752:	b29b      	uxth	r3, r3
 800e754:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800e756:	893b      	ldrh	r3, [r7, #8]
 800e758:	461a      	mov	r2, r3
 800e75a:	68f9      	ldr	r1, [r7, #12]
 800e75c:	6878      	ldr	r0, [r7, #4]
 800e75e:	f000 fa1f 	bl	800eba0 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800e762:	683b      	ldr	r3, [r7, #0]
 800e764:	88db      	ldrh	r3, [r3, #6]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d104      	bne.n	800e774 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800e76a:	6878      	ldr	r0, [r7, #4]
 800e76c:	f000 fa76 	bl	800ec5c <USBD_CtlSendStatus>
 800e770:	e000      	b.n	800e774 <USBD_GetDescriptor+0x2c8>
    return;
 800e772:	bf00      	nop
    }
  }
}
 800e774:	3710      	adds	r7, #16
 800e776:	46bd      	mov	sp, r7
 800e778:	bd80      	pop	{r7, pc}
 800e77a:	bf00      	nop

0800e77c <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	b084      	sub	sp, #16
 800e780:	af00      	add	r7, sp, #0
 800e782:	6078      	str	r0, [r7, #4]
 800e784:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800e786:	683b      	ldr	r3, [r7, #0]
 800e788:	889b      	ldrh	r3, [r3, #4]
 800e78a:	2b00      	cmp	r3, #0
 800e78c:	d130      	bne.n	800e7f0 <USBD_SetAddress+0x74>
 800e78e:	683b      	ldr	r3, [r7, #0]
 800e790:	88db      	ldrh	r3, [r3, #6]
 800e792:	2b00      	cmp	r3, #0
 800e794:	d12c      	bne.n	800e7f0 <USBD_SetAddress+0x74>
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	885b      	ldrh	r3, [r3, #2]
 800e79a:	2b7f      	cmp	r3, #127	; 0x7f
 800e79c:	d828      	bhi.n	800e7f0 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800e79e:	683b      	ldr	r3, [r7, #0]
 800e7a0:	885b      	ldrh	r3, [r3, #2]
 800e7a2:	b2db      	uxtb	r3, r3
 800e7a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800e7a8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7aa:	687b      	ldr	r3, [r7, #4]
 800e7ac:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e7b0:	2b03      	cmp	r3, #3
 800e7b2:	d104      	bne.n	800e7be <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800e7b4:	6839      	ldr	r1, [r7, #0]
 800e7b6:	6878      	ldr	r0, [r7, #4]
 800e7b8:	f000 f988 	bl	800eacc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7bc:	e01c      	b.n	800e7f8 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800e7be:	687b      	ldr	r3, [r7, #4]
 800e7c0:	7bfa      	ldrb	r2, [r7, #15]
 800e7c2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800e7c6:	7bfb      	ldrb	r3, [r7, #15]
 800e7c8:	4619      	mov	r1, r3
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	f005 f973 	bl	8013ab6 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800e7d0:	6878      	ldr	r0, [r7, #4]
 800e7d2:	f000 fa43 	bl	800ec5c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800e7d6:	7bfb      	ldrb	r3, [r7, #15]
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d004      	beq.n	800e7e6 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	2202      	movs	r2, #2
 800e7e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7e4:	e008      	b.n	800e7f8 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	2201      	movs	r2, #1
 800e7ea:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e7ee:	e003      	b.n	800e7f8 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800e7f0:	6839      	ldr	r1, [r7, #0]
 800e7f2:	6878      	ldr	r0, [r7, #4]
 800e7f4:	f000 f96a 	bl	800eacc <USBD_CtlError>
  }
}
 800e7f8:	bf00      	nop
 800e7fa:	3710      	adds	r7, #16
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	bd80      	pop	{r7, pc}

0800e800 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e800:	b580      	push	{r7, lr}
 800e802:	b082      	sub	sp, #8
 800e804:	af00      	add	r7, sp, #0
 800e806:	6078      	str	r0, [r7, #4]
 800e808:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800e80a:	683b      	ldr	r3, [r7, #0]
 800e80c:	885b      	ldrh	r3, [r3, #2]
 800e80e:	b2da      	uxtb	r2, r3
 800e810:	4b41      	ldr	r3, [pc, #260]	; (800e918 <USBD_SetConfig+0x118>)
 800e812:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800e814:	4b40      	ldr	r3, [pc, #256]	; (800e918 <USBD_SetConfig+0x118>)
 800e816:	781b      	ldrb	r3, [r3, #0]
 800e818:	2b01      	cmp	r3, #1
 800e81a:	d904      	bls.n	800e826 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800e81c:	6839      	ldr	r1, [r7, #0]
 800e81e:	6878      	ldr	r0, [r7, #4]
 800e820:	f000 f954 	bl	800eacc <USBD_CtlError>
 800e824:	e075      	b.n	800e912 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800e826:	687b      	ldr	r3, [r7, #4]
 800e828:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e82c:	2b02      	cmp	r3, #2
 800e82e:	d002      	beq.n	800e836 <USBD_SetConfig+0x36>
 800e830:	2b03      	cmp	r3, #3
 800e832:	d023      	beq.n	800e87c <USBD_SetConfig+0x7c>
 800e834:	e062      	b.n	800e8fc <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800e836:	4b38      	ldr	r3, [pc, #224]	; (800e918 <USBD_SetConfig+0x118>)
 800e838:	781b      	ldrb	r3, [r3, #0]
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d01a      	beq.n	800e874 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800e83e:	4b36      	ldr	r3, [pc, #216]	; (800e918 <USBD_SetConfig+0x118>)
 800e840:	781b      	ldrb	r3, [r3, #0]
 800e842:	461a      	mov	r2, r3
 800e844:	687b      	ldr	r3, [r7, #4]
 800e846:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800e848:	687b      	ldr	r3, [r7, #4]
 800e84a:	2203      	movs	r2, #3
 800e84c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e850:	4b31      	ldr	r3, [pc, #196]	; (800e918 <USBD_SetConfig+0x118>)
 800e852:	781b      	ldrb	r3, [r3, #0]
 800e854:	4619      	mov	r1, r3
 800e856:	6878      	ldr	r0, [r7, #4]
 800e858:	f7ff f9bb 	bl	800dbd2 <USBD_SetClassConfig>
 800e85c:	4603      	mov	r3, r0
 800e85e:	2b02      	cmp	r3, #2
 800e860:	d104      	bne.n	800e86c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800e862:	6839      	ldr	r1, [r7, #0]
 800e864:	6878      	ldr	r0, [r7, #4]
 800e866:	f000 f931 	bl	800eacc <USBD_CtlError>
            return;
 800e86a:	e052      	b.n	800e912 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800e86c:	6878      	ldr	r0, [r7, #4]
 800e86e:	f000 f9f5 	bl	800ec5c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e872:	e04e      	b.n	800e912 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e874:	6878      	ldr	r0, [r7, #4]
 800e876:	f000 f9f1 	bl	800ec5c <USBD_CtlSendStatus>
        break;
 800e87a:	e04a      	b.n	800e912 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800e87c:	4b26      	ldr	r3, [pc, #152]	; (800e918 <USBD_SetConfig+0x118>)
 800e87e:	781b      	ldrb	r3, [r3, #0]
 800e880:	2b00      	cmp	r3, #0
 800e882:	d112      	bne.n	800e8aa <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	2202      	movs	r2, #2
 800e888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800e88c:	4b22      	ldr	r3, [pc, #136]	; (800e918 <USBD_SetConfig+0x118>)
 800e88e:	781b      	ldrb	r3, [r3, #0]
 800e890:	461a      	mov	r2, r3
 800e892:	687b      	ldr	r3, [r7, #4]
 800e894:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800e896:	4b20      	ldr	r3, [pc, #128]	; (800e918 <USBD_SetConfig+0x118>)
 800e898:	781b      	ldrb	r3, [r3, #0]
 800e89a:	4619      	mov	r1, r3
 800e89c:	6878      	ldr	r0, [r7, #4]
 800e89e:	f7ff f9b7 	bl	800dc10 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800e8a2:	6878      	ldr	r0, [r7, #4]
 800e8a4:	f000 f9da 	bl	800ec5c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800e8a8:	e033      	b.n	800e912 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800e8aa:	4b1b      	ldr	r3, [pc, #108]	; (800e918 <USBD_SetConfig+0x118>)
 800e8ac:	781b      	ldrb	r3, [r3, #0]
 800e8ae:	461a      	mov	r2, r3
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	685b      	ldr	r3, [r3, #4]
 800e8b4:	429a      	cmp	r2, r3
 800e8b6:	d01d      	beq.n	800e8f4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	685b      	ldr	r3, [r3, #4]
 800e8bc:	b2db      	uxtb	r3, r3
 800e8be:	4619      	mov	r1, r3
 800e8c0:	6878      	ldr	r0, [r7, #4]
 800e8c2:	f7ff f9a5 	bl	800dc10 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800e8c6:	4b14      	ldr	r3, [pc, #80]	; (800e918 <USBD_SetConfig+0x118>)
 800e8c8:	781b      	ldrb	r3, [r3, #0]
 800e8ca:	461a      	mov	r2, r3
 800e8cc:	687b      	ldr	r3, [r7, #4]
 800e8ce:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800e8d0:	4b11      	ldr	r3, [pc, #68]	; (800e918 <USBD_SetConfig+0x118>)
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	4619      	mov	r1, r3
 800e8d6:	6878      	ldr	r0, [r7, #4]
 800e8d8:	f7ff f97b 	bl	800dbd2 <USBD_SetClassConfig>
 800e8dc:	4603      	mov	r3, r0
 800e8de:	2b02      	cmp	r3, #2
 800e8e0:	d104      	bne.n	800e8ec <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800e8e2:	6839      	ldr	r1, [r7, #0]
 800e8e4:	6878      	ldr	r0, [r7, #4]
 800e8e6:	f000 f8f1 	bl	800eacc <USBD_CtlError>
            return;
 800e8ea:	e012      	b.n	800e912 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e8ec:	6878      	ldr	r0, [r7, #4]
 800e8ee:	f000 f9b5 	bl	800ec5c <USBD_CtlSendStatus>
        break;
 800e8f2:	e00e      	b.n	800e912 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800e8f4:	6878      	ldr	r0, [r7, #4]
 800e8f6:	f000 f9b1 	bl	800ec5c <USBD_CtlSendStatus>
        break;
 800e8fa:	e00a      	b.n	800e912 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800e8fc:	6839      	ldr	r1, [r7, #0]
 800e8fe:	6878      	ldr	r0, [r7, #4]
 800e900:	f000 f8e4 	bl	800eacc <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800e904:	4b04      	ldr	r3, [pc, #16]	; (800e918 <USBD_SetConfig+0x118>)
 800e906:	781b      	ldrb	r3, [r3, #0]
 800e908:	4619      	mov	r1, r3
 800e90a:	6878      	ldr	r0, [r7, #4]
 800e90c:	f7ff f980 	bl	800dc10 <USBD_ClrClassConfig>
        break;
 800e910:	bf00      	nop
    }
  }
}
 800e912:	3708      	adds	r7, #8
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}
 800e918:	20000468 	.word	0x20000468

0800e91c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e91c:	b580      	push	{r7, lr}
 800e91e:	b082      	sub	sp, #8
 800e920:	af00      	add	r7, sp, #0
 800e922:	6078      	str	r0, [r7, #4]
 800e924:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800e926:	683b      	ldr	r3, [r7, #0]
 800e928:	88db      	ldrh	r3, [r3, #6]
 800e92a:	2b01      	cmp	r3, #1
 800e92c:	d004      	beq.n	800e938 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800e92e:	6839      	ldr	r1, [r7, #0]
 800e930:	6878      	ldr	r0, [r7, #4]
 800e932:	f000 f8cb 	bl	800eacc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800e936:	e021      	b.n	800e97c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e93e:	2b01      	cmp	r3, #1
 800e940:	db17      	blt.n	800e972 <USBD_GetConfig+0x56>
 800e942:	2b02      	cmp	r3, #2
 800e944:	dd02      	ble.n	800e94c <USBD_GetConfig+0x30>
 800e946:	2b03      	cmp	r3, #3
 800e948:	d00b      	beq.n	800e962 <USBD_GetConfig+0x46>
 800e94a:	e012      	b.n	800e972 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	2200      	movs	r2, #0
 800e950:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800e952:	687b      	ldr	r3, [r7, #4]
 800e954:	3308      	adds	r3, #8
 800e956:	2201      	movs	r2, #1
 800e958:	4619      	mov	r1, r3
 800e95a:	6878      	ldr	r0, [r7, #4]
 800e95c:	f000 f920 	bl	800eba0 <USBD_CtlSendData>
        break;
 800e960:	e00c      	b.n	800e97c <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800e962:	687b      	ldr	r3, [r7, #4]
 800e964:	3304      	adds	r3, #4
 800e966:	2201      	movs	r2, #1
 800e968:	4619      	mov	r1, r3
 800e96a:	6878      	ldr	r0, [r7, #4]
 800e96c:	f000 f918 	bl	800eba0 <USBD_CtlSendData>
        break;
 800e970:	e004      	b.n	800e97c <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800e972:	6839      	ldr	r1, [r7, #0]
 800e974:	6878      	ldr	r0, [r7, #4]
 800e976:	f000 f8a9 	bl	800eacc <USBD_CtlError>
        break;
 800e97a:	bf00      	nop
}
 800e97c:	bf00      	nop
 800e97e:	3708      	adds	r7, #8
 800e980:	46bd      	mov	sp, r7
 800e982:	bd80      	pop	{r7, pc}

0800e984 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e984:	b580      	push	{r7, lr}
 800e986:	b082      	sub	sp, #8
 800e988:	af00      	add	r7, sp, #0
 800e98a:	6078      	str	r0, [r7, #4]
 800e98c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800e98e:	687b      	ldr	r3, [r7, #4]
 800e990:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e994:	3b01      	subs	r3, #1
 800e996:	2b02      	cmp	r3, #2
 800e998:	d81e      	bhi.n	800e9d8 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800e99a:	683b      	ldr	r3, [r7, #0]
 800e99c:	88db      	ldrh	r3, [r3, #6]
 800e99e:	2b02      	cmp	r3, #2
 800e9a0:	d004      	beq.n	800e9ac <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800e9a2:	6839      	ldr	r1, [r7, #0]
 800e9a4:	6878      	ldr	r0, [r7, #4]
 800e9a6:	f000 f891 	bl	800eacc <USBD_CtlError>
        break;
 800e9aa:	e01a      	b.n	800e9e2 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	2201      	movs	r2, #1
 800e9b0:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800e9b8:	2b00      	cmp	r3, #0
 800e9ba:	d005      	beq.n	800e9c8 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	68db      	ldr	r3, [r3, #12]
 800e9c0:	f043 0202 	orr.w	r2, r3, #2
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800e9c8:	687b      	ldr	r3, [r7, #4]
 800e9ca:	330c      	adds	r3, #12
 800e9cc:	2202      	movs	r2, #2
 800e9ce:	4619      	mov	r1, r3
 800e9d0:	6878      	ldr	r0, [r7, #4]
 800e9d2:	f000 f8e5 	bl	800eba0 <USBD_CtlSendData>
      break;
 800e9d6:	e004      	b.n	800e9e2 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800e9d8:	6839      	ldr	r1, [r7, #0]
 800e9da:	6878      	ldr	r0, [r7, #4]
 800e9dc:	f000 f876 	bl	800eacc <USBD_CtlError>
      break;
 800e9e0:	bf00      	nop
  }
}
 800e9e2:	bf00      	nop
 800e9e4:	3708      	adds	r7, #8
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}

0800e9ea <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800e9ea:	b580      	push	{r7, lr}
 800e9ec:	b082      	sub	sp, #8
 800e9ee:	af00      	add	r7, sp, #0
 800e9f0:	6078      	str	r0, [r7, #4]
 800e9f2:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800e9f4:	683b      	ldr	r3, [r7, #0]
 800e9f6:	885b      	ldrh	r3, [r3, #2]
 800e9f8:	2b01      	cmp	r3, #1
 800e9fa:	d106      	bne.n	800ea0a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	2201      	movs	r2, #1
 800ea00:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800ea04:	6878      	ldr	r0, [r7, #4]
 800ea06:	f000 f929 	bl	800ec5c <USBD_CtlSendStatus>
  }
}
 800ea0a:	bf00      	nop
 800ea0c:	3708      	adds	r7, #8
 800ea0e:	46bd      	mov	sp, r7
 800ea10:	bd80      	pop	{r7, pc}

0800ea12 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800ea12:	b580      	push	{r7, lr}
 800ea14:	b082      	sub	sp, #8
 800ea16:	af00      	add	r7, sp, #0
 800ea18:	6078      	str	r0, [r7, #4]
 800ea1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ea22:	3b01      	subs	r3, #1
 800ea24:	2b02      	cmp	r3, #2
 800ea26:	d80b      	bhi.n	800ea40 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ea28:	683b      	ldr	r3, [r7, #0]
 800ea2a:	885b      	ldrh	r3, [r3, #2]
 800ea2c:	2b01      	cmp	r3, #1
 800ea2e:	d10c      	bne.n	800ea4a <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800ea30:	687b      	ldr	r3, [r7, #4]
 800ea32:	2200      	movs	r2, #0
 800ea34:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800ea38:	6878      	ldr	r0, [r7, #4]
 800ea3a:	f000 f90f 	bl	800ec5c <USBD_CtlSendStatus>
      }
      break;
 800ea3e:	e004      	b.n	800ea4a <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800ea40:	6839      	ldr	r1, [r7, #0]
 800ea42:	6878      	ldr	r0, [r7, #4]
 800ea44:	f000 f842 	bl	800eacc <USBD_CtlError>
      break;
 800ea48:	e000      	b.n	800ea4c <USBD_ClrFeature+0x3a>
      break;
 800ea4a:	bf00      	nop
  }
}
 800ea4c:	bf00      	nop
 800ea4e:	3708      	adds	r7, #8
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ea54:	b480      	push	{r7}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	6078      	str	r0, [r7, #4]
 800ea5c:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800ea5e:	683b      	ldr	r3, [r7, #0]
 800ea60:	781a      	ldrb	r2, [r3, #0]
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	785a      	ldrb	r2, [r3, #1]
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800ea6e:	683b      	ldr	r3, [r7, #0]
 800ea70:	3302      	adds	r3, #2
 800ea72:	781b      	ldrb	r3, [r3, #0]
 800ea74:	b29a      	uxth	r2, r3
 800ea76:	683b      	ldr	r3, [r7, #0]
 800ea78:	3303      	adds	r3, #3
 800ea7a:	781b      	ldrb	r3, [r3, #0]
 800ea7c:	b29b      	uxth	r3, r3
 800ea7e:	021b      	lsls	r3, r3, #8
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	4413      	add	r3, r2
 800ea84:	b29a      	uxth	r2, r3
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800ea8a:	683b      	ldr	r3, [r7, #0]
 800ea8c:	3304      	adds	r3, #4
 800ea8e:	781b      	ldrb	r3, [r3, #0]
 800ea90:	b29a      	uxth	r2, r3
 800ea92:	683b      	ldr	r3, [r7, #0]
 800ea94:	3305      	adds	r3, #5
 800ea96:	781b      	ldrb	r3, [r3, #0]
 800ea98:	b29b      	uxth	r3, r3
 800ea9a:	021b      	lsls	r3, r3, #8
 800ea9c:	b29b      	uxth	r3, r3
 800ea9e:	4413      	add	r3, r2
 800eaa0:	b29a      	uxth	r2, r3
 800eaa2:	687b      	ldr	r3, [r7, #4]
 800eaa4:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800eaa6:	683b      	ldr	r3, [r7, #0]
 800eaa8:	3306      	adds	r3, #6
 800eaaa:	781b      	ldrb	r3, [r3, #0]
 800eaac:	b29a      	uxth	r2, r3
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	3307      	adds	r3, #7
 800eab2:	781b      	ldrb	r3, [r3, #0]
 800eab4:	b29b      	uxth	r3, r3
 800eab6:	021b      	lsls	r3, r3, #8
 800eab8:	b29b      	uxth	r3, r3
 800eaba:	4413      	add	r3, r2
 800eabc:	b29a      	uxth	r2, r3
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	80da      	strh	r2, [r3, #6]

}
 800eac2:	bf00      	nop
 800eac4:	370c      	adds	r7, #12
 800eac6:	46bd      	mov	sp, r7
 800eac8:	bc80      	pop	{r7}
 800eaca:	4770      	bx	lr

0800eacc <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	b082      	sub	sp, #8
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
 800ead4:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800ead6:	2180      	movs	r1, #128	; 0x80
 800ead8:	6878      	ldr	r0, [r7, #4]
 800eada:	f004 ff83 	bl	80139e4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800eade:	2100      	movs	r1, #0
 800eae0:	6878      	ldr	r0, [r7, #4]
 800eae2:	f004 ff7f 	bl	80139e4 <USBD_LL_StallEP>
}
 800eae6:	bf00      	nop
 800eae8:	3708      	adds	r7, #8
 800eaea:	46bd      	mov	sp, r7
 800eaec:	bd80      	pop	{r7, pc}

0800eaee <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eaee:	b580      	push	{r7, lr}
 800eaf0:	b086      	sub	sp, #24
 800eaf2:	af00      	add	r7, sp, #0
 800eaf4:	60f8      	str	r0, [r7, #12]
 800eaf6:	60b9      	str	r1, [r7, #8]
 800eaf8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800eafa:	2300      	movs	r3, #0
 800eafc:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d032      	beq.n	800eb6a <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800eb04:	68f8      	ldr	r0, [r7, #12]
 800eb06:	f000 f834 	bl	800eb72 <USBD_GetLen>
 800eb0a:	4603      	mov	r3, r0
 800eb0c:	3301      	adds	r3, #1
 800eb0e:	b29b      	uxth	r3, r3
 800eb10:	005b      	lsls	r3, r3, #1
 800eb12:	b29a      	uxth	r2, r3
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800eb18:	7dfb      	ldrb	r3, [r7, #23]
 800eb1a:	1c5a      	adds	r2, r3, #1
 800eb1c:	75fa      	strb	r2, [r7, #23]
 800eb1e:	461a      	mov	r2, r3
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	4413      	add	r3, r2
 800eb24:	687a      	ldr	r2, [r7, #4]
 800eb26:	7812      	ldrb	r2, [r2, #0]
 800eb28:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800eb2a:	7dfb      	ldrb	r3, [r7, #23]
 800eb2c:	1c5a      	adds	r2, r3, #1
 800eb2e:	75fa      	strb	r2, [r7, #23]
 800eb30:	461a      	mov	r2, r3
 800eb32:	68bb      	ldr	r3, [r7, #8]
 800eb34:	4413      	add	r3, r2
 800eb36:	2203      	movs	r2, #3
 800eb38:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800eb3a:	e012      	b.n	800eb62 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	1c5a      	adds	r2, r3, #1
 800eb40:	60fa      	str	r2, [r7, #12]
 800eb42:	7dfa      	ldrb	r2, [r7, #23]
 800eb44:	1c51      	adds	r1, r2, #1
 800eb46:	75f9      	strb	r1, [r7, #23]
 800eb48:	4611      	mov	r1, r2
 800eb4a:	68ba      	ldr	r2, [r7, #8]
 800eb4c:	440a      	add	r2, r1
 800eb4e:	781b      	ldrb	r3, [r3, #0]
 800eb50:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800eb52:	7dfb      	ldrb	r3, [r7, #23]
 800eb54:	1c5a      	adds	r2, r3, #1
 800eb56:	75fa      	strb	r2, [r7, #23]
 800eb58:	461a      	mov	r2, r3
 800eb5a:	68bb      	ldr	r3, [r7, #8]
 800eb5c:	4413      	add	r3, r2
 800eb5e:	2200      	movs	r2, #0
 800eb60:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800eb62:	68fb      	ldr	r3, [r7, #12]
 800eb64:	781b      	ldrb	r3, [r3, #0]
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d1e8      	bne.n	800eb3c <USBD_GetString+0x4e>
    }
  }
}
 800eb6a:	bf00      	nop
 800eb6c:	3718      	adds	r7, #24
 800eb6e:	46bd      	mov	sp, r7
 800eb70:	bd80      	pop	{r7, pc}

0800eb72 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800eb72:	b480      	push	{r7}
 800eb74:	b085      	sub	sp, #20
 800eb76:	af00      	add	r7, sp, #0
 800eb78:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800eb7a:	2300      	movs	r3, #0
 800eb7c:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800eb7e:	e005      	b.n	800eb8c <USBD_GetLen+0x1a>
  {
    len++;
 800eb80:	7bfb      	ldrb	r3, [r7, #15]
 800eb82:	3301      	adds	r3, #1
 800eb84:	73fb      	strb	r3, [r7, #15]
    buf++;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	3301      	adds	r3, #1
 800eb8a:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800eb8c:	687b      	ldr	r3, [r7, #4]
 800eb8e:	781b      	ldrb	r3, [r3, #0]
 800eb90:	2b00      	cmp	r3, #0
 800eb92:	d1f5      	bne.n	800eb80 <USBD_GetLen+0xe>
  }

  return len;
 800eb94:	7bfb      	ldrb	r3, [r7, #15]
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3714      	adds	r7, #20
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bc80      	pop	{r7}
 800eb9e:	4770      	bx	lr

0800eba0 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800eba0:	b580      	push	{r7, lr}
 800eba2:	b084      	sub	sp, #16
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	60f8      	str	r0, [r7, #12]
 800eba8:	60b9      	str	r1, [r7, #8]
 800ebaa:	4613      	mov	r3, r2
 800ebac:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ebae:	68fb      	ldr	r3, [r7, #12]
 800ebb0:	2202      	movs	r2, #2
 800ebb2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800ebb6:	88fa      	ldrh	r2, [r7, #6]
 800ebb8:	68fb      	ldr	r3, [r7, #12]
 800ebba:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800ebbc:	88fa      	ldrh	r2, [r7, #6]
 800ebbe:	68fb      	ldr	r3, [r7, #12]
 800ebc0:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebc2:	88fb      	ldrh	r3, [r7, #6]
 800ebc4:	68ba      	ldr	r2, [r7, #8]
 800ebc6:	2100      	movs	r1, #0
 800ebc8:	68f8      	ldr	r0, [r7, #12]
 800ebca:	f004 ff93 	bl	8013af4 <USBD_LL_Transmit>

  return USBD_OK;
 800ebce:	2300      	movs	r3, #0
}
 800ebd0:	4618      	mov	r0, r3
 800ebd2:	3710      	adds	r7, #16
 800ebd4:	46bd      	mov	sp, r7
 800ebd6:	bd80      	pop	{r7, pc}

0800ebd8 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b084      	sub	sp, #16
 800ebdc:	af00      	add	r7, sp, #0
 800ebde:	60f8      	str	r0, [r7, #12]
 800ebe0:	60b9      	str	r1, [r7, #8]
 800ebe2:	4613      	mov	r3, r2
 800ebe4:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ebe6:	88fb      	ldrh	r3, [r7, #6]
 800ebe8:	68ba      	ldr	r2, [r7, #8]
 800ebea:	2100      	movs	r1, #0
 800ebec:	68f8      	ldr	r0, [r7, #12]
 800ebee:	f004 ff81 	bl	8013af4 <USBD_LL_Transmit>

  return USBD_OK;
 800ebf2:	2300      	movs	r3, #0
}
 800ebf4:	4618      	mov	r0, r3
 800ebf6:	3710      	adds	r7, #16
 800ebf8:	46bd      	mov	sp, r7
 800ebfa:	bd80      	pop	{r7, pc}

0800ebfc <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800ebfc:	b580      	push	{r7, lr}
 800ebfe:	b084      	sub	sp, #16
 800ec00:	af00      	add	r7, sp, #0
 800ec02:	60f8      	str	r0, [r7, #12]
 800ec04:	60b9      	str	r1, [r7, #8]
 800ec06:	4613      	mov	r3, r2
 800ec08:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	2203      	movs	r2, #3
 800ec0e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800ec12:	88fa      	ldrh	r2, [r7, #6]
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800ec1a:	88fa      	ldrh	r2, [r7, #6]
 800ec1c:	68fb      	ldr	r3, [r7, #12]
 800ec1e:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec22:	88fb      	ldrh	r3, [r7, #6]
 800ec24:	68ba      	ldr	r2, [r7, #8]
 800ec26:	2100      	movs	r1, #0
 800ec28:	68f8      	ldr	r0, [r7, #12]
 800ec2a:	f004 ff86 	bl	8013b3a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec2e:	2300      	movs	r3, #0
}
 800ec30:	4618      	mov	r0, r3
 800ec32:	3710      	adds	r7, #16
 800ec34:	46bd      	mov	sp, r7
 800ec36:	bd80      	pop	{r7, pc}

0800ec38 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b084      	sub	sp, #16
 800ec3c:	af00      	add	r7, sp, #0
 800ec3e:	60f8      	str	r0, [r7, #12]
 800ec40:	60b9      	str	r1, [r7, #8]
 800ec42:	4613      	mov	r3, r2
 800ec44:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ec46:	88fb      	ldrh	r3, [r7, #6]
 800ec48:	68ba      	ldr	r2, [r7, #8]
 800ec4a:	2100      	movs	r1, #0
 800ec4c:	68f8      	ldr	r0, [r7, #12]
 800ec4e:	f004 ff74 	bl	8013b3a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec52:	2300      	movs	r3, #0
}
 800ec54:	4618      	mov	r0, r3
 800ec56:	3710      	adds	r7, #16
 800ec58:	46bd      	mov	sp, r7
 800ec5a:	bd80      	pop	{r7, pc}

0800ec5c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b082      	sub	sp, #8
 800ec60:	af00      	add	r7, sp, #0
 800ec62:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2204      	movs	r2, #4
 800ec68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	2200      	movs	r2, #0
 800ec70:	2100      	movs	r1, #0
 800ec72:	6878      	ldr	r0, [r7, #4]
 800ec74:	f004 ff3e 	bl	8013af4 <USBD_LL_Transmit>

  return USBD_OK;
 800ec78:	2300      	movs	r3, #0
}
 800ec7a:	4618      	mov	r0, r3
 800ec7c:	3708      	adds	r7, #8
 800ec7e:	46bd      	mov	sp, r7
 800ec80:	bd80      	pop	{r7, pc}

0800ec82 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ec82:	b580      	push	{r7, lr}
 800ec84:	b082      	sub	sp, #8
 800ec86:	af00      	add	r7, sp, #0
 800ec88:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ec8a:	687b      	ldr	r3, [r7, #4]
 800ec8c:	2205      	movs	r2, #5
 800ec8e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ec92:	2300      	movs	r3, #0
 800ec94:	2200      	movs	r2, #0
 800ec96:	2100      	movs	r1, #0
 800ec98:	6878      	ldr	r0, [r7, #4]
 800ec9a:	f004 ff4e 	bl	8013b3a <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ec9e:	2300      	movs	r3, #0
}
 800eca0:	4618      	mov	r0, r3
 800eca2:	3708      	adds	r7, #8
 800eca4:	46bd      	mov	sp, r7
 800eca6:	bd80      	pop	{r7, pc}

0800eca8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800eca8:	b480      	push	{r7}
 800ecaa:	b087      	sub	sp, #28
 800ecac:	af00      	add	r7, sp, #0
 800ecae:	60f8      	str	r0, [r7, #12]
 800ecb0:	60b9      	str	r1, [r7, #8]
 800ecb2:	4613      	mov	r3, r2
 800ecb4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800ecb6:	2301      	movs	r3, #1
 800ecb8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800ecba:	2300      	movs	r3, #0
 800ecbc:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800ecbe:	4b1e      	ldr	r3, [pc, #120]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecc0:	7a5b      	ldrb	r3, [r3, #9]
 800ecc2:	b2db      	uxtb	r3, r3
 800ecc4:	2b01      	cmp	r3, #1
 800ecc6:	d831      	bhi.n	800ed2c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800ecc8:	4b1b      	ldr	r3, [pc, #108]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecca:	7a5b      	ldrb	r3, [r3, #9]
 800eccc:	b2db      	uxtb	r3, r3
 800ecce:	461a      	mov	r2, r3
 800ecd0:	4b19      	ldr	r3, [pc, #100]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecd2:	2100      	movs	r1, #0
 800ecd4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 800ecd6:	4b18      	ldr	r3, [pc, #96]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecd8:	7a5b      	ldrb	r3, [r3, #9]
 800ecda:	b2db      	uxtb	r3, r3
 800ecdc:	4a16      	ldr	r2, [pc, #88]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecde:	009b      	lsls	r3, r3, #2
 800ece0:	4413      	add	r3, r2
 800ece2:	68fa      	ldr	r2, [r7, #12]
 800ece4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 800ece6:	4b14      	ldr	r3, [pc, #80]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ece8:	7a5b      	ldrb	r3, [r3, #9]
 800ecea:	b2db      	uxtb	r3, r3
 800ecec:	461a      	mov	r2, r3
 800ecee:	4b12      	ldr	r3, [pc, #72]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecf0:	4413      	add	r3, r2
 800ecf2:	79fa      	ldrb	r2, [r7, #7]
 800ecf4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800ecf6:	4b10      	ldr	r3, [pc, #64]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ecf8:	7a5b      	ldrb	r3, [r3, #9]
 800ecfa:	b2db      	uxtb	r3, r3
 800ecfc:	1c5a      	adds	r2, r3, #1
 800ecfe:	b2d1      	uxtb	r1, r2
 800ed00:	4a0d      	ldr	r2, [pc, #52]	; (800ed38 <FATFS_LinkDriverEx+0x90>)
 800ed02:	7251      	strb	r1, [r2, #9]
 800ed04:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800ed06:	7dbb      	ldrb	r3, [r7, #22]
 800ed08:	3330      	adds	r3, #48	; 0x30
 800ed0a:	b2da      	uxtb	r2, r3
 800ed0c:	68bb      	ldr	r3, [r7, #8]
 800ed0e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800ed10:	68bb      	ldr	r3, [r7, #8]
 800ed12:	3301      	adds	r3, #1
 800ed14:	223a      	movs	r2, #58	; 0x3a
 800ed16:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800ed18:	68bb      	ldr	r3, [r7, #8]
 800ed1a:	3302      	adds	r3, #2
 800ed1c:	222f      	movs	r2, #47	; 0x2f
 800ed1e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800ed20:	68bb      	ldr	r3, [r7, #8]
 800ed22:	3303      	adds	r3, #3
 800ed24:	2200      	movs	r2, #0
 800ed26:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800ed28:	2300      	movs	r3, #0
 800ed2a:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 800ed2c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ed2e:	4618      	mov	r0, r3
 800ed30:	371c      	adds	r7, #28
 800ed32:	46bd      	mov	sp, r7
 800ed34:	bc80      	pop	{r7}
 800ed36:	4770      	bx	lr
 800ed38:	2000046c 	.word	0x2000046c

0800ed3c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 800ed3c:	b580      	push	{r7, lr}
 800ed3e:	b082      	sub	sp, #8
 800ed40:	af00      	add	r7, sp, #0
 800ed42:	6078      	str	r0, [r7, #4]
 800ed44:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800ed46:	2200      	movs	r2, #0
 800ed48:	6839      	ldr	r1, [r7, #0]
 800ed4a:	6878      	ldr	r0, [r7, #4]
 800ed4c:	f7ff ffac 	bl	800eca8 <FATFS_LinkDriverEx>
 800ed50:	4603      	mov	r3, r0
}
 800ed52:	4618      	mov	r0, r3
 800ed54:	3708      	adds	r7, #8
 800ed56:	46bd      	mov	sp, r7
 800ed58:	bd80      	pop	{r7, pc}
	...

0800ed5c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used 
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800ed5c:	b580      	push	{r7, lr}
 800ed5e:	b082      	sub	sp, #8
 800ed60:	af00      	add	r7, sp, #0
 800ed62:	4603      	mov	r3, r0
 800ed64:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800ed66:	4b0b      	ldr	r3, [pc, #44]	; (800ed94 <SD_initialize+0x38>)
 800ed68:	2201      	movs	r2, #1
 800ed6a:	701a      	strb	r2, [r3, #0]
  
  /* Configure the uSD device */
  if(BSP_SD_Init() == MSD_OK)
 800ed6c:	f7fd ff0c 	bl	800cb88 <BSP_SD_Init>
 800ed70:	4603      	mov	r3, r0
 800ed72:	2b00      	cmp	r3, #0
 800ed74:	d107      	bne.n	800ed86 <SD_initialize+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800ed76:	4b07      	ldr	r3, [pc, #28]	; (800ed94 <SD_initialize+0x38>)
 800ed78:	781b      	ldrb	r3, [r3, #0]
 800ed7a:	b2db      	uxtb	r3, r3
 800ed7c:	f023 0301 	bic.w	r3, r3, #1
 800ed80:	b2da      	uxtb	r2, r3
 800ed82:	4b04      	ldr	r3, [pc, #16]	; (800ed94 <SD_initialize+0x38>)
 800ed84:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800ed86:	4b03      	ldr	r3, [pc, #12]	; (800ed94 <SD_initialize+0x38>)
 800ed88:	781b      	ldrb	r3, [r3, #0]
 800ed8a:	b2db      	uxtb	r3, r3
}
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	3708      	adds	r7, #8
 800ed90:	46bd      	mov	sp, r7
 800ed92:	bd80      	pop	{r7, pc}
 800ed94:	2000011f 	.word	0x2000011f

0800ed98 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b082      	sub	sp, #8
 800ed9c:	af00      	add	r7, sp, #0
 800ed9e:	4603      	mov	r3, r0
 800eda0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800eda2:	4b0b      	ldr	r3, [pc, #44]	; (800edd0 <SD_status+0x38>)
 800eda4:	2201      	movs	r2, #1
 800eda6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800eda8:	f7fd ff50 	bl	800cc4c <BSP_SD_GetCardState>
 800edac:	4603      	mov	r3, r0
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d107      	bne.n	800edc2 <SD_status+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800edb2:	4b07      	ldr	r3, [pc, #28]	; (800edd0 <SD_status+0x38>)
 800edb4:	781b      	ldrb	r3, [r3, #0]
 800edb6:	b2db      	uxtb	r3, r3
 800edb8:	f023 0301 	bic.w	r3, r3, #1
 800edbc:	b2da      	uxtb	r2, r3
 800edbe:	4b04      	ldr	r3, [pc, #16]	; (800edd0 <SD_status+0x38>)
 800edc0:	701a      	strb	r2, [r3, #0]
  }
  
  return Stat;
 800edc2:	4b03      	ldr	r3, [pc, #12]	; (800edd0 <SD_status+0x38>)
 800edc4:	781b      	ldrb	r3, [r3, #0]
 800edc6:	b2db      	uxtb	r3, r3
}
 800edc8:	4618      	mov	r0, r3
 800edca:	3708      	adds	r7, #8
 800edcc:	46bd      	mov	sp, r7
 800edce:	bd80      	pop	{r7, pc}
 800edd0:	2000011f 	.word	0x2000011f

0800edd4 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800edd4:	b580      	push	{r7, lr}
 800edd6:	b086      	sub	sp, #24
 800edd8:	af00      	add	r7, sp, #0
 800edda:	60b9      	str	r1, [r7, #8]
 800eddc:	607a      	str	r2, [r7, #4]
 800edde:	603b      	str	r3, [r7, #0]
 800ede0:	4603      	mov	r3, r0
 800ede2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ede4:	2301      	movs	r3, #1
 800ede6:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800ede8:	4b0f      	ldr	r3, [pc, #60]	; (800ee28 <SD_read+0x54>)
 800edea:	613b      	str	r3, [r7, #16]

  if(BSP_SD_ReadBlocks((uint32_t*)buff, 
 800edec:	4b0f      	ldr	r3, [pc, #60]	; (800ee2c <SD_read+0x58>)
 800edee:	683a      	ldr	r2, [r7, #0]
 800edf0:	6879      	ldr	r1, [r7, #4]
 800edf2:	68b8      	ldr	r0, [r7, #8]
 800edf4:	f7fd feee 	bl	800cbd4 <BSP_SD_ReadBlocks>
 800edf8:	4603      	mov	r3, r0
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d10e      	bne.n	800ee1c <SD_read+0x48>
                       (uint32_t) (sector), 
                       count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800edfe:	e006      	b.n	800ee0e <SD_read+0x3a>
    {
      if (timeout-- == 0)
 800ee00:	693b      	ldr	r3, [r7, #16]
 800ee02:	1e5a      	subs	r2, r3, #1
 800ee04:	613a      	str	r2, [r7, #16]
 800ee06:	2b00      	cmp	r3, #0
 800ee08:	d101      	bne.n	800ee0e <SD_read+0x3a>
      {
        return RES_ERROR;
 800ee0a:	2301      	movs	r3, #1
 800ee0c:	e007      	b.n	800ee1e <SD_read+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee0e:	f7fd ff1d 	bl	800cc4c <BSP_SD_GetCardState>
 800ee12:	4603      	mov	r3, r0
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d1f3      	bne.n	800ee00 <SD_read+0x2c>
      }
    }
    res = RES_OK;
 800ee18:	2300      	movs	r3, #0
 800ee1a:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800ee1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee1e:	4618      	mov	r0, r3
 800ee20:	3718      	adds	r7, #24
 800ee22:	46bd      	mov	sp, r7
 800ee24:	bd80      	pop	{r7, pc}
 800ee26:	bf00      	nop
 800ee28:	000186a0 	.word	0x000186a0
 800ee2c:	05f5e100 	.word	0x05f5e100

0800ee30 <SD_write>:
  * @param  count: Number of sectors to write (1..128)
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800ee30:	b580      	push	{r7, lr}
 800ee32:	b086      	sub	sp, #24
 800ee34:	af00      	add	r7, sp, #0
 800ee36:	60b9      	str	r1, [r7, #8]
 800ee38:	607a      	str	r2, [r7, #4]
 800ee3a:	603b      	str	r3, [r7, #0]
 800ee3c:	4603      	mov	r3, r0
 800ee3e:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800ee40:	2301      	movs	r3, #1
 800ee42:	75fb      	strb	r3, [r7, #23]
  uint32_t timeout = 100000;
 800ee44:	4b0f      	ldr	r3, [pc, #60]	; (800ee84 <SD_write+0x54>)
 800ee46:	613b      	str	r3, [r7, #16]

  if(BSP_SD_WriteBlocks((uint32_t*)buff, 
 800ee48:	4b0f      	ldr	r3, [pc, #60]	; (800ee88 <SD_write+0x58>)
 800ee4a:	683a      	ldr	r2, [r7, #0]
 800ee4c:	6879      	ldr	r1, [r7, #4]
 800ee4e:	68b8      	ldr	r0, [r7, #8]
 800ee50:	f7fd fede 	bl	800cc10 <BSP_SD_WriteBlocks>
 800ee54:	4603      	mov	r3, r0
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d10e      	bne.n	800ee78 <SD_write+0x48>
                        (uint32_t)(sector), 
                        count, SD_DATATIMEOUT) == MSD_OK)
  {
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee5a:	e006      	b.n	800ee6a <SD_write+0x3a>
    {
      if (timeout-- == 0)
 800ee5c:	693b      	ldr	r3, [r7, #16]
 800ee5e:	1e5a      	subs	r2, r3, #1
 800ee60:	613a      	str	r2, [r7, #16]
 800ee62:	2b00      	cmp	r3, #0
 800ee64:	d101      	bne.n	800ee6a <SD_write+0x3a>
      {
        return RES_ERROR;
 800ee66:	2301      	movs	r3, #1
 800ee68:	e007      	b.n	800ee7a <SD_write+0x4a>
    while(BSP_SD_GetCardState()!= MSD_OK)
 800ee6a:	f7fd feef 	bl	800cc4c <BSP_SD_GetCardState>
 800ee6e:	4603      	mov	r3, r0
 800ee70:	2b00      	cmp	r3, #0
 800ee72:	d1f3      	bne.n	800ee5c <SD_write+0x2c>
      }
    }    
    res = RES_OK;
 800ee74:	2300      	movs	r3, #0
 800ee76:	75fb      	strb	r3, [r7, #23]
  }
  
  return res;
 800ee78:	7dfb      	ldrb	r3, [r7, #23]
}
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	3718      	adds	r7, #24
 800ee7e:	46bd      	mov	sp, r7
 800ee80:	bd80      	pop	{r7, pc}
 800ee82:	bf00      	nop
 800ee84:	000186a0 	.word	0x000186a0
 800ee88:	05f5e100 	.word	0x05f5e100

0800ee8c <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800ee8c:	b580      	push	{r7, lr}
 800ee8e:	b08c      	sub	sp, #48	; 0x30
 800ee90:	af00      	add	r7, sp, #0
 800ee92:	4603      	mov	r3, r0
 800ee94:	603a      	str	r2, [r7, #0]
 800ee96:	71fb      	strb	r3, [r7, #7]
 800ee98:	460b      	mov	r3, r1
 800ee9a:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800ee9c:	2301      	movs	r3, #1
 800ee9e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;
  
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800eea2:	4b24      	ldr	r3, [pc, #144]	; (800ef34 <SD_ioctl+0xa8>)
 800eea4:	781b      	ldrb	r3, [r3, #0]
 800eea6:	b2db      	uxtb	r3, r3
 800eea8:	f003 0301 	and.w	r3, r3, #1
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	d001      	beq.n	800eeb4 <SD_ioctl+0x28>
 800eeb0:	2303      	movs	r3, #3
 800eeb2:	e03b      	b.n	800ef2c <SD_ioctl+0xa0>
  
  switch (cmd)
 800eeb4:	79bb      	ldrb	r3, [r7, #6]
 800eeb6:	2b03      	cmp	r3, #3
 800eeb8:	d833      	bhi.n	800ef22 <SD_ioctl+0x96>
 800eeba:	a201      	add	r2, pc, #4	; (adr r2, 800eec0 <SD_ioctl+0x34>)
 800eebc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eec0:	0800eed1 	.word	0x0800eed1
 800eec4:	0800eed9 	.word	0x0800eed9
 800eec8:	0800eef1 	.word	0x0800eef1
 800eecc:	0800ef0b 	.word	0x0800ef0b
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800eed0:	2300      	movs	r3, #0
 800eed2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eed6:	e027      	b.n	800ef28 <SD_ioctl+0x9c>
  
  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800eed8:	f107 030c 	add.w	r3, r7, #12
 800eedc:	4618      	mov	r0, r3
 800eede:	f7fd fec5 	bl	800cc6c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800eee2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800eee4:	683b      	ldr	r3, [r7, #0]
 800eee6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800eee8:	2300      	movs	r3, #0
 800eeea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800eeee:	e01b      	b.n	800ef28 <SD_ioctl+0x9c>
  
  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800eef0:	f107 030c 	add.w	r3, r7, #12
 800eef4:	4618      	mov	r0, r3
 800eef6:	f7fd feb9 	bl	800cc6c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800eefa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eefc:	b29a      	uxth	r2, r3
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ef02:	2300      	movs	r3, #0
 800ef04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef08:	e00e      	b.n	800ef28 <SD_ioctl+0x9c>
  
  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ef0a:	f107 030c 	add.w	r3, r7, #12
 800ef0e:	4618      	mov	r0, r3
 800ef10:	f7fd feac 	bl	800cc6c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize;
 800ef14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ef1a:	2300      	movs	r3, #0
 800ef1c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ef20:	e002      	b.n	800ef28 <SD_ioctl+0x9c>
  
  default:
    res = RES_PARERR;
 800ef22:	2304      	movs	r3, #4
 800ef24:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  return res;
 800ef28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800ef2c:	4618      	mov	r0, r3
 800ef2e:	3730      	adds	r7, #48	; 0x30
 800ef30:	46bd      	mov	sp, r7
 800ef32:	bd80      	pop	{r7, pc}
 800ef34:	2000011f 	.word	0x2000011f

0800ef38 <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ef38:	b480      	push	{r7}
 800ef3a:	b083      	sub	sp, #12
 800ef3c:	af00      	add	r7, sp, #0
 800ef3e:	4603      	mov	r3, r0
 800ef40:	80fb      	strh	r3, [r7, #6]
  return (u16_t)PP_HTONS(n);
 800ef42:	88fb      	ldrh	r3, [r7, #6]
 800ef44:	ba5b      	rev16	r3, r3
 800ef46:	b29b      	uxth	r3, r3
}
 800ef48:	4618      	mov	r0, r3
 800ef4a:	370c      	adds	r7, #12
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bc80      	pop	{r7}
 800ef50:	4770      	bx	lr

0800ef52 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800ef52:	b580      	push	{r7, lr}
 800ef54:	b082      	sub	sp, #8
 800ef56:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800ef58:	2300      	movs	r3, #0
 800ef5a:	607b      	str	r3, [r7, #4]
  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
#endif /* !NO_SYS */
  mem_init();
 800ef5c:	f000 f8a4 	bl	800f0a8 <mem_init>
  memp_init();
 800ef60:	f000 fb34 	bl	800f5cc <memp_init>
  pbuf_init();
  netif_init();
 800ef64:	f000 fbec 	bl	800f740 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800ef68:	f001 fb8c 	bl	8010684 <udp_init>
#if PPP_SUPPORT
  ppp_init();
#endif
 
#if LWIP_TIMERS
  sys_timeouts_init();
 800ef6c:	f001 fabe 	bl	80104ec <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800ef70:	bf00      	nop
 800ef72:	3708      	adds	r7, #8
 800ef74:	46bd      	mov	sp, r7
 800ef76:	bd80      	pop	{r7, pc}

0800ef78 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b084      	sub	sp, #16
 800ef7c:	af00      	add	r7, sp, #0
 800ef7e:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800ef80:	4b40      	ldr	r3, [pc, #256]	; (800f084 <plug_holes+0x10c>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	687a      	ldr	r2, [r7, #4]
 800ef86:	429a      	cmp	r2, r3
 800ef88:	d206      	bcs.n	800ef98 <plug_holes+0x20>
 800ef8a:	4b3f      	ldr	r3, [pc, #252]	; (800f088 <plug_holes+0x110>)
 800ef8c:	f240 125d 	movw	r2, #349	; 0x15d
 800ef90:	493e      	ldr	r1, [pc, #248]	; (800f08c <plug_holes+0x114>)
 800ef92:	483f      	ldr	r0, [pc, #252]	; (800f090 <plug_holes+0x118>)
 800ef94:	f005 fb84 	bl	80146a0 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800ef98:	4b3e      	ldr	r3, [pc, #248]	; (800f094 <plug_holes+0x11c>)
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	687a      	ldr	r2, [r7, #4]
 800ef9e:	429a      	cmp	r2, r3
 800efa0:	d306      	bcc.n	800efb0 <plug_holes+0x38>
 800efa2:	4b39      	ldr	r3, [pc, #228]	; (800f088 <plug_holes+0x110>)
 800efa4:	f44f 72af 	mov.w	r2, #350	; 0x15e
 800efa8:	493b      	ldr	r1, [pc, #236]	; (800f098 <plug_holes+0x120>)
 800efaa:	4839      	ldr	r0, [pc, #228]	; (800f090 <plug_holes+0x118>)
 800efac:	f005 fb78 	bl	80146a0 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	791b      	ldrb	r3, [r3, #4]
 800efb4:	2b00      	cmp	r3, #0
 800efb6:	d006      	beq.n	800efc6 <plug_holes+0x4e>
 800efb8:	4b33      	ldr	r3, [pc, #204]	; (800f088 <plug_holes+0x110>)
 800efba:	f240 125f 	movw	r2, #351	; 0x15f
 800efbe:	4937      	ldr	r1, [pc, #220]	; (800f09c <plug_holes+0x124>)
 800efc0:	4833      	ldr	r0, [pc, #204]	; (800f090 <plug_holes+0x118>)
 800efc2:	f005 fb6d 	bl	80146a0 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	881b      	ldrh	r3, [r3, #0]
 800efca:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800efce:	d906      	bls.n	800efde <plug_holes+0x66>
 800efd0:	4b2d      	ldr	r3, [pc, #180]	; (800f088 <plug_holes+0x110>)
 800efd2:	f44f 72b1 	mov.w	r2, #354	; 0x162
 800efd6:	4932      	ldr	r1, [pc, #200]	; (800f0a0 <plug_holes+0x128>)
 800efd8:	482d      	ldr	r0, [pc, #180]	; (800f090 <plug_holes+0x118>)
 800efda:	f005 fb61 	bl	80146a0 <iprintf>

  nmem = (struct mem *)(void *)&ram[mem->next];
 800efde:	4b29      	ldr	r3, [pc, #164]	; (800f084 <plug_holes+0x10c>)
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	687a      	ldr	r2, [r7, #4]
 800efe4:	8812      	ldrh	r2, [r2, #0]
 800efe6:	4413      	add	r3, r2
 800efe8:	60fb      	str	r3, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800efea:	687a      	ldr	r2, [r7, #4]
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	429a      	cmp	r2, r3
 800eff0:	d01f      	beq.n	800f032 <plug_holes+0xba>
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	791b      	ldrb	r3, [r3, #4]
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d11b      	bne.n	800f032 <plug_holes+0xba>
 800effa:	4b26      	ldr	r3, [pc, #152]	; (800f094 <plug_holes+0x11c>)
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	68fa      	ldr	r2, [r7, #12]
 800f000:	429a      	cmp	r2, r3
 800f002:	d016      	beq.n	800f032 <plug_holes+0xba>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800f004:	4b27      	ldr	r3, [pc, #156]	; (800f0a4 <plug_holes+0x12c>)
 800f006:	681b      	ldr	r3, [r3, #0]
 800f008:	68fa      	ldr	r2, [r7, #12]
 800f00a:	429a      	cmp	r2, r3
 800f00c:	d102      	bne.n	800f014 <plug_holes+0x9c>
      lfree = mem;
 800f00e:	4a25      	ldr	r2, [pc, #148]	; (800f0a4 <plug_holes+0x12c>)
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	881a      	ldrh	r2, [r3, #0]
 800f018:	687b      	ldr	r3, [r7, #4]
 800f01a:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[nmem->next])->prev = (mem_size_t)((u8_t *)mem - ram);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	4a19      	ldr	r2, [pc, #100]	; (800f084 <plug_holes+0x10c>)
 800f020:	6812      	ldr	r2, [r2, #0]
 800f022:	1a99      	subs	r1, r3, r2
 800f024:	4b17      	ldr	r3, [pc, #92]	; (800f084 <plug_holes+0x10c>)
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	68fa      	ldr	r2, [r7, #12]
 800f02a:	8812      	ldrh	r2, [r2, #0]
 800f02c:	4413      	add	r3, r2
 800f02e:	b28a      	uxth	r2, r1
 800f030:	805a      	strh	r2, [r3, #2]
  }

  /* plug hole backward */
  pmem = (struct mem *)(void *)&ram[mem->prev];
 800f032:	4b14      	ldr	r3, [pc, #80]	; (800f084 <plug_holes+0x10c>)
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	687a      	ldr	r2, [r7, #4]
 800f038:	8852      	ldrh	r2, [r2, #2]
 800f03a:	4413      	add	r3, r2
 800f03c:	60bb      	str	r3, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800f03e:	68ba      	ldr	r2, [r7, #8]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	429a      	cmp	r2, r3
 800f044:	d01a      	beq.n	800f07c <plug_holes+0x104>
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	791b      	ldrb	r3, [r3, #4]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d116      	bne.n	800f07c <plug_holes+0x104>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800f04e:	4b15      	ldr	r3, [pc, #84]	; (800f0a4 <plug_holes+0x12c>)
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	687a      	ldr	r2, [r7, #4]
 800f054:	429a      	cmp	r2, r3
 800f056:	d102      	bne.n	800f05e <plug_holes+0xe6>
      lfree = pmem;
 800f058:	4a12      	ldr	r2, [pc, #72]	; (800f0a4 <plug_holes+0x12c>)
 800f05a:	68bb      	ldr	r3, [r7, #8]
 800f05c:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	881a      	ldrh	r2, [r3, #0]
 800f062:	68bb      	ldr	r3, [r7, #8]
 800f064:	801a      	strh	r2, [r3, #0]
    ((struct mem *)(void *)&ram[mem->next])->prev = (mem_size_t)((u8_t *)pmem - ram);
 800f066:	68bb      	ldr	r3, [r7, #8]
 800f068:	4a06      	ldr	r2, [pc, #24]	; (800f084 <plug_holes+0x10c>)
 800f06a:	6812      	ldr	r2, [r2, #0]
 800f06c:	1a99      	subs	r1, r3, r2
 800f06e:	4b05      	ldr	r3, [pc, #20]	; (800f084 <plug_holes+0x10c>)
 800f070:	681b      	ldr	r3, [r3, #0]
 800f072:	687a      	ldr	r2, [r7, #4]
 800f074:	8812      	ldrh	r2, [r2, #0]
 800f076:	4413      	add	r3, r2
 800f078:	b28a      	uxth	r2, r1
 800f07a:	805a      	strh	r2, [r3, #2]
  }
}
 800f07c:	bf00      	nop
 800f07e:	3710      	adds	r7, #16
 800f080:	46bd      	mov	sp, r7
 800f082:	bd80      	pop	{r7, pc}
 800f084:	20000478 	.word	0x20000478
 800f088:	0801680c 	.word	0x0801680c
 800f08c:	0801683c 	.word	0x0801683c
 800f090:	08016854 	.word	0x08016854
 800f094:	2000047c 	.word	0x2000047c
 800f098:	0801687c 	.word	0x0801687c
 800f09c:	08016898 	.word	0x08016898
 800f0a0:	080168b4 	.word	0x080168b4
 800f0a4:	20000480 	.word	0x20000480

0800f0a8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800f0a8:	b480      	push	{r7}
 800f0aa:	b083      	sub	sp, #12
 800f0ac:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
    (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT-1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800f0ae:	4b18      	ldr	r3, [pc, #96]	; (800f110 <mem_init+0x68>)
 800f0b0:	3303      	adds	r3, #3
 800f0b2:	f023 0303 	bic.w	r3, r3, #3
 800f0b6:	461a      	mov	r2, r3
 800f0b8:	4b16      	ldr	r3, [pc, #88]	; (800f114 <mem_init+0x6c>)
 800f0ba:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800f0bc:	4b15      	ldr	r3, [pc, #84]	; (800f114 <mem_init+0x6c>)
 800f0be:	681b      	ldr	r3, [r3, #0]
 800f0c0:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800f0c2:	687b      	ldr	r3, [r7, #4]
 800f0c4:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f0c8:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2200      	movs	r2, #0
 800f0ce:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 800f0d0:	687b      	ldr	r3, [r7, #4]
 800f0d2:	2200      	movs	r2, #0
 800f0d4:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = (struct mem *)(void *)&ram[MEM_SIZE_ALIGNED];
 800f0d6:	4b0f      	ldr	r3, [pc, #60]	; (800f114 <mem_init+0x6c>)
 800f0d8:	681b      	ldr	r3, [r3, #0]
 800f0da:	f503 63c8 	add.w	r3, r3, #1600	; 0x640
 800f0de:	4a0e      	ldr	r2, [pc, #56]	; (800f118 <mem_init+0x70>)
 800f0e0:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800f0e2:	4b0d      	ldr	r3, [pc, #52]	; (800f118 <mem_init+0x70>)
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	2201      	movs	r2, #1
 800f0e8:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 800f0ea:	4b0b      	ldr	r3, [pc, #44]	; (800f118 <mem_init+0x70>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f0f2:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800f0f4:	4b08      	ldr	r3, [pc, #32]	; (800f118 <mem_init+0x70>)
 800f0f6:	681b      	ldr	r3, [r3, #0]
 800f0f8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 800f0fc:	805a      	strh	r2, [r3, #2]

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800f0fe:	4b05      	ldr	r3, [pc, #20]	; (800f114 <mem_init+0x6c>)
 800f100:	681b      	ldr	r3, [r3, #0]
 800f102:	4a06      	ldr	r2, [pc, #24]	; (800f11c <mem_init+0x74>)
 800f104:	6013      	str	r3, [r2, #0]
  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
    LWIP_ASSERT("failed to create mem_mutex", 0);
  }
}
 800f106:	bf00      	nop
 800f108:	370c      	adds	r7, #12
 800f10a:	46bd      	mov	sp, r7
 800f10c:	bc80      	pop	{r7}
 800f10e:	4770      	bx	lr
 800f110:	200046dc 	.word	0x200046dc
 800f114:	20000478 	.word	0x20000478
 800f118:	2000047c 	.word	0x2000047c
 800f11c:	20000480 	.word	0x20000480

0800f120 <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b084      	sub	sp, #16
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d043      	beq.n	800f1b6 <mem_free+0x96>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  LWIP_ASSERT("mem_free: sanity check alignment", (((mem_ptr_t)rmem) & (MEM_ALIGNMENT-1)) == 0);
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	f003 0303 	and.w	r3, r3, #3
 800f134:	2b00      	cmp	r3, #0
 800f136:	d006      	beq.n	800f146 <mem_free+0x26>
 800f138:	4b22      	ldr	r3, [pc, #136]	; (800f1c4 <mem_free+0xa4>)
 800f13a:	f44f 72d6 	mov.w	r2, #428	; 0x1ac
 800f13e:	4922      	ldr	r1, [pc, #136]	; (800f1c8 <mem_free+0xa8>)
 800f140:	4822      	ldr	r0, [pc, #136]	; (800f1cc <mem_free+0xac>)
 800f142:	f005 faad 	bl	80146a0 <iprintf>

  LWIP_ASSERT("mem_free: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f146:	4b22      	ldr	r3, [pc, #136]	; (800f1d0 <mem_free+0xb0>)
 800f148:	681b      	ldr	r3, [r3, #0]
 800f14a:	687a      	ldr	r2, [r7, #4]
 800f14c:	429a      	cmp	r2, r3
 800f14e:	d304      	bcc.n	800f15a <mem_free+0x3a>
 800f150:	4b20      	ldr	r3, [pc, #128]	; (800f1d4 <mem_free+0xb4>)
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	687a      	ldr	r2, [r7, #4]
 800f156:	429a      	cmp	r2, r3
 800f158:	d306      	bcc.n	800f168 <mem_free+0x48>
 800f15a:	4b1a      	ldr	r3, [pc, #104]	; (800f1c4 <mem_free+0xa4>)
 800f15c:	f240 12af 	movw	r2, #431	; 0x1af
 800f160:	491d      	ldr	r1, [pc, #116]	; (800f1d8 <mem_free+0xb8>)
 800f162:	481a      	ldr	r0, [pc, #104]	; (800f1cc <mem_free+0xac>)
 800f164:	f005 fa9c 	bl	80146a0 <iprintf>
    (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f168:	4b19      	ldr	r3, [pc, #100]	; (800f1d0 <mem_free+0xb0>)
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	687a      	ldr	r2, [r7, #4]
 800f16e:	429a      	cmp	r2, r3
 800f170:	d323      	bcc.n	800f1ba <mem_free+0x9a>
 800f172:	4b18      	ldr	r3, [pc, #96]	; (800f1d4 <mem_free+0xb4>)
 800f174:	681b      	ldr	r3, [r3, #0]
 800f176:	687a      	ldr	r2, [r7, #4]
 800f178:	429a      	cmp	r2, r3
 800f17a:	d21e      	bcs.n	800f1ba <mem_free+0x9a>
  }
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f17c:	687b      	ldr	r3, [r7, #4]
 800f17e:	3b08      	subs	r3, #8
 800f180:	60fb      	str	r3, [r7, #12]
  /* ... which has to be in a used state ... */
  LWIP_ASSERT("mem_free: mem->used", mem->used);
 800f182:	68fb      	ldr	r3, [r7, #12]
 800f184:	791b      	ldrb	r3, [r3, #4]
 800f186:	2b00      	cmp	r3, #0
 800f188:	d106      	bne.n	800f198 <mem_free+0x78>
 800f18a:	4b0e      	ldr	r3, [pc, #56]	; (800f1c4 <mem_free+0xa4>)
 800f18c:	f44f 72e0 	mov.w	r2, #448	; 0x1c0
 800f190:	4912      	ldr	r1, [pc, #72]	; (800f1dc <mem_free+0xbc>)
 800f192:	480e      	ldr	r0, [pc, #56]	; (800f1cc <mem_free+0xac>)
 800f194:	f005 fa84 	bl	80146a0 <iprintf>
  /* ... and is now unused. */
  mem->used = 0;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	2200      	movs	r2, #0
 800f19c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 800f19e:	4b10      	ldr	r3, [pc, #64]	; (800f1e0 <mem_free+0xc0>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	68fa      	ldr	r2, [r7, #12]
 800f1a4:	429a      	cmp	r2, r3
 800f1a6:	d202      	bcs.n	800f1ae <mem_free+0x8e>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800f1a8:	4a0d      	ldr	r2, [pc, #52]	; (800f1e0 <mem_free+0xc0>)
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800f1ae:	68f8      	ldr	r0, [r7, #12]
 800f1b0:	f7ff fee2 	bl	800ef78 <plug_holes>
 800f1b4:	e002      	b.n	800f1bc <mem_free+0x9c>
    return;
 800f1b6:	bf00      	nop
 800f1b8:	e000      	b.n	800f1bc <mem_free+0x9c>
    return;
 800f1ba:	bf00      	nop
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
}
 800f1bc:	3710      	adds	r7, #16
 800f1be:	46bd      	mov	sp, r7
 800f1c0:	bd80      	pop	{r7, pc}
 800f1c2:	bf00      	nop
 800f1c4:	0801680c 	.word	0x0801680c
 800f1c8:	080168e0 	.word	0x080168e0
 800f1cc:	08016854 	.word	0x08016854
 800f1d0:	20000478 	.word	0x20000478
 800f1d4:	2000047c 	.word	0x2000047c
 800f1d8:	08016904 	.word	0x08016904
 800f1dc:	0801691c 	.word	0x0801691c
 800f1e0:	20000480 	.word	0x20000480

0800f1e4 <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t newsize)
{
 800f1e4:	b580      	push	{r7, lr}
 800f1e6:	b086      	sub	sp, #24
 800f1e8:	af00      	add	r7, sp, #0
 800f1ea:	6078      	str	r0, [r7, #4]
 800f1ec:	460b      	mov	r3, r1
 800f1ee:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = LWIP_MEM_ALIGN_SIZE(newsize);
 800f1f0:	887b      	ldrh	r3, [r7, #2]
 800f1f2:	3303      	adds	r3, #3
 800f1f4:	b29b      	uxth	r3, r3
 800f1f6:	f023 0303 	bic.w	r3, r3, #3
 800f1fa:	807b      	strh	r3, [r7, #2]

  if (newsize < MIN_SIZE_ALIGNED) {
 800f1fc:	887b      	ldrh	r3, [r7, #2]
 800f1fe:	2b0b      	cmp	r3, #11
 800f200:	d801      	bhi.n	800f206 <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800f202:	230c      	movs	r3, #12
 800f204:	807b      	strh	r3, [r7, #2]
  }

  if (newsize > MEM_SIZE_ALIGNED) {
 800f206:	887b      	ldrh	r3, [r7, #2]
 800f208:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f20c:	d901      	bls.n	800f212 <mem_trim+0x2e>
    return NULL;
 800f20e:	2300      	movs	r3, #0
 800f210:	e0b1      	b.n	800f376 <mem_trim+0x192>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800f212:	4b5b      	ldr	r3, [pc, #364]	; (800f380 <mem_trim+0x19c>)
 800f214:	681b      	ldr	r3, [r3, #0]
 800f216:	687a      	ldr	r2, [r7, #4]
 800f218:	429a      	cmp	r2, r3
 800f21a:	d304      	bcc.n	800f226 <mem_trim+0x42>
 800f21c:	4b59      	ldr	r3, [pc, #356]	; (800f384 <mem_trim+0x1a0>)
 800f21e:	681b      	ldr	r3, [r3, #0]
 800f220:	687a      	ldr	r2, [r7, #4]
 800f222:	429a      	cmp	r2, r3
 800f224:	d306      	bcc.n	800f234 <mem_trim+0x50>
 800f226:	4b58      	ldr	r3, [pc, #352]	; (800f388 <mem_trim+0x1a4>)
 800f228:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800f22c:	4957      	ldr	r1, [pc, #348]	; (800f38c <mem_trim+0x1a8>)
 800f22e:	4858      	ldr	r0, [pc, #352]	; (800f390 <mem_trim+0x1ac>)
 800f230:	f005 fa36 	bl	80146a0 <iprintf>
   (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800f234:	4b52      	ldr	r3, [pc, #328]	; (800f380 <mem_trim+0x19c>)
 800f236:	681b      	ldr	r3, [r3, #0]
 800f238:	687a      	ldr	r2, [r7, #4]
 800f23a:	429a      	cmp	r2, r3
 800f23c:	d304      	bcc.n	800f248 <mem_trim+0x64>
 800f23e:	4b51      	ldr	r3, [pc, #324]	; (800f384 <mem_trim+0x1a0>)
 800f240:	681b      	ldr	r3, [r3, #0]
 800f242:	687a      	ldr	r2, [r7, #4]
 800f244:	429a      	cmp	r2, r3
 800f246:	d301      	bcc.n	800f24c <mem_trim+0x68>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    SYS_ARCH_PROTECT(lev);
    MEM_STATS_INC(illegal);
    SYS_ARCH_UNPROTECT(lev);
    return rmem;
 800f248:	687b      	ldr	r3, [r7, #4]
 800f24a:	e094      	b.n	800f376 <mem_trim+0x192>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - SIZEOF_STRUCT_MEM);
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	3b08      	subs	r3, #8
 800f250:	617b      	str	r3, [r7, #20]
  /* ... and its offset pointer */
  ptr = (mem_size_t)((u8_t *)mem - ram);
 800f252:	697b      	ldr	r3, [r7, #20]
 800f254:	4a4a      	ldr	r2, [pc, #296]	; (800f380 <mem_trim+0x19c>)
 800f256:	6812      	ldr	r2, [r2, #0]
 800f258:	1a9b      	subs	r3, r3, r2
 800f25a:	827b      	strh	r3, [r7, #18]

  size = mem->next - ptr - SIZEOF_STRUCT_MEM;
 800f25c:	697b      	ldr	r3, [r7, #20]
 800f25e:	881a      	ldrh	r2, [r3, #0]
 800f260:	8a7b      	ldrh	r3, [r7, #18]
 800f262:	1ad3      	subs	r3, r2, r3
 800f264:	b29b      	uxth	r3, r3
 800f266:	3b08      	subs	r3, #8
 800f268:	823b      	strh	r3, [r7, #16]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800f26a:	887a      	ldrh	r2, [r7, #2]
 800f26c:	8a3b      	ldrh	r3, [r7, #16]
 800f26e:	429a      	cmp	r2, r3
 800f270:	d906      	bls.n	800f280 <mem_trim+0x9c>
 800f272:	4b45      	ldr	r3, [pc, #276]	; (800f388 <mem_trim+0x1a4>)
 800f274:	f240 2206 	movw	r2, #518	; 0x206
 800f278:	4946      	ldr	r1, [pc, #280]	; (800f394 <mem_trim+0x1b0>)
 800f27a:	4845      	ldr	r0, [pc, #276]	; (800f390 <mem_trim+0x1ac>)
 800f27c:	f005 fa10 	bl	80146a0 <iprintf>
  if (newsize > size) {
 800f280:	887a      	ldrh	r2, [r7, #2]
 800f282:	8a3b      	ldrh	r3, [r7, #16]
 800f284:	429a      	cmp	r2, r3
 800f286:	d901      	bls.n	800f28c <mem_trim+0xa8>
    /* not supported */
    return NULL;
 800f288:	2300      	movs	r3, #0
 800f28a:	e074      	b.n	800f376 <mem_trim+0x192>
  }
  if (newsize == size) {
 800f28c:	887a      	ldrh	r2, [r7, #2]
 800f28e:	8a3b      	ldrh	r3, [r7, #16]
 800f290:	429a      	cmp	r2, r3
 800f292:	d101      	bne.n	800f298 <mem_trim+0xb4>
    /* No change in size, simply return */
    return rmem;
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	e06e      	b.n	800f376 <mem_trim+0x192>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();

  mem2 = (struct mem *)(void *)&ram[mem->next];
 800f298:	4b39      	ldr	r3, [pc, #228]	; (800f380 <mem_trim+0x19c>)
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	697a      	ldr	r2, [r7, #20]
 800f29e:	8812      	ldrh	r2, [r2, #0]
 800f2a0:	4413      	add	r3, r2
 800f2a2:	60fb      	str	r3, [r7, #12]
  if (mem2->used == 0) {
 800f2a4:	68fb      	ldr	r3, [r7, #12]
 800f2a6:	791b      	ldrb	r3, [r3, #4]
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	d131      	bne.n	800f310 <mem_trim+0x12c>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    /* remember the old next pointer */
    next = mem2->next;
 800f2ac:	68fb      	ldr	r3, [r7, #12]
 800f2ae:	881b      	ldrh	r3, [r3, #0]
 800f2b0:	813b      	strh	r3, [r7, #8]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f2b2:	8a7a      	ldrh	r2, [r7, #18]
 800f2b4:	887b      	ldrh	r3, [r7, #2]
 800f2b6:	4413      	add	r3, r2
 800f2b8:	b29b      	uxth	r3, r3
 800f2ba:	3308      	adds	r3, #8
 800f2bc:	817b      	strh	r3, [r7, #10]
    if (lfree == mem2) {
 800f2be:	4b36      	ldr	r3, [pc, #216]	; (800f398 <mem_trim+0x1b4>)
 800f2c0:	681b      	ldr	r3, [r3, #0]
 800f2c2:	68fa      	ldr	r2, [r7, #12]
 800f2c4:	429a      	cmp	r2, r3
 800f2c6:	d105      	bne.n	800f2d4 <mem_trim+0xf0>
      lfree = (struct mem *)(void *)&ram[ptr2];
 800f2c8:	4b2d      	ldr	r3, [pc, #180]	; (800f380 <mem_trim+0x19c>)
 800f2ca:	681a      	ldr	r2, [r3, #0]
 800f2cc:	897b      	ldrh	r3, [r7, #10]
 800f2ce:	4413      	add	r3, r2
 800f2d0:	4a31      	ldr	r2, [pc, #196]	; (800f398 <mem_trim+0x1b4>)
 800f2d2:	6013      	str	r3, [r2, #0]
    }
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f2d4:	4b2a      	ldr	r3, [pc, #168]	; (800f380 <mem_trim+0x19c>)
 800f2d6:	681a      	ldr	r2, [r3, #0]
 800f2d8:	897b      	ldrh	r3, [r7, #10]
 800f2da:	4413      	add	r3, r2
 800f2dc:	60fb      	str	r3, [r7, #12]
    mem2->used = 0;
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	2200      	movs	r2, #0
 800f2e2:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	893a      	ldrh	r2, [r7, #8]
 800f2e8:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	8a7a      	ldrh	r2, [r7, #18]
 800f2ee:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 800f2f0:	697b      	ldr	r3, [r7, #20]
 800f2f2:	897a      	ldrh	r2, [r7, #10]
 800f2f4:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	881b      	ldrh	r3, [r3, #0]
 800f2fa:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f2fe:	d039      	beq.n	800f374 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f300:	4b1f      	ldr	r3, [pc, #124]	; (800f380 <mem_trim+0x19c>)
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	68fa      	ldr	r2, [r7, #12]
 800f306:	8812      	ldrh	r2, [r2, #0]
 800f308:	4413      	add	r3, r2
 800f30a:	897a      	ldrh	r2, [r7, #10]
 800f30c:	805a      	strh	r2, [r3, #2]
 800f30e:	e031      	b.n	800f374 <mem_trim+0x190>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800f310:	887b      	ldrh	r3, [r7, #2]
 800f312:	f103 0214 	add.w	r2, r3, #20
 800f316:	8a3b      	ldrh	r3, [r7, #16]
 800f318:	429a      	cmp	r2, r3
 800f31a:	d82b      	bhi.n	800f374 <mem_trim+0x190>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = ptr + SIZEOF_STRUCT_MEM + newsize;
 800f31c:	8a7a      	ldrh	r2, [r7, #18]
 800f31e:	887b      	ldrh	r3, [r7, #2]
 800f320:	4413      	add	r3, r2
 800f322:	b29b      	uxth	r3, r3
 800f324:	3308      	adds	r3, #8
 800f326:	817b      	strh	r3, [r7, #10]
    mem2 = (struct mem *)(void *)&ram[ptr2];
 800f328:	4b15      	ldr	r3, [pc, #84]	; (800f380 <mem_trim+0x19c>)
 800f32a:	681a      	ldr	r2, [r3, #0]
 800f32c:	897b      	ldrh	r3, [r7, #10]
 800f32e:	4413      	add	r3, r2
 800f330:	60fb      	str	r3, [r7, #12]
    if (mem2 < lfree) {
 800f332:	4b19      	ldr	r3, [pc, #100]	; (800f398 <mem_trim+0x1b4>)
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	68fa      	ldr	r2, [r7, #12]
 800f338:	429a      	cmp	r2, r3
 800f33a:	d202      	bcs.n	800f342 <mem_trim+0x15e>
      lfree = mem2;
 800f33c:	4a16      	ldr	r2, [pc, #88]	; (800f398 <mem_trim+0x1b4>)
 800f33e:	68fb      	ldr	r3, [r7, #12]
 800f340:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	2200      	movs	r2, #0
 800f346:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 800f348:	697b      	ldr	r3, [r7, #20]
 800f34a:	881a      	ldrh	r2, [r3, #0]
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 800f350:	68fb      	ldr	r3, [r7, #12]
 800f352:	8a7a      	ldrh	r2, [r7, #18]
 800f354:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	897a      	ldrh	r2, [r7, #10]
 800f35a:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800f35c:	68fb      	ldr	r3, [r7, #12]
 800f35e:	881b      	ldrh	r3, [r3, #0]
 800f360:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f364:	d006      	beq.n	800f374 <mem_trim+0x190>
      ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f366:	4b06      	ldr	r3, [pc, #24]	; (800f380 <mem_trim+0x19c>)
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	68fa      	ldr	r2, [r7, #12]
 800f36c:	8812      	ldrh	r2, [r2, #0]
 800f36e:	4413      	add	r3, r2
 800f370:	897a      	ldrh	r2, [r7, #10]
 800f372:	805a      	strh	r2, [r3, #2]
  } */
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
  return rmem;
 800f374:	687b      	ldr	r3, [r7, #4]
}
 800f376:	4618      	mov	r0, r3
 800f378:	3718      	adds	r7, #24
 800f37a:	46bd      	mov	sp, r7
 800f37c:	bd80      	pop	{r7, pc}
 800f37e:	bf00      	nop
 800f380:	20000478 	.word	0x20000478
 800f384:	2000047c 	.word	0x2000047c
 800f388:	0801680c 	.word	0x0801680c
 800f38c:	08016930 	.word	0x08016930
 800f390:	08016854 	.word	0x08016854
 800f394:	08016948 	.word	0x08016948
 800f398:	20000480 	.word	0x20000480

0800f39c <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size)
{
 800f39c:	b580      	push	{r7, lr}
 800f39e:	b088      	sub	sp, #32
 800f3a0:	af00      	add	r7, sp, #0
 800f3a2:	4603      	mov	r3, r0
 800f3a4:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size == 0) {
 800f3a6:	88fb      	ldrh	r3, [r7, #6]
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d101      	bne.n	800f3b0 <mem_malloc+0x14>
    return NULL;
 800f3ac:	2300      	movs	r3, #0
 800f3ae:	e0c8      	b.n	800f542 <mem_malloc+0x1a6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = LWIP_MEM_ALIGN_SIZE(size);
 800f3b0:	88fb      	ldrh	r3, [r7, #6]
 800f3b2:	3303      	adds	r3, #3
 800f3b4:	b29b      	uxth	r3, r3
 800f3b6:	f023 0303 	bic.w	r3, r3, #3
 800f3ba:	80fb      	strh	r3, [r7, #6]

  if (size < MIN_SIZE_ALIGNED) {
 800f3bc:	88fb      	ldrh	r3, [r7, #6]
 800f3be:	2b0b      	cmp	r3, #11
 800f3c0:	d801      	bhi.n	800f3c6 <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800f3c2:	230c      	movs	r3, #12
 800f3c4:	80fb      	strh	r3, [r7, #6]
  }

  if (size > MEM_SIZE_ALIGNED) {
 800f3c6:	88fb      	ldrh	r3, [r7, #6]
 800f3c8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f3cc:	d901      	bls.n	800f3d2 <mem_malloc+0x36>
    return NULL;
 800f3ce:	2300      	movs	r3, #0
 800f3d0:	e0b7      	b.n	800f542 <mem_malloc+0x1a6>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800f3d2:	4b5e      	ldr	r3, [pc, #376]	; (800f54c <mem_malloc+0x1b0>)
 800f3d4:	681b      	ldr	r3, [r3, #0]
 800f3d6:	461a      	mov	r2, r3
 800f3d8:	4b5d      	ldr	r3, [pc, #372]	; (800f550 <mem_malloc+0x1b4>)
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	1ad3      	subs	r3, r2, r3
 800f3de:	83fb      	strh	r3, [r7, #30]
 800f3e0:	e0a7      	b.n	800f532 <mem_malloc+0x196>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
      mem = (struct mem *)(void *)&ram[ptr];
 800f3e2:	4b5b      	ldr	r3, [pc, #364]	; (800f550 <mem_malloc+0x1b4>)
 800f3e4:	681a      	ldr	r2, [r3, #0]
 800f3e6:	8bfb      	ldrh	r3, [r7, #30]
 800f3e8:	4413      	add	r3, r2
 800f3ea:	617b      	str	r3, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800f3ec:	697b      	ldr	r3, [r7, #20]
 800f3ee:	791b      	ldrb	r3, [r3, #4]
 800f3f0:	2b00      	cmp	r3, #0
 800f3f2:	f040 8098 	bne.w	800f526 <mem_malloc+0x18a>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800f3f6:	697b      	ldr	r3, [r7, #20]
 800f3f8:	881b      	ldrh	r3, [r3, #0]
 800f3fa:	461a      	mov	r2, r3
 800f3fc:	8bfb      	ldrh	r3, [r7, #30]
 800f3fe:	1ad3      	subs	r3, r2, r3
 800f400:	f1a3 0208 	sub.w	r2, r3, #8
 800f404:	88fb      	ldrh	r3, [r7, #6]
      if ((!mem->used) &&
 800f406:	429a      	cmp	r2, r3
 800f408:	f0c0 808d 	bcc.w	800f526 <mem_malloc+0x18a>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800f40c:	697b      	ldr	r3, [r7, #20]
 800f40e:	881b      	ldrh	r3, [r3, #0]
 800f410:	461a      	mov	r2, r3
 800f412:	8bfb      	ldrh	r3, [r7, #30]
 800f414:	1ad3      	subs	r3, r2, r3
 800f416:	f1a3 0208 	sub.w	r2, r3, #8
 800f41a:	88fb      	ldrh	r3, [r7, #6]
 800f41c:	3314      	adds	r3, #20
 800f41e:	429a      	cmp	r2, r3
 800f420:	d327      	bcc.n	800f472 <mem_malloc+0xd6>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = ptr + SIZEOF_STRUCT_MEM + size;
 800f422:	8bfa      	ldrh	r2, [r7, #30]
 800f424:	88fb      	ldrh	r3, [r7, #6]
 800f426:	4413      	add	r3, r2
 800f428:	b29b      	uxth	r3, r3
 800f42a:	3308      	adds	r3, #8
 800f42c:	827b      	strh	r3, [r7, #18]
          /* create mem2 struct */
          mem2 = (struct mem *)(void *)&ram[ptr2];
 800f42e:	4b48      	ldr	r3, [pc, #288]	; (800f550 <mem_malloc+0x1b4>)
 800f430:	681a      	ldr	r2, [r3, #0]
 800f432:	8a7b      	ldrh	r3, [r7, #18]
 800f434:	4413      	add	r3, r2
 800f436:	60fb      	str	r3, [r7, #12]
          mem2->used = 0;
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	2200      	movs	r2, #0
 800f43c:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 800f43e:	697b      	ldr	r3, [r7, #20]
 800f440:	881a      	ldrh	r2, [r3, #0]
 800f442:	68fb      	ldr	r3, [r7, #12]
 800f444:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 800f446:	68fb      	ldr	r3, [r7, #12]
 800f448:	8bfa      	ldrh	r2, [r7, #30]
 800f44a:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800f44c:	697b      	ldr	r3, [r7, #20]
 800f44e:	8a7a      	ldrh	r2, [r7, #18]
 800f450:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 800f452:	697b      	ldr	r3, [r7, #20]
 800f454:	2201      	movs	r2, #1
 800f456:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800f458:	68fb      	ldr	r3, [r7, #12]
 800f45a:	881b      	ldrh	r3, [r3, #0]
 800f45c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800f460:	d00a      	beq.n	800f478 <mem_malloc+0xdc>
            ((struct mem *)(void *)&ram[mem2->next])->prev = ptr2;
 800f462:	4b3b      	ldr	r3, [pc, #236]	; (800f550 <mem_malloc+0x1b4>)
 800f464:	681b      	ldr	r3, [r3, #0]
 800f466:	68fa      	ldr	r2, [r7, #12]
 800f468:	8812      	ldrh	r2, [r2, #0]
 800f46a:	4413      	add	r3, r2
 800f46c:	8a7a      	ldrh	r2, [r7, #18]
 800f46e:	805a      	strh	r2, [r3, #2]
 800f470:	e002      	b.n	800f478 <mem_malloc+0xdc>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800f472:	697b      	ldr	r3, [r7, #20]
 800f474:	2201      	movs	r2, #1
 800f476:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - (mem_size_t)((u8_t *)mem - ram));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800f478:	4b34      	ldr	r3, [pc, #208]	; (800f54c <mem_malloc+0x1b0>)
 800f47a:	681b      	ldr	r3, [r3, #0]
 800f47c:	697a      	ldr	r2, [r7, #20]
 800f47e:	429a      	cmp	r2, r3
 800f480:	d127      	bne.n	800f4d2 <mem_malloc+0x136>
          struct mem *cur = lfree;
 800f482:	4b32      	ldr	r3, [pc, #200]	; (800f54c <mem_malloc+0x1b0>)
 800f484:	681b      	ldr	r3, [r3, #0]
 800f486:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800f488:	e005      	b.n	800f496 <mem_malloc+0xfa>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = (struct mem *)(void *)&ram[cur->next];
 800f48a:	4b31      	ldr	r3, [pc, #196]	; (800f550 <mem_malloc+0x1b4>)
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	69ba      	ldr	r2, [r7, #24]
 800f490:	8812      	ldrh	r2, [r2, #0]
 800f492:	4413      	add	r3, r2
 800f494:	61bb      	str	r3, [r7, #24]
          while (cur->used && cur != ram_end) {
 800f496:	69bb      	ldr	r3, [r7, #24]
 800f498:	791b      	ldrb	r3, [r3, #4]
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d004      	beq.n	800f4a8 <mem_malloc+0x10c>
 800f49e:	4b2d      	ldr	r3, [pc, #180]	; (800f554 <mem_malloc+0x1b8>)
 800f4a0:	681b      	ldr	r3, [r3, #0]
 800f4a2:	69ba      	ldr	r2, [r7, #24]
 800f4a4:	429a      	cmp	r2, r3
 800f4a6:	d1f0      	bne.n	800f48a <mem_malloc+0xee>
          }
          lfree = cur;
 800f4a8:	4a28      	ldr	r2, [pc, #160]	; (800f54c <mem_malloc+0x1b0>)
 800f4aa:	69bb      	ldr	r3, [r7, #24]
 800f4ac:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800f4ae:	4b27      	ldr	r3, [pc, #156]	; (800f54c <mem_malloc+0x1b0>)
 800f4b0:	681a      	ldr	r2, [r3, #0]
 800f4b2:	4b28      	ldr	r3, [pc, #160]	; (800f554 <mem_malloc+0x1b8>)
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	429a      	cmp	r2, r3
 800f4b8:	d00b      	beq.n	800f4d2 <mem_malloc+0x136>
 800f4ba:	4b24      	ldr	r3, [pc, #144]	; (800f54c <mem_malloc+0x1b0>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	791b      	ldrb	r3, [r3, #4]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d006      	beq.n	800f4d2 <mem_malloc+0x136>
 800f4c4:	4b24      	ldr	r3, [pc, #144]	; (800f558 <mem_malloc+0x1bc>)
 800f4c6:	f240 22cf 	movw	r2, #719	; 0x2cf
 800f4ca:	4924      	ldr	r1, [pc, #144]	; (800f55c <mem_malloc+0x1c0>)
 800f4cc:	4824      	ldr	r0, [pc, #144]	; (800f560 <mem_malloc+0x1c4>)
 800f4ce:	f005 f8e7 	bl	80146a0 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800f4d2:	88fa      	ldrh	r2, [r7, #6]
 800f4d4:	697b      	ldr	r3, [r7, #20]
 800f4d6:	4413      	add	r3, r2
 800f4d8:	3308      	adds	r3, #8
 800f4da:	4a1e      	ldr	r2, [pc, #120]	; (800f554 <mem_malloc+0x1b8>)
 800f4dc:	6812      	ldr	r2, [r2, #0]
 800f4de:	4293      	cmp	r3, r2
 800f4e0:	d906      	bls.n	800f4f0 <mem_malloc+0x154>
 800f4e2:	4b1d      	ldr	r3, [pc, #116]	; (800f558 <mem_malloc+0x1bc>)
 800f4e4:	f44f 7235 	mov.w	r2, #724	; 0x2d4
 800f4e8:	491e      	ldr	r1, [pc, #120]	; (800f564 <mem_malloc+0x1c8>)
 800f4ea:	481d      	ldr	r0, [pc, #116]	; (800f560 <mem_malloc+0x1c4>)
 800f4ec:	f005 f8d8 	bl	80146a0 <iprintf>
         (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800f4f0:	697b      	ldr	r3, [r7, #20]
 800f4f2:	f003 0303 	and.w	r3, r3, #3
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d006      	beq.n	800f508 <mem_malloc+0x16c>
 800f4fa:	4b17      	ldr	r3, [pc, #92]	; (800f558 <mem_malloc+0x1bc>)
 800f4fc:	f240 22d6 	movw	r2, #726	; 0x2d6
 800f500:	4919      	ldr	r1, [pc, #100]	; (800f568 <mem_malloc+0x1cc>)
 800f502:	4817      	ldr	r0, [pc, #92]	; (800f560 <mem_malloc+0x1c4>)
 800f504:	f005 f8cc 	bl	80146a0 <iprintf>
         ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800f508:	697b      	ldr	r3, [r7, #20]
 800f50a:	f003 0303 	and.w	r3, r3, #3
 800f50e:	2b00      	cmp	r3, #0
 800f510:	d006      	beq.n	800f520 <mem_malloc+0x184>
 800f512:	4b11      	ldr	r3, [pc, #68]	; (800f558 <mem_malloc+0x1bc>)
 800f514:	f44f 7236 	mov.w	r2, #728	; 0x2d8
 800f518:	4914      	ldr	r1, [pc, #80]	; (800f56c <mem_malloc+0x1d0>)
 800f51a:	4811      	ldr	r0, [pc, #68]	; (800f560 <mem_malloc+0x1c4>)
 800f51c:	f005 f8c0 	bl	80146a0 <iprintf>
          (((mem_ptr_t)mem) & (MEM_ALIGNMENT-1)) == 0);

        return (u8_t *)mem + SIZEOF_STRUCT_MEM;
 800f520:	697b      	ldr	r3, [r7, #20]
 800f522:	3308      	adds	r3, #8
 800f524:	e00d      	b.n	800f542 <mem_malloc+0x1a6>
         ptr = ((struct mem *)(void *)&ram[ptr])->next) {
 800f526:	4b0a      	ldr	r3, [pc, #40]	; (800f550 <mem_malloc+0x1b4>)
 800f528:	681a      	ldr	r2, [r3, #0]
 800f52a:	8bfb      	ldrh	r3, [r7, #30]
 800f52c:	4413      	add	r3, r2
 800f52e:	881b      	ldrh	r3, [r3, #0]
 800f530:	83fb      	strh	r3, [r7, #30]
    for (ptr = (mem_size_t)((u8_t *)lfree - ram); ptr < MEM_SIZE_ALIGNED - size;
 800f532:	8bfa      	ldrh	r2, [r7, #30]
 800f534:	88fb      	ldrh	r3, [r7, #6]
 800f536:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 800f53a:	429a      	cmp	r2, r3
 800f53c:	f4ff af51 	bcc.w	800f3e2 <mem_malloc+0x46>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
  return NULL;
 800f540:	2300      	movs	r3, #0
}
 800f542:	4618      	mov	r0, r3
 800f544:	3720      	adds	r7, #32
 800f546:	46bd      	mov	sp, r7
 800f548:	bd80      	pop	{r7, pc}
 800f54a:	bf00      	nop
 800f54c:	20000480 	.word	0x20000480
 800f550:	20000478 	.word	0x20000478
 800f554:	2000047c 	.word	0x2000047c
 800f558:	0801680c 	.word	0x0801680c
 800f55c:	08016968 	.word	0x08016968
 800f560:	08016854 	.word	0x08016854
 800f564:	08016984 	.word	0x08016984
 800f568:	080169b4 	.word	0x080169b4
 800f56c:	080169e4 	.word	0x080169e4

0800f570 <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800f570:	b480      	push	{r7}
 800f572:	b085      	sub	sp, #20
 800f574:	af00      	add	r7, sp, #0
 800f576:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	689b      	ldr	r3, [r3, #8]
 800f57c:	2200      	movs	r2, #0
 800f57e:	601a      	str	r2, [r3, #0]
  memp = (struct memp*)LWIP_MEM_ALIGN(desc->base);
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	3303      	adds	r3, #3
 800f586:	f023 0303 	bic.w	r3, r3, #3
 800f58a:	60bb      	str	r3, [r7, #8]
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800f58c:	2300      	movs	r3, #0
 800f58e:	60fb      	str	r3, [r7, #12]
 800f590:	e011      	b.n	800f5b6 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	689b      	ldr	r3, [r3, #8]
 800f596:	681a      	ldr	r2, [r3, #0]
 800f598:	68bb      	ldr	r3, [r7, #8]
 800f59a:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	689b      	ldr	r3, [r3, #8]
 800f5a0:	68ba      	ldr	r2, [r7, #8]
 800f5a2:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
   /* cast through void* to get rid of alignment warnings */
   memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	881b      	ldrh	r3, [r3, #0]
 800f5a8:	461a      	mov	r2, r3
 800f5aa:	68bb      	ldr	r3, [r7, #8]
 800f5ac:	4413      	add	r3, r2
 800f5ae:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800f5b0:	68fb      	ldr	r3, [r7, #12]
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	60fb      	str	r3, [r7, #12]
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	885b      	ldrh	r3, [r3, #2]
 800f5ba:	461a      	mov	r2, r3
 800f5bc:	68fb      	ldr	r3, [r7, #12]
 800f5be:	4293      	cmp	r3, r2
 800f5c0:	dbe7      	blt.n	800f592 <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800f5c2:	bf00      	nop
 800f5c4:	3714      	adds	r7, #20
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	bc80      	pop	{r7}
 800f5ca:	4770      	bx	lr

0800f5cc <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800f5cc:	b580      	push	{r7, lr}
 800f5ce:	b082      	sub	sp, #8
 800f5d0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f5d2:	2300      	movs	r3, #0
 800f5d4:	80fb      	strh	r3, [r7, #6]
 800f5d6:	e009      	b.n	800f5ec <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800f5d8:	88fb      	ldrh	r3, [r7, #6]
 800f5da:	4a08      	ldr	r2, [pc, #32]	; (800f5fc <memp_init+0x30>)
 800f5dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f5e0:	4618      	mov	r0, r3
 800f5e2:	f7ff ffc5 	bl	800f570 <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800f5e6:	88fb      	ldrh	r3, [r7, #6]
 800f5e8:	3301      	adds	r3, #1
 800f5ea:	80fb      	strh	r3, [r7, #6]
 800f5ec:	88fb      	ldrh	r3, [r7, #6]
 800f5ee:	2b05      	cmp	r3, #5
 800f5f0:	d9f2      	bls.n	800f5d8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800f5f2:	bf00      	nop
 800f5f4:	3708      	adds	r7, #8
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}
 800f5fa:	bf00      	nop
 800f5fc:	08017a28 	.word	0x08017a28

0800f600 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char* file, const int line)
#endif
{
 800f600:	b580      	push	{r7, lr}
 800f602:	b084      	sub	sp, #16
 800f604:	af00      	add	r7, sp, #0
 800f606:	6078      	str	r0, [r7, #4]
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);

  memp = *desc->tab;
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	689b      	ldr	r3, [r3, #8]
 800f60c:	681b      	ldr	r3, [r3, #0]
 800f60e:	60fb      	str	r3, [r7, #12]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800f610:	68fb      	ldr	r3, [r7, #12]
 800f612:	2b00      	cmp	r3, #0
 800f614:	d012      	beq.n	800f63c <do_memp_malloc_pool+0x3c>
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element_overflow(memp, desc);
    memp_overflow_check_element_underflow(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	689b      	ldr	r3, [r3, #8]
 800f61a:	68fa      	ldr	r2, [r7, #12]
 800f61c:	6812      	ldr	r2, [r2, #0]
 800f61e:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800f620:	68fb      	ldr	r3, [r7, #12]
 800f622:	f003 0303 	and.w	r3, r3, #3
 800f626:	2b00      	cmp	r3, #0
 800f628:	d006      	beq.n	800f638 <do_memp_malloc_pool+0x38>
 800f62a:	4b07      	ldr	r3, [pc, #28]	; (800f648 <do_memp_malloc_pool+0x48>)
 800f62c:	f240 1249 	movw	r2, #329	; 0x149
 800f630:	4906      	ldr	r1, [pc, #24]	; (800f64c <do_memp_malloc_pool+0x4c>)
 800f632:	4807      	ldr	r0, [pc, #28]	; (800f650 <do_memp_malloc_pool+0x50>)
 800f634:	f005 f834 	bl	80146a0 <iprintf>
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t*)memp + MEMP_SIZE);
 800f638:	68fb      	ldr	r3, [r7, #12]
 800f63a:	e000      	b.n	800f63e <do_memp_malloc_pool+0x3e>
    desc->stats->err++;
#endif
  }

  SYS_ARCH_UNPROTECT(old_level);
  return NULL;
 800f63c:	2300      	movs	r3, #0
}
 800f63e:	4618      	mov	r0, r3
 800f640:	3710      	adds	r7, #16
 800f642:	46bd      	mov	sp, r7
 800f644:	bd80      	pop	{r7, pc}
 800f646:	bf00      	nop
 800f648:	08016a08 	.word	0x08016a08
 800f64c:	08016a38 	.word	0x08016a38
 800f650:	08016a5c 	.word	0x08016a5c

0800f654 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char* file, const int line)
#endif
{
 800f654:	b580      	push	{r7, lr}
 800f656:	b084      	sub	sp, #16
 800f658:	af00      	add	r7, sp, #0
 800f65a:	4603      	mov	r3, r0
 800f65c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800f65e:	79fb      	ldrb	r3, [r7, #7]
 800f660:	2b05      	cmp	r3, #5
 800f662:	d908      	bls.n	800f676 <memp_malloc+0x22>
 800f664:	4b0a      	ldr	r3, [pc, #40]	; (800f690 <memp_malloc+0x3c>)
 800f666:	f240 1287 	movw	r2, #391	; 0x187
 800f66a:	490a      	ldr	r1, [pc, #40]	; (800f694 <memp_malloc+0x40>)
 800f66c:	480a      	ldr	r0, [pc, #40]	; (800f698 <memp_malloc+0x44>)
 800f66e:	f005 f817 	bl	80146a0 <iprintf>
 800f672:	2300      	movs	r3, #0
 800f674:	e008      	b.n	800f688 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800f676:	79fb      	ldrb	r3, [r7, #7]
 800f678:	4a08      	ldr	r2, [pc, #32]	; (800f69c <memp_malloc+0x48>)
 800f67a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f67e:	4618      	mov	r0, r3
 800f680:	f7ff ffbe 	bl	800f600 <do_memp_malloc_pool>
 800f684:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800f686:	68fb      	ldr	r3, [r7, #12]
}
 800f688:	4618      	mov	r0, r3
 800f68a:	3710      	adds	r7, #16
 800f68c:	46bd      	mov	sp, r7
 800f68e:	bd80      	pop	{r7, pc}
 800f690:	08016a08 	.word	0x08016a08
 800f694:	08016a98 	.word	0x08016a98
 800f698:	08016a5c 	.word	0x08016a5c
 800f69c:	08017a28 	.word	0x08017a28

0800f6a0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc* desc, void *mem)
{
 800f6a0:	b580      	push	{r7, lr}
 800f6a2:	b084      	sub	sp, #16
 800f6a4:	af00      	add	r7, sp, #0
 800f6a6:	6078      	str	r0, [r7, #4]
 800f6a8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800f6aa:	683b      	ldr	r3, [r7, #0]
 800f6ac:	f003 0303 	and.w	r3, r3, #3
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d006      	beq.n	800f6c2 <do_memp_free_pool+0x22>
 800f6b4:	4b0a      	ldr	r3, [pc, #40]	; (800f6e0 <do_memp_free_pool+0x40>)
 800f6b6:	f240 129d 	movw	r2, #413	; 0x19d
 800f6ba:	490a      	ldr	r1, [pc, #40]	; (800f6e4 <do_memp_free_pool+0x44>)
 800f6bc:	480a      	ldr	r0, [pc, #40]	; (800f6e8 <do_memp_free_pool+0x48>)
 800f6be:	f004 ffef 	bl	80146a0 <iprintf>
                ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t*)mem - MEMP_SIZE);
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	60fb      	str	r3, [r7, #12]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	689b      	ldr	r3, [r3, #8]
 800f6ca:	681a      	ldr	r2, [r3, #0]
 800f6cc:	68fb      	ldr	r3, [r7, #12]
 800f6ce:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	689b      	ldr	r3, [r3, #8]
 800f6d4:	68fa      	ldr	r2, [r7, #12]
 800f6d6:	601a      	str	r2, [r3, #0]
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
#endif /* !MEMP_MEM_MALLOC */
}
 800f6d8:	bf00      	nop
 800f6da:	3710      	adds	r7, #16
 800f6dc:	46bd      	mov	sp, r7
 800f6de:	bd80      	pop	{r7, pc}
 800f6e0:	08016a08 	.word	0x08016a08
 800f6e4:	08016ab8 	.word	0x08016ab8
 800f6e8:	08016a5c 	.word	0x08016a5c

0800f6ec <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800f6ec:	b580      	push	{r7, lr}
 800f6ee:	b082      	sub	sp, #8
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	4603      	mov	r3, r0
 800f6f4:	6039      	str	r1, [r7, #0]
 800f6f6:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800f6f8:	79fb      	ldrb	r3, [r7, #7]
 800f6fa:	2b05      	cmp	r3, #5
 800f6fc:	d907      	bls.n	800f70e <memp_free+0x22>
 800f6fe:	4b0c      	ldr	r3, [pc, #48]	; (800f730 <memp_free+0x44>)
 800f700:	f240 12db 	movw	r2, #475	; 0x1db
 800f704:	490b      	ldr	r1, [pc, #44]	; (800f734 <memp_free+0x48>)
 800f706:	480c      	ldr	r0, [pc, #48]	; (800f738 <memp_free+0x4c>)
 800f708:	f004 ffca 	bl	80146a0 <iprintf>
 800f70c:	e00c      	b.n	800f728 <memp_free+0x3c>

  if (mem == NULL) {
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	2b00      	cmp	r3, #0
 800f712:	d008      	beq.n	800f726 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800f714:	79fb      	ldrb	r3, [r7, #7]
 800f716:	4a09      	ldr	r2, [pc, #36]	; (800f73c <memp_free+0x50>)
 800f718:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f71c:	6839      	ldr	r1, [r7, #0]
 800f71e:	4618      	mov	r0, r3
 800f720:	f7ff ffbe 	bl	800f6a0 <do_memp_free_pool>
 800f724:	e000      	b.n	800f728 <memp_free+0x3c>
    return;
 800f726:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800f728:	3708      	adds	r7, #8
 800f72a:	46bd      	mov	sp, r7
 800f72c:	bd80      	pop	{r7, pc}
 800f72e:	bf00      	nop
 800f730:	08016a08 	.word	0x08016a08
 800f734:	08016ad8 	.word	0x08016ad8
 800f738:	08016a5c 	.word	0x08016a5c
 800f73c:	08017a28 	.word	0x08017a28

0800f740 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800f740:	b480      	push	{r7}
 800f742:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800f744:	bf00      	nop
 800f746:	46bd      	mov	sp, r7
 800f748:	bc80      	pop	{r7}
 800f74a:	4770      	bx	lr

0800f74c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b084      	sub	sp, #16
 800f750:	af00      	add	r7, sp, #0
 800f752:	60f8      	str	r0, [r7, #12]
 800f754:	60b9      	str	r1, [r7, #8]
 800f756:	607a      	str	r2, [r7, #4]
 800f758:	603b      	str	r3, [r7, #0]
#if LWIP_IPV6
  s8_t i;
#endif

  LWIP_ASSERT("No init function given", init != NULL);
 800f75a:	69fb      	ldr	r3, [r7, #28]
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d105      	bne.n	800f76c <netif_add+0x20>
 800f760:	4b21      	ldr	r3, [pc, #132]	; (800f7e8 <netif_add+0x9c>)
 800f762:	22fb      	movs	r2, #251	; 0xfb
 800f764:	4921      	ldr	r1, [pc, #132]	; (800f7ec <netif_add+0xa0>)
 800f766:	4822      	ldr	r0, [pc, #136]	; (800f7f0 <netif_add+0xa4>)
 800f768:	f004 ff9a 	bl	80146a0 <iprintf>

  /* reset new interface configuration state */
#if LWIP_IPV4
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800f76c:	68fb      	ldr	r3, [r7, #12]
 800f76e:	2200      	movs	r2, #0
 800f770:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	2200      	movs	r2, #0
 800f776:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800f778:	68fb      	ldr	r3, [r7, #12]
 800f77a:	2200      	movs	r2, #0
 800f77c:	60da      	str	r2, [r3, #12]
    netif->ip6_addr_state[i] = IP6_ADDR_INVALID;
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->flags = 0;
 800f77e:	68fb      	ldr	r3, [r7, #12]
 800f780:	2200      	movs	r2, #0
 800f782:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
#if LWIP_IPV6_AUTOCONFIG
  /* IPv6 address autoconfiguration not enabled by default */
  netif->ip6_autoconfig_enabled = 0;
#endif /* LWIP_IPV6_AUTOCONFIG */
#if LWIP_IPV6_SEND_ROUTER_SOLICIT
  netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	2203      	movs	r2, #3
 800f78a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800f78e:	68fb      	ldr	r3, [r7, #12]
 800f790:	2200      	movs	r2, #0
 800f792:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800f794:	68fb      	ldr	r3, [r7, #12]
 800f796:	69ba      	ldr	r2, [r7, #24]
 800f798:	621a      	str	r2, [r3, #32]
  netif->num = netif_num++;
 800f79a:	4b16      	ldr	r3, [pc, #88]	; (800f7f4 <netif_add+0xa8>)
 800f79c:	781b      	ldrb	r3, [r3, #0]
 800f79e:	1c5a      	adds	r2, r3, #1
 800f7a0:	b2d1      	uxtb	r1, r2
 800f7a2:	4a14      	ldr	r2, [pc, #80]	; (800f7f4 <netif_add+0xa8>)
 800f7a4:	7011      	strb	r1, [r2, #0]
 800f7a6:	68fa      	ldr	r2, [r7, #12]
 800f7a8:	f882 3032 	strb.w	r3, [r2, #50]	; 0x32
  netif->input = input;
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	6a3a      	ldr	r2, [r7, #32]
 800f7b0:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800f7b2:	683b      	ldr	r3, [r7, #0]
 800f7b4:	687a      	ldr	r2, [r7, #4]
 800f7b6:	68b9      	ldr	r1, [r7, #8]
 800f7b8:	68f8      	ldr	r0, [r7, #12]
 800f7ba:	f000 f81f 	bl	800f7fc <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800f7be:	69fb      	ldr	r3, [r7, #28]
 800f7c0:	68f8      	ldr	r0, [r7, #12]
 800f7c2:	4798      	blx	r3
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d001      	beq.n	800f7ce <netif_add+0x82>
    return NULL;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	e007      	b.n	800f7de <netif_add+0x92>
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800f7ce:	4b0a      	ldr	r3, [pc, #40]	; (800f7f8 <netif_add+0xac>)
 800f7d0:	681a      	ldr	r2, [r3, #0]
 800f7d2:	68fb      	ldr	r3, [r7, #12]
 800f7d4:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800f7d6:	4a08      	ldr	r2, [pc, #32]	; (800f7f8 <netif_add+0xac>)
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	6013      	str	r3, [r2, #0]
  ip4_addr_debug_print(NETIF_DEBUG, netmask);
  LWIP_DEBUGF(NETIF_DEBUG, (" gw "));
  ip4_addr_debug_print(NETIF_DEBUG, gw);
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));
  return netif;
 800f7dc:	68fb      	ldr	r3, [r7, #12]
}
 800f7de:	4618      	mov	r0, r3
 800f7e0:	3710      	adds	r7, #16
 800f7e2:	46bd      	mov	sp, r7
 800f7e4:	bd80      	pop	{r7, pc}
 800f7e6:	bf00      	nop
 800f7e8:	08016af4 	.word	0x08016af4
 800f7ec:	08016b28 	.word	0x08016b28
 800f7f0:	08016b40 	.word	0x08016b40
 800f7f4:	2000049c 	.word	0x2000049c
 800f7f8:	200076f0 	.word	0x200076f0

0800f7fc <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
    const ip4_addr_t *gw)
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b084      	sub	sp, #16
 800f800:	af00      	add	r7, sp, #0
 800f802:	60f8      	str	r0, [r7, #12]
 800f804:	60b9      	str	r1, [r7, #8]
 800f806:	607a      	str	r2, [r7, #4]
 800f808:	603b      	str	r3, [r7, #0]
  if (ip4_addr_isany(ipaddr)) {
 800f80a:	68bb      	ldr	r3, [r7, #8]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d003      	beq.n	800f818 <netif_set_addr+0x1c>
 800f810:	68bb      	ldr	r3, [r7, #8]
 800f812:	681b      	ldr	r3, [r3, #0]
 800f814:	2b00      	cmp	r3, #0
 800f816:	d10c      	bne.n	800f832 <netif_set_addr+0x36>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    netif_set_ipaddr(netif, ipaddr);
 800f818:	68b9      	ldr	r1, [r7, #8]
 800f81a:	68f8      	ldr	r0, [r7, #12]
 800f81c:	f000 f81a 	bl	800f854 <netif_set_ipaddr>
    netif_set_netmask(netif, netmask);
 800f820:	6879      	ldr	r1, [r7, #4]
 800f822:	68f8      	ldr	r0, [r7, #12]
 800f824:	f000 f859 	bl	800f8da <netif_set_netmask>
    netif_set_gw(netif, gw);
 800f828:	6839      	ldr	r1, [r7, #0]
 800f82a:	68f8      	ldr	r0, [r7, #12]
 800f82c:	f000 f842 	bl	800f8b4 <netif_set_gw>
 800f830:	e00b      	b.n	800f84a <netif_set_addr+0x4e>
  } else {
    netif_set_netmask(netif, netmask);
 800f832:	6879      	ldr	r1, [r7, #4]
 800f834:	68f8      	ldr	r0, [r7, #12]
 800f836:	f000 f850 	bl	800f8da <netif_set_netmask>
    netif_set_gw(netif, gw);
 800f83a:	6839      	ldr	r1, [r7, #0]
 800f83c:	68f8      	ldr	r0, [r7, #12]
 800f83e:	f000 f839 	bl	800f8b4 <netif_set_gw>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    netif_set_ipaddr(netif, ipaddr);
 800f842:	68b9      	ldr	r1, [r7, #8]
 800f844:	68f8      	ldr	r0, [r7, #12]
 800f846:	f000 f805 	bl	800f854 <netif_set_ipaddr>
  }
}
 800f84a:	bf00      	nop
 800f84c:	3710      	adds	r7, #16
 800f84e:	46bd      	mov	sp, r7
 800f850:	bd80      	pop	{r7, pc}
	...

0800f854 <netif_set_ipaddr>:
 * @note call netif_set_addr() if you also want to change netmask and
 * default gateway
 */
void
netif_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr)
{
 800f854:	b580      	push	{r7, lr}
 800f856:	b084      	sub	sp, #16
 800f858:	af00      	add	r7, sp, #0
 800f85a:	6078      	str	r0, [r7, #4]
 800f85c:	6039      	str	r1, [r7, #0]
  ip_addr_t new_addr;
  *ip_2_ip4(&new_addr) = (ipaddr ? *ipaddr : *IP4_ADDR_ANY4);
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	2b00      	cmp	r3, #0
 800f862:	d003      	beq.n	800f86c <netif_set_ipaddr+0x18>
 800f864:	683b      	ldr	r3, [r7, #0]
 800f866:	681b      	ldr	r3, [r3, #0]
 800f868:	60fb      	str	r3, [r7, #12]
 800f86a:	e002      	b.n	800f872 <netif_set_ipaddr+0x1e>
 800f86c:	4b10      	ldr	r3, [pc, #64]	; (800f8b0 <netif_set_ipaddr+0x5c>)
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	60fb      	str	r3, [r7, #12]
  IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

  /* address is actually being changed? */
  if (ip4_addr_cmp(ip_2_ip4(&new_addr), netif_ip4_addr(netif)) == 0) {
 800f872:	68fa      	ldr	r2, [r7, #12]
 800f874:	687b      	ldr	r3, [r7, #4]
 800f876:	3304      	adds	r3, #4
 800f878:	681b      	ldr	r3, [r3, #0]
 800f87a:	429a      	cmp	r2, r3
 800f87c:	d014      	beq.n	800f8a8 <netif_set_ipaddr+0x54>
    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
#if LWIP_TCP
    tcp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
#endif /* LWIP_TCP */
#if LWIP_UDP
    udp_netif_ip_addr_changed(netif_ip_addr4(netif), &new_addr);
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	3304      	adds	r3, #4
 800f882:	f107 020c 	add.w	r2, r7, #12
 800f886:	4611      	mov	r1, r2
 800f888:	4618      	mov	r0, r3
 800f88a:	f001 f821 	bl	80108d0 <udp_netif_ip_addr_changed>
#endif /* LWIP_RAW */

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800f88e:	683b      	ldr	r3, [r7, #0]
 800f890:	2b00      	cmp	r3, #0
 800f892:	d002      	beq.n	800f89a <netif_set_ipaddr+0x46>
 800f894:	683b      	ldr	r3, [r7, #0]
 800f896:	681b      	ldr	r3, [r3, #0]
 800f898:	e000      	b.n	800f89c <netif_set_ipaddr+0x48>
 800f89a:	2300      	movs	r3, #0
 800f89c:	687a      	ldr	r2, [r7, #4]
 800f89e:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800f8a0:	2101      	movs	r1, #1
 800f8a2:	6878      	ldr	r0, [r7, #4]
 800f8a4:	f000 f85d 	bl	800f962 <netif_issue_reports>
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_addr(netif)),
    ip4_addr2_16(netif_ip4_addr(netif)),
    ip4_addr3_16(netif_ip4_addr(netif)),
    ip4_addr4_16(netif_ip4_addr(netif))));
}
 800f8a8:	bf00      	nop
 800f8aa:	3710      	adds	r7, #16
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	bd80      	pop	{r7, pc}
 800f8b0:	08017a50 	.word	0x08017a50

0800f8b4 <netif_set_gw>:
 *
 * @note call netif_set_addr() if you also want to change ip address and netmask
 */
void
netif_set_gw(struct netif *netif, const ip4_addr_t *gw)
{
 800f8b4:	b480      	push	{r7}
 800f8b6:	b083      	sub	sp, #12
 800f8b8:	af00      	add	r7, sp, #0
 800f8ba:	6078      	str	r0, [r7, #4]
 800f8bc:	6039      	str	r1, [r7, #0]
  ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800f8be:	683b      	ldr	r3, [r7, #0]
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d002      	beq.n	800f8ca <netif_set_gw+0x16>
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	681b      	ldr	r3, [r3, #0]
 800f8c8:	e000      	b.n	800f8cc <netif_set_gw+0x18>
 800f8ca:	2300      	movs	r3, #0
 800f8cc:	687a      	ldr	r2, [r7, #4]
 800f8ce:	60d3      	str	r3, [r2, #12]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_gw(netif)),
    ip4_addr2_16(netif_ip4_gw(netif)),
    ip4_addr3_16(netif_ip4_gw(netif)),
    ip4_addr4_16(netif_ip4_gw(netif))));
}
 800f8d0:	bf00      	nop
 800f8d2:	370c      	adds	r7, #12
 800f8d4:	46bd      	mov	sp, r7
 800f8d6:	bc80      	pop	{r7}
 800f8d8:	4770      	bx	lr

0800f8da <netif_set_netmask>:
 * @note call netif_set_addr() if you also want to change ip address and
 * default gateway
 */
void
netif_set_netmask(struct netif *netif, const ip4_addr_t *netmask)
{
 800f8da:	b480      	push	{r7}
 800f8dc:	b083      	sub	sp, #12
 800f8de:	af00      	add	r7, sp, #0
 800f8e0:	6078      	str	r0, [r7, #4]
 800f8e2:	6039      	str	r1, [r7, #0]
  mib2_remove_route_ip4(0, netif);
  /* set new netmask to netif */
  ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	2b00      	cmp	r3, #0
 800f8e8:	d002      	beq.n	800f8f0 <netif_set_netmask+0x16>
 800f8ea:	683b      	ldr	r3, [r7, #0]
 800f8ec:	681b      	ldr	r3, [r3, #0]
 800f8ee:	e000      	b.n	800f8f2 <netif_set_netmask+0x18>
 800f8f0:	2300      	movs	r3, #0
 800f8f2:	687a      	ldr	r2, [r7, #4]
 800f8f4:	6093      	str	r3, [r2, #8]
    netif->name[0], netif->name[1],
    ip4_addr1_16(netif_ip4_netmask(netif)),
    ip4_addr2_16(netif_ip4_netmask(netif)),
    ip4_addr3_16(netif_ip4_netmask(netif)),
    ip4_addr4_16(netif_ip4_netmask(netif))));
}
 800f8f6:	bf00      	nop
 800f8f8:	370c      	adds	r7, #12
 800f8fa:	46bd      	mov	sp, r7
 800f8fc:	bc80      	pop	{r7}
 800f8fe:	4770      	bx	lr

0800f900 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800f900:	b480      	push	{r7}
 800f902:	b083      	sub	sp, #12
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800f908:	4a03      	ldr	r2, [pc, #12]	; (800f918 <netif_set_default+0x18>)
 800f90a:	687b      	ldr	r3, [r7, #4]
 800f90c:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
           netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800f90e:	bf00      	nop
 800f910:	370c      	adds	r7, #12
 800f912:	46bd      	mov	sp, r7
 800f914:	bc80      	pop	{r7}
 800f916:	4770      	bx	lr
 800f918:	200076f4 	.word	0x200076f4

0800f91c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800f91c:	b580      	push	{r7, lr}
 800f91e:	b082      	sub	sp, #8
 800f920:	af00      	add	r7, sp, #0
 800f922:	6078      	str	r0, [r7, #4]
  if (!(netif->flags & NETIF_FLAG_UP)) {
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f92a:	f003 0301 	and.w	r3, r3, #1
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d113      	bne.n	800f95a <netif_set_up+0x3e>
    netif->flags |= NETIF_FLAG_UP;
 800f932:	687b      	ldr	r3, [r7, #4]
 800f934:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f938:	f043 0301 	orr.w	r3, r3, #1
 800f93c:	b2da      	uxtb	r2, r3
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f

    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

    NETIF_STATUS_CALLBACK(netif);

    if (netif->flags & NETIF_FLAG_LINK_UP) {
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f94a:	f003 0304 	and.w	r3, r3, #4
 800f94e:	2b00      	cmp	r3, #0
 800f950:	d003      	beq.n	800f95a <netif_set_up+0x3e>
      netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4|NETIF_REPORT_TYPE_IPV6);
 800f952:	2103      	movs	r1, #3
 800f954:	6878      	ldr	r0, [r7, #4]
 800f956:	f000 f804 	bl	800f962 <netif_issue_reports>
    }
  }
}
 800f95a:	bf00      	nop
 800f95c:	3708      	adds	r7, #8
 800f95e:	46bd      	mov	sp, r7
 800f960:	bd80      	pop	{r7, pc}

0800f962 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif* netif, u8_t report_type)
{
 800f962:	b580      	push	{r7, lr}
 800f964:	b082      	sub	sp, #8
 800f966:	af00      	add	r7, sp, #0
 800f968:	6078      	str	r0, [r7, #4]
 800f96a:	460b      	mov	r3, r1
 800f96c:	70fb      	strb	r3, [r7, #3]
#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f96e:	78fb      	ldrb	r3, [r7, #3]
 800f970:	f003 0301 	and.w	r3, r3, #1
 800f974:	2b00      	cmp	r3, #0
 800f976:	d011      	beq.n	800f99c <netif_issue_reports+0x3a>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	3304      	adds	r3, #4
 800f97c:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800f97e:	2b00      	cmp	r3, #0
 800f980:	d00c      	beq.n	800f99c <netif_issue_reports+0x3a>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f988:	f003 0308 	and.w	r3, r3, #8
 800f98c:	2b00      	cmp	r3, #0
 800f98e:	d005      	beq.n	800f99c <netif_issue_reports+0x3a>
      etharp_gratuitous(netif);
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	3304      	adds	r3, #4
 800f994:	4619      	mov	r1, r3
 800f996:	6878      	ldr	r0, [r7, #4]
 800f998:	f001 fecc 	bl	8011734 <etharp_request>
    /* Send Router Solicitation messages. */
    netif->rs_count = LWIP_ND6_MAX_MULTICAST_SOLICIT;
#endif /* LWIP_IPV6_SEND_ROUTER_SOLICIT */
  }
#endif /* LWIP_IPV6 */
}
 800f99c:	bf00      	nop
 800f99e:	3708      	adds	r7, #8
 800f9a0:	46bd      	mov	sp, r7
 800f9a2:	bd80      	pop	{r7, pc}

0800f9a4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800f9a4:	b580      	push	{r7, lr}
 800f9a6:	b082      	sub	sp, #8
 800f9a8:	af00      	add	r7, sp, #0
 800f9aa:	6078      	str	r0, [r7, #4]
  if (netif->flags & NETIF_FLAG_UP) {
 800f9ac:	687b      	ldr	r3, [r7, #4]
 800f9ae:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9b2:	f003 0301 	and.w	r3, r3, #1
 800f9b6:	2b00      	cmp	r3, #0
 800f9b8:	d012      	beq.n	800f9e0 <netif_set_down+0x3c>
    netif->flags &= ~NETIF_FLAG_UP;
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9c0:	f023 0301 	bic.w	r3, r3, #1
 800f9c4:	b2da      	uxtb	r2, r3
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800f9cc:	687b      	ldr	r3, [r7, #4]
 800f9ce:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f9d2:	f003 0308 	and.w	r3, r3, #8
 800f9d6:	2b00      	cmp	r3, #0
 800f9d8:	d002      	beq.n	800f9e0 <netif_set_down+0x3c>
      etharp_cleanup_netif(netif);
 800f9da:	6878      	ldr	r0, [r7, #4]
 800f9dc:	f001 fa70 	bl	8010ec0 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800f9e0:	bf00      	nop
 800f9e2:	3708      	adds	r7, #8
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	bd80      	pop	{r7, pc}

0800f9e8 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800f9e8:	b480      	push	{r7}
 800f9ea:	b083      	sub	sp, #12
 800f9ec:	af00      	add	r7, sp, #0
 800f9ee:	6078      	str	r0, [r7, #4]
 800f9f0:	6039      	str	r1, [r7, #0]
  if (netif) {
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d002      	beq.n	800f9fe <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	683a      	ldr	r2, [r7, #0]
 800f9fc:	61da      	str	r2, [r3, #28]
  }
}
 800f9fe:	bf00      	nop
 800fa00:	370c      	adds	r7, #12
 800fa02:	46bd      	mov	sp, r7
 800fa04:	bc80      	pop	{r7}
 800fa06:	4770      	bx	lr

0800fa08 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	b088      	sub	sp, #32
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	4603      	mov	r3, r0
 800fa10:	71fb      	strb	r3, [r7, #7]
 800fa12:	460b      	mov	r3, r1
 800fa14:	80bb      	strh	r3, [r7, #4]
 800fa16:	4613      	mov	r3, r2
 800fa18:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  s32_t rem_len; /* remaining length */
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (layer) {
 800fa1a:	79fb      	ldrb	r3, [r7, #7]
 800fa1c:	2b04      	cmp	r3, #4
 800fa1e:	d81c      	bhi.n	800fa5a <pbuf_alloc+0x52>
 800fa20:	a201      	add	r2, pc, #4	; (adr r2, 800fa28 <pbuf_alloc+0x20>)
 800fa22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa26:	bf00      	nop
 800fa28:	0800fa3d 	.word	0x0800fa3d
 800fa2c:	0800fa43 	.word	0x0800fa43
 800fa30:	0800fa49 	.word	0x0800fa49
 800fa34:	0800fa4f 	.word	0x0800fa4f
 800fa38:	0800fa55 	.word	0x0800fa55
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800fa3c:	2336      	movs	r3, #54	; 0x36
 800fa3e:	82fb      	strh	r3, [r7, #22]
    break;
 800fa40:	e014      	b.n	800fa6c <pbuf_alloc+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800fa42:	2322      	movs	r3, #34	; 0x22
 800fa44:	82fb      	strh	r3, [r7, #22]
    break;
 800fa46:	e011      	b.n	800fa6c <pbuf_alloc+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800fa48:	230e      	movs	r3, #14
 800fa4a:	82fb      	strh	r3, [r7, #22]
    break;
 800fa4c:	e00e      	b.n	800fa6c <pbuf_alloc+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800fa4e:	2300      	movs	r3, #0
 800fa50:	82fb      	strh	r3, [r7, #22]
    break;
 800fa52:	e00b      	b.n	800fa6c <pbuf_alloc+0x64>
  case PBUF_RAW:
    /* no offset (e.g. RX buffers or chain successors) */
    offset = 0;
 800fa54:	2300      	movs	r3, #0
 800fa56:	82fb      	strh	r3, [r7, #22]
    break;
 800fa58:	e008      	b.n	800fa6c <pbuf_alloc+0x64>
  default:
    LWIP_ASSERT("pbuf_alloc: bad pbuf layer", 0);
 800fa5a:	4ba3      	ldr	r3, [pc, #652]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fa5c:	f44f 728b 	mov.w	r2, #278	; 0x116
 800fa60:	49a2      	ldr	r1, [pc, #648]	; (800fcec <pbuf_alloc+0x2e4>)
 800fa62:	48a3      	ldr	r0, [pc, #652]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fa64:	f004 fe1c 	bl	80146a0 <iprintf>
    return NULL;
 800fa68:	2300      	movs	r3, #0
 800fa6a:	e159      	b.n	800fd20 <pbuf_alloc+0x318>
  }

  switch (type) {
 800fa6c:	79bb      	ldrb	r3, [r7, #6]
 800fa6e:	2b03      	cmp	r3, #3
 800fa70:	f200 8130 	bhi.w	800fcd4 <pbuf_alloc+0x2cc>
 800fa74:	a201      	add	r2, pc, #4	; (adr r2, 800fa7c <pbuf_alloc+0x74>)
 800fa76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fa7a:	bf00      	nop
 800fa7c:	0800fc15 	.word	0x0800fc15
 800fa80:	0800fca1 	.word	0x0800fca1
 800fa84:	0800fca1 	.word	0x0800fca1
 800fa88:	0800fa8d 	.word	0x0800fa8d
  case PBUF_POOL:
    /* allocate head of pbuf chain into p */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fa8c:	2005      	movs	r0, #5
 800fa8e:	f7ff fde1 	bl	800f654 <memp_malloc>
 800fa92:	61f8      	str	r0, [r7, #28]
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc: allocated pbuf %p\n", (void *)p));
    if (p == NULL) {
 800fa94:	69fb      	ldr	r3, [r7, #28]
 800fa96:	2b00      	cmp	r3, #0
 800fa98:	d101      	bne.n	800fa9e <pbuf_alloc+0x96>
      PBUF_POOL_IS_EMPTY();
      return NULL;
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	e140      	b.n	800fd20 <pbuf_alloc+0x318>
    }
    p->type = type;
 800fa9e:	69fb      	ldr	r3, [r7, #28]
 800faa0:	79ba      	ldrb	r2, [r7, #6]
 800faa2:	731a      	strb	r2, [r3, #12]
    p->next = NULL;
 800faa4:	69fb      	ldr	r3, [r7, #28]
 800faa6:	2200      	movs	r2, #0
 800faa8:	601a      	str	r2, [r3, #0]

    /* make the payload pointer point 'offset' bytes into pbuf data memory */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + (SIZEOF_STRUCT_PBUF + offset)));
 800faaa:	8afb      	ldrh	r3, [r7, #22]
 800faac:	3310      	adds	r3, #16
 800faae:	69fa      	ldr	r2, [r7, #28]
 800fab0:	4413      	add	r3, r2
 800fab2:	3303      	adds	r3, #3
 800fab4:	f023 0303 	bic.w	r3, r3, #3
 800fab8:	461a      	mov	r2, r3
 800faba:	69fb      	ldr	r3, [r7, #28]
 800fabc:	605a      	str	r2, [r3, #4]
    LWIP_ASSERT("pbuf_alloc: pbuf p->payload properly aligned",
 800fabe:	69fb      	ldr	r3, [r7, #28]
 800fac0:	685b      	ldr	r3, [r3, #4]
 800fac2:	f003 0303 	and.w	r3, r3, #3
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d006      	beq.n	800fad8 <pbuf_alloc+0xd0>
 800faca:	4b87      	ldr	r3, [pc, #540]	; (800fce8 <pbuf_alloc+0x2e0>)
 800facc:	f240 1229 	movw	r2, #297	; 0x129
 800fad0:	4988      	ldr	r1, [pc, #544]	; (800fcf4 <pbuf_alloc+0x2ec>)
 800fad2:	4887      	ldr	r0, [pc, #540]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fad4:	f004 fde4 	bl	80146a0 <iprintf>
            ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    /* the total length of the pbuf chain is the requested size */
    p->tot_len = length;
 800fad8:	69fb      	ldr	r3, [r7, #28]
 800fada:	88ba      	ldrh	r2, [r7, #4]
 800fadc:	811a      	strh	r2, [r3, #8]
    /* set the length of the first pbuf in the chain */
    p->len = LWIP_MIN(length, PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset));
 800fade:	8afb      	ldrh	r3, [r7, #22]
 800fae0:	3303      	adds	r3, #3
 800fae2:	f023 0303 	bic.w	r3, r3, #3
 800fae6:	f5c3 7214 	rsb	r2, r3, #592	; 0x250
 800faea:	88bb      	ldrh	r3, [r7, #4]
 800faec:	4293      	cmp	r3, r2
 800faee:	bf28      	it	cs
 800faf0:	4613      	movcs	r3, r2
 800faf2:	b29a      	uxth	r2, r3
 800faf4:	69fb      	ldr	r3, [r7, #28]
 800faf6:	815a      	strh	r2, [r3, #10]
    LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800faf8:	69fb      	ldr	r3, [r7, #28]
 800fafa:	685b      	ldr	r3, [r3, #4]
 800fafc:	69fa      	ldr	r2, [r7, #28]
 800fafe:	8952      	ldrh	r2, [r2, #10]
 800fb00:	441a      	add	r2, r3
 800fb02:	69fb      	ldr	r3, [r7, #28]
 800fb04:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800fb08:	429a      	cmp	r2, r3
 800fb0a:	d906      	bls.n	800fb1a <pbuf_alloc+0x112>
 800fb0c:	4b76      	ldr	r3, [pc, #472]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fb0e:	f44f 7298 	mov.w	r2, #304	; 0x130
 800fb12:	4979      	ldr	r1, [pc, #484]	; (800fcf8 <pbuf_alloc+0x2f0>)
 800fb14:	4876      	ldr	r0, [pc, #472]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fb16:	f004 fdc3 	bl	80146a0 <iprintf>
                ((u8_t*)p->payload + p->len <=
                 (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
    LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800fb1a:	8afb      	ldrh	r3, [r7, #22]
 800fb1c:	3303      	adds	r3, #3
 800fb1e:	f023 0303 	bic.w	r3, r3, #3
 800fb22:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fb26:	d106      	bne.n	800fb36 <pbuf_alloc+0x12e>
 800fb28:	4b6f      	ldr	r3, [pc, #444]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fb2a:	f44f 7299 	mov.w	r2, #306	; 0x132
 800fb2e:	4973      	ldr	r1, [pc, #460]	; (800fcfc <pbuf_alloc+0x2f4>)
 800fb30:	486f      	ldr	r0, [pc, #444]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fb32:	f004 fdb5 	bl	80146a0 <iprintf>
      (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
    /* set reference count (needed here in case we fail) */
    p->ref = 1;
 800fb36:	69fb      	ldr	r3, [r7, #28]
 800fb38:	2201      	movs	r2, #1
 800fb3a:	81da      	strh	r2, [r3, #14]

    /* now allocate the tail of the pbuf chain */

    /* remember first pbuf for linkage in next iteration */
    r = p;
 800fb3c:	69fb      	ldr	r3, [r7, #28]
 800fb3e:	61bb      	str	r3, [r7, #24]
    /* remaining length to be allocated */
    rem_len = length - p->len;
 800fb40:	88bb      	ldrh	r3, [r7, #4]
 800fb42:	69fa      	ldr	r2, [r7, #28]
 800fb44:	8952      	ldrh	r2, [r2, #10]
 800fb46:	1a9b      	subs	r3, r3, r2
 800fb48:	613b      	str	r3, [r7, #16]
    /* any remaining pbufs to be allocated? */
    while (rem_len > 0) {
 800fb4a:	e05f      	b.n	800fc0c <pbuf_alloc+0x204>
      q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800fb4c:	2005      	movs	r0, #5
 800fb4e:	f7ff fd81 	bl	800f654 <memp_malloc>
 800fb52:	60f8      	str	r0, [r7, #12]
      if (q == NULL) {
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d104      	bne.n	800fb64 <pbuf_alloc+0x15c>
        PBUF_POOL_IS_EMPTY();
        /* free chain so far allocated */
        pbuf_free(p);
 800fb5a:	69f8      	ldr	r0, [r7, #28]
 800fb5c:	f000 fac2 	bl	80100e4 <pbuf_free>
        /* bail out unsuccessfully */
        return NULL;
 800fb60:	2300      	movs	r3, #0
 800fb62:	e0dd      	b.n	800fd20 <pbuf_alloc+0x318>
      }
      q->type = type;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	79ba      	ldrb	r2, [r7, #6]
 800fb68:	731a      	strb	r2, [r3, #12]
      q->flags = 0;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	2200      	movs	r2, #0
 800fb6e:	735a      	strb	r2, [r3, #13]
      q->next = NULL;
 800fb70:	68fb      	ldr	r3, [r7, #12]
 800fb72:	2200      	movs	r2, #0
 800fb74:	601a      	str	r2, [r3, #0]
      /* make previous pbuf point to this pbuf */
      r->next = q;
 800fb76:	69bb      	ldr	r3, [r7, #24]
 800fb78:	68fa      	ldr	r2, [r7, #12]
 800fb7a:	601a      	str	r2, [r3, #0]
      /* set total length of this pbuf and next in chain */
      LWIP_ASSERT("rem_len < max_u16_t", rem_len < 0xffff);
 800fb7c:	693b      	ldr	r3, [r7, #16]
 800fb7e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800fb82:	4293      	cmp	r3, r2
 800fb84:	dd06      	ble.n	800fb94 <pbuf_alloc+0x18c>
 800fb86:	4b58      	ldr	r3, [pc, #352]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fb88:	f44f 72a6 	mov.w	r2, #332	; 0x14c
 800fb8c:	495c      	ldr	r1, [pc, #368]	; (800fd00 <pbuf_alloc+0x2f8>)
 800fb8e:	4858      	ldr	r0, [pc, #352]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fb90:	f004 fd86 	bl	80146a0 <iprintf>
      q->tot_len = (u16_t)rem_len;
 800fb94:	693b      	ldr	r3, [r7, #16]
 800fb96:	b29a      	uxth	r2, r3
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	811a      	strh	r2, [r3, #8]
      /* this pbuf length is pool size, unless smaller sized tail */
      q->len = LWIP_MIN((u16_t)rem_len, PBUF_POOL_BUFSIZE_ALIGNED);
 800fb9c:	693b      	ldr	r3, [r7, #16]
 800fb9e:	b29b      	uxth	r3, r3
 800fba0:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 800fba4:	bf28      	it	cs
 800fba6:	f44f 7314 	movcs.w	r3, #592	; 0x250
 800fbaa:	b29a      	uxth	r2, r3
 800fbac:	68fb      	ldr	r3, [r7, #12]
 800fbae:	815a      	strh	r2, [r3, #10]
      q->payload = (void *)((u8_t *)q + SIZEOF_STRUCT_PBUF);
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	f103 0210 	add.w	r2, r3, #16
 800fbb6:	68fb      	ldr	r3, [r7, #12]
 800fbb8:	605a      	str	r2, [r3, #4]
      LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	685b      	ldr	r3, [r3, #4]
 800fbbe:	f003 0303 	and.w	r3, r3, #3
 800fbc2:	2b00      	cmp	r3, #0
 800fbc4:	d006      	beq.n	800fbd4 <pbuf_alloc+0x1cc>
 800fbc6:	4b48      	ldr	r3, [pc, #288]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fbc8:	f44f 72a9 	mov.w	r2, #338	; 0x152
 800fbcc:	494d      	ldr	r1, [pc, #308]	; (800fd04 <pbuf_alloc+0x2fc>)
 800fbce:	4848      	ldr	r0, [pc, #288]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fbd0:	f004 fd66 	bl	80146a0 <iprintf>
              ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
      LWIP_ASSERT("check p->payload + p->len does not overflow pbuf",
 800fbd4:	69fb      	ldr	r3, [r7, #28]
 800fbd6:	685b      	ldr	r3, [r3, #4]
 800fbd8:	69fa      	ldr	r2, [r7, #28]
 800fbda:	8952      	ldrh	r2, [r2, #10]
 800fbdc:	441a      	add	r2, r3
 800fbde:	69fb      	ldr	r3, [r7, #28]
 800fbe0:	f503 7318 	add.w	r3, r3, #608	; 0x260
 800fbe4:	429a      	cmp	r2, r3
 800fbe6:	d906      	bls.n	800fbf6 <pbuf_alloc+0x1ee>
 800fbe8:	4b3f      	ldr	r3, [pc, #252]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fbea:	f240 1255 	movw	r2, #341	; 0x155
 800fbee:	4942      	ldr	r1, [pc, #264]	; (800fcf8 <pbuf_alloc+0x2f0>)
 800fbf0:	483f      	ldr	r0, [pc, #252]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fbf2:	f004 fd55 	bl	80146a0 <iprintf>
                  ((u8_t*)p->payload + p->len <=
                   (u8_t*)p + SIZEOF_STRUCT_PBUF + PBUF_POOL_BUFSIZE_ALIGNED));
      q->ref = 1;
 800fbf6:	68fb      	ldr	r3, [r7, #12]
 800fbf8:	2201      	movs	r2, #1
 800fbfa:	81da      	strh	r2, [r3, #14]
      /* calculate remaining length to be allocated */
      rem_len -= q->len;
 800fbfc:	68fb      	ldr	r3, [r7, #12]
 800fbfe:	895b      	ldrh	r3, [r3, #10]
 800fc00:	461a      	mov	r2, r3
 800fc02:	693b      	ldr	r3, [r7, #16]
 800fc04:	1a9b      	subs	r3, r3, r2
 800fc06:	613b      	str	r3, [r7, #16]
      /* remember this pbuf for linkage in next iteration */
      r = q;
 800fc08:	68fb      	ldr	r3, [r7, #12]
 800fc0a:	61bb      	str	r3, [r7, #24]
    while (rem_len > 0) {
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	dc9c      	bgt.n	800fb4c <pbuf_alloc+0x144>
    }
    /* end of chain */
    /*r->next = NULL;*/

    break;
 800fc12:	e07e      	b.n	800fd12 <pbuf_alloc+0x30a>
  case PBUF_RAM:
    {
      mem_size_t alloc_len = LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF + offset) + LWIP_MEM_ALIGN_SIZE(length);
 800fc14:	8afb      	ldrh	r3, [r7, #22]
 800fc16:	3313      	adds	r3, #19
 800fc18:	b29b      	uxth	r3, r3
 800fc1a:	f023 0303 	bic.w	r3, r3, #3
 800fc1e:	b29a      	uxth	r2, r3
 800fc20:	88bb      	ldrh	r3, [r7, #4]
 800fc22:	3303      	adds	r3, #3
 800fc24:	b29b      	uxth	r3, r3
 800fc26:	f023 0303 	bic.w	r3, r3, #3
 800fc2a:	b29b      	uxth	r3, r3
 800fc2c:	4413      	add	r3, r2
 800fc2e:	817b      	strh	r3, [r7, #10]
      
      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if (alloc_len < LWIP_MEM_ALIGN_SIZE(length)) {
 800fc30:	897a      	ldrh	r2, [r7, #10]
 800fc32:	88bb      	ldrh	r3, [r7, #4]
 800fc34:	3303      	adds	r3, #3
 800fc36:	f023 0303 	bic.w	r3, r3, #3
 800fc3a:	429a      	cmp	r2, r3
 800fc3c:	d201      	bcs.n	800fc42 <pbuf_alloc+0x23a>
        return NULL;
 800fc3e:	2300      	movs	r3, #0
 800fc40:	e06e      	b.n	800fd20 <pbuf_alloc+0x318>
      }
    
      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf*)mem_malloc(alloc_len);
 800fc42:	897b      	ldrh	r3, [r7, #10]
 800fc44:	4618      	mov	r0, r3
 800fc46:	f7ff fba9 	bl	800f39c <mem_malloc>
 800fc4a:	61f8      	str	r0, [r7, #28]
    }

    if (p == NULL) {
 800fc4c:	69fb      	ldr	r3, [r7, #28]
 800fc4e:	2b00      	cmp	r3, #0
 800fc50:	d101      	bne.n	800fc56 <pbuf_alloc+0x24e>
      return NULL;
 800fc52:	2300      	movs	r3, #0
 800fc54:	e064      	b.n	800fd20 <pbuf_alloc+0x318>
    }
    /* Set up internal structure of the pbuf. */
    p->payload = LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset));
 800fc56:	8afb      	ldrh	r3, [r7, #22]
 800fc58:	3310      	adds	r3, #16
 800fc5a:	69fa      	ldr	r2, [r7, #28]
 800fc5c:	4413      	add	r3, r2
 800fc5e:	3303      	adds	r3, #3
 800fc60:	f023 0303 	bic.w	r3, r3, #3
 800fc64:	461a      	mov	r2, r3
 800fc66:	69fb      	ldr	r3, [r7, #28]
 800fc68:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800fc6a:	69fb      	ldr	r3, [r7, #28]
 800fc6c:	88ba      	ldrh	r2, [r7, #4]
 800fc6e:	811a      	strh	r2, [r3, #8]
 800fc70:	69fb      	ldr	r3, [r7, #28]
 800fc72:	891a      	ldrh	r2, [r3, #8]
 800fc74:	69fb      	ldr	r3, [r7, #28]
 800fc76:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800fc78:	69fb      	ldr	r3, [r7, #28]
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	601a      	str	r2, [r3, #0]
    p->type = type;
 800fc7e:	69fb      	ldr	r3, [r7, #28]
 800fc80:	79ba      	ldrb	r2, [r7, #6]
 800fc82:	731a      	strb	r2, [r3, #12]

    LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800fc84:	69fb      	ldr	r3, [r7, #28]
 800fc86:	685b      	ldr	r3, [r3, #4]
 800fc88:	f003 0303 	and.w	r3, r3, #3
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d03f      	beq.n	800fd10 <pbuf_alloc+0x308>
 800fc90:	4b15      	ldr	r3, [pc, #84]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fc92:	f240 1277 	movw	r2, #375	; 0x177
 800fc96:	491c      	ldr	r1, [pc, #112]	; (800fd08 <pbuf_alloc+0x300>)
 800fc98:	4815      	ldr	r0, [pc, #84]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fc9a:	f004 fd01 	bl	80146a0 <iprintf>
           ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
    break;
 800fc9e:	e037      	b.n	800fd10 <pbuf_alloc+0x308>
  /* pbuf references existing (non-volatile static constant) ROM payload? */
  case PBUF_ROM:
  /* pbuf references existing (externally allocated) RAM payload? */
  case PBUF_REF:
    /* only allocate memory for the pbuf structure */
    p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800fca0:	2004      	movs	r0, #4
 800fca2:	f7ff fcd7 	bl	800f654 <memp_malloc>
 800fca6:	61f8      	str	r0, [r7, #28]
    if (p == NULL) {
 800fca8:	69fb      	ldr	r3, [r7, #28]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d101      	bne.n	800fcb2 <pbuf_alloc+0x2aa>
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("pbuf_alloc: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                  (type == PBUF_ROM) ? "ROM" : "REF"));
      return NULL;
 800fcae:	2300      	movs	r3, #0
 800fcb0:	e036      	b.n	800fd20 <pbuf_alloc+0x318>
    }
    /* caller must set this field properly, afterwards */
    p->payload = NULL;
 800fcb2:	69fb      	ldr	r3, [r7, #28]
 800fcb4:	2200      	movs	r2, #0
 800fcb6:	605a      	str	r2, [r3, #4]
    p->len = p->tot_len = length;
 800fcb8:	69fb      	ldr	r3, [r7, #28]
 800fcba:	88ba      	ldrh	r2, [r7, #4]
 800fcbc:	811a      	strh	r2, [r3, #8]
 800fcbe:	69fb      	ldr	r3, [r7, #28]
 800fcc0:	891a      	ldrh	r2, [r3, #8]
 800fcc2:	69fb      	ldr	r3, [r7, #28]
 800fcc4:	815a      	strh	r2, [r3, #10]
    p->next = NULL;
 800fcc6:	69fb      	ldr	r3, [r7, #28]
 800fcc8:	2200      	movs	r2, #0
 800fcca:	601a      	str	r2, [r3, #0]
    p->type = type;
 800fccc:	69fb      	ldr	r3, [r7, #28]
 800fcce:	79ba      	ldrb	r2, [r7, #6]
 800fcd0:	731a      	strb	r2, [r3, #12]
    break;
 800fcd2:	e01e      	b.n	800fd12 <pbuf_alloc+0x30a>
  default:
    LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800fcd4:	4b04      	ldr	r3, [pc, #16]	; (800fce8 <pbuf_alloc+0x2e0>)
 800fcd6:	f44f 72c6 	mov.w	r2, #396	; 0x18c
 800fcda:	490c      	ldr	r1, [pc, #48]	; (800fd0c <pbuf_alloc+0x304>)
 800fcdc:	4804      	ldr	r0, [pc, #16]	; (800fcf0 <pbuf_alloc+0x2e8>)
 800fcde:	f004 fcdf 	bl	80146a0 <iprintf>
    return NULL;
 800fce2:	2300      	movs	r3, #0
 800fce4:	e01c      	b.n	800fd20 <pbuf_alloc+0x318>
 800fce6:	bf00      	nop
 800fce8:	08016b68 	.word	0x08016b68
 800fcec:	08016b98 	.word	0x08016b98
 800fcf0:	08016bb4 	.word	0x08016bb4
 800fcf4:	08016bdc 	.word	0x08016bdc
 800fcf8:	08016c0c 	.word	0x08016c0c
 800fcfc:	08016c40 	.word	0x08016c40
 800fd00:	08016c74 	.word	0x08016c74
 800fd04:	08016c88 	.word	0x08016c88
 800fd08:	08016cb8 	.word	0x08016cb8
 800fd0c:	08016ce4 	.word	0x08016ce4
    break;
 800fd10:	bf00      	nop
  }
  /* set reference count */
  p->ref = 1;
 800fd12:	69fb      	ldr	r3, [r7, #28]
 800fd14:	2201      	movs	r2, #1
 800fd16:	81da      	strh	r2, [r3, #14]
  /* set flags */
  p->flags = 0;
 800fd18:	69fb      	ldr	r3, [r7, #28]
 800fd1a:	2200      	movs	r2, #0
 800fd1c:	735a      	strb	r2, [r3, #13]
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800fd1e:	69fb      	ldr	r3, [r7, #28]
}
 800fd20:	4618      	mov	r0, r3
 800fd22:	3720      	adds	r7, #32
 800fd24:	46bd      	mov	sp, r7
 800fd26:	bd80      	pop	{r7, pc}

0800fd28 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf*
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800fd28:	b580      	push	{r7, lr}
 800fd2a:	b084      	sub	sp, #16
 800fd2c:	af00      	add	r7, sp, #0
 800fd2e:	603b      	str	r3, [r7, #0]
 800fd30:	4603      	mov	r3, r0
 800fd32:	71fb      	strb	r3, [r7, #7]
 800fd34:	460b      	mov	r3, r1
 800fd36:	80bb      	strh	r3, [r7, #4]
 800fd38:	4613      	mov	r3, r2
 800fd3a:	71bb      	strb	r3, [r7, #6]
  u16_t offset;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  /* determine header offset */
  switch (l) {
 800fd3c:	79fb      	ldrb	r3, [r7, #7]
 800fd3e:	2b04      	cmp	r3, #4
 800fd40:	d81b      	bhi.n	800fd7a <pbuf_alloced_custom+0x52>
 800fd42:	a201      	add	r2, pc, #4	; (adr r2, 800fd48 <pbuf_alloced_custom+0x20>)
 800fd44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd48:	0800fd5d 	.word	0x0800fd5d
 800fd4c:	0800fd63 	.word	0x0800fd63
 800fd50:	0800fd69 	.word	0x0800fd69
 800fd54:	0800fd6f 	.word	0x0800fd6f
 800fd58:	0800fd75 	.word	0x0800fd75
  case PBUF_TRANSPORT:
    /* add room for transport (often TCP) layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN + PBUF_TRANSPORT_HLEN;
 800fd5c:	2336      	movs	r3, #54	; 0x36
 800fd5e:	81fb      	strh	r3, [r7, #14]
    break;
 800fd60:	e014      	b.n	800fd8c <pbuf_alloced_custom+0x64>
  case PBUF_IP:
    /* add room for IP layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN + PBUF_IP_HLEN;
 800fd62:	2322      	movs	r3, #34	; 0x22
 800fd64:	81fb      	strh	r3, [r7, #14]
    break;
 800fd66:	e011      	b.n	800fd8c <pbuf_alloced_custom+0x64>
  case PBUF_LINK:
    /* add room for link layer header */
    offset = PBUF_LINK_ENCAPSULATION_HLEN + PBUF_LINK_HLEN;
 800fd68:	230e      	movs	r3, #14
 800fd6a:	81fb      	strh	r3, [r7, #14]
    break;
 800fd6c:	e00e      	b.n	800fd8c <pbuf_alloced_custom+0x64>
  case PBUF_RAW_TX:
    /* add room for encapsulating link layer headers (e.g. 802.11) */
    offset = PBUF_LINK_ENCAPSULATION_HLEN;
 800fd6e:	2300      	movs	r3, #0
 800fd70:	81fb      	strh	r3, [r7, #14]
    break;
 800fd72:	e00b      	b.n	800fd8c <pbuf_alloced_custom+0x64>
  case PBUF_RAW:
    offset = 0;
 800fd74:	2300      	movs	r3, #0
 800fd76:	81fb      	strh	r3, [r7, #14]
    break;
 800fd78:	e008      	b.n	800fd8c <pbuf_alloced_custom+0x64>
  default:
    LWIP_ASSERT("pbuf_alloced_custom: bad pbuf layer", 0);
 800fd7a:	4b1d      	ldr	r3, [pc, #116]	; (800fdf0 <pbuf_alloced_custom+0xc8>)
 800fd7c:	f240 12c5 	movw	r2, #453	; 0x1c5
 800fd80:	491c      	ldr	r1, [pc, #112]	; (800fdf4 <pbuf_alloced_custom+0xcc>)
 800fd82:	481d      	ldr	r0, [pc, #116]	; (800fdf8 <pbuf_alloced_custom+0xd0>)
 800fd84:	f004 fc8c 	bl	80146a0 <iprintf>
    return NULL;
 800fd88:	2300      	movs	r3, #0
 800fd8a:	e02d      	b.n	800fde8 <pbuf_alloced_custom+0xc0>
  }

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800fd8c:	89fb      	ldrh	r3, [r7, #14]
 800fd8e:	3303      	adds	r3, #3
 800fd90:	f023 0203 	bic.w	r2, r3, #3
 800fd94:	88bb      	ldrh	r3, [r7, #4]
 800fd96:	441a      	add	r2, r3
 800fd98:	8bbb      	ldrh	r3, [r7, #28]
 800fd9a:	429a      	cmp	r2, r3
 800fd9c:	d901      	bls.n	800fda2 <pbuf_alloced_custom+0x7a>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800fd9e:	2300      	movs	r3, #0
 800fda0:	e022      	b.n	800fde8 <pbuf_alloced_custom+0xc0>
  }

  p->pbuf.next = NULL;
 800fda2:	683b      	ldr	r3, [r7, #0]
 800fda4:	2200      	movs	r2, #0
 800fda6:	601a      	str	r2, [r3, #0]
  if (payload_mem != NULL) {
 800fda8:	69bb      	ldr	r3, [r7, #24]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d008      	beq.n	800fdc0 <pbuf_alloced_custom+0x98>
    p->pbuf.payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800fdae:	89fb      	ldrh	r3, [r7, #14]
 800fdb0:	3303      	adds	r3, #3
 800fdb2:	f023 0303 	bic.w	r3, r3, #3
 800fdb6:	69ba      	ldr	r2, [r7, #24]
 800fdb8:	441a      	add	r2, r3
 800fdba:	683b      	ldr	r3, [r7, #0]
 800fdbc:	605a      	str	r2, [r3, #4]
 800fdbe:	e002      	b.n	800fdc6 <pbuf_alloced_custom+0x9e>
  } else {
    p->pbuf.payload = NULL;
 800fdc0:	683b      	ldr	r3, [r7, #0]
 800fdc2:	2200      	movs	r2, #0
 800fdc4:	605a      	str	r2, [r3, #4]
  }
  p->pbuf.flags = PBUF_FLAG_IS_CUSTOM;
 800fdc6:	683b      	ldr	r3, [r7, #0]
 800fdc8:	2202      	movs	r2, #2
 800fdca:	735a      	strb	r2, [r3, #13]
  p->pbuf.len = p->pbuf.tot_len = length;
 800fdcc:	683b      	ldr	r3, [r7, #0]
 800fdce:	88ba      	ldrh	r2, [r7, #4]
 800fdd0:	811a      	strh	r2, [r3, #8]
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	891a      	ldrh	r2, [r3, #8]
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	815a      	strh	r2, [r3, #10]
  p->pbuf.type = type;
 800fdda:	683b      	ldr	r3, [r7, #0]
 800fddc:	79ba      	ldrb	r2, [r7, #6]
 800fdde:	731a      	strb	r2, [r3, #12]
  p->pbuf.ref = 1;
 800fde0:	683b      	ldr	r3, [r7, #0]
 800fde2:	2201      	movs	r2, #1
 800fde4:	81da      	strh	r2, [r3, #14]
  return &p->pbuf;
 800fde6:	683b      	ldr	r3, [r7, #0]
}
 800fde8:	4618      	mov	r0, r3
 800fdea:	3710      	adds	r7, #16
 800fdec:	46bd      	mov	sp, r7
 800fdee:	bd80      	pop	{r7, pc}
 800fdf0:	08016b68 	.word	0x08016b68
 800fdf4:	08016d00 	.word	0x08016d00
 800fdf8:	08016bb4 	.word	0x08016bb4

0800fdfc <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b086      	sub	sp, #24
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	6078      	str	r0, [r7, #4]
 800fe04:	460b      	mov	r3, r1
 800fe06:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  s32_t grow;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	2b00      	cmp	r3, #0
 800fe0c:	d106      	bne.n	800fe1c <pbuf_realloc+0x20>
 800fe0e:	4b4b      	ldr	r3, [pc, #300]	; (800ff3c <pbuf_realloc+0x140>)
 800fe10:	f240 12f3 	movw	r2, #499	; 0x1f3
 800fe14:	494a      	ldr	r1, [pc, #296]	; (800ff40 <pbuf_realloc+0x144>)
 800fe16:	484b      	ldr	r0, [pc, #300]	; (800ff44 <pbuf_realloc+0x148>)
 800fe18:	f004 fc42 	bl	80146a0 <iprintf>
  LWIP_ASSERT("pbuf_realloc: sane p->type", p->type == PBUF_POOL ||
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	7b1b      	ldrb	r3, [r3, #12]
 800fe20:	2b03      	cmp	r3, #3
 800fe22:	d012      	beq.n	800fe4a <pbuf_realloc+0x4e>
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	7b1b      	ldrb	r3, [r3, #12]
 800fe28:	2b01      	cmp	r3, #1
 800fe2a:	d00e      	beq.n	800fe4a <pbuf_realloc+0x4e>
 800fe2c:	687b      	ldr	r3, [r7, #4]
 800fe2e:	7b1b      	ldrb	r3, [r3, #12]
 800fe30:	2b00      	cmp	r3, #0
 800fe32:	d00a      	beq.n	800fe4a <pbuf_realloc+0x4e>
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	7b1b      	ldrb	r3, [r3, #12]
 800fe38:	2b02      	cmp	r3, #2
 800fe3a:	d006      	beq.n	800fe4a <pbuf_realloc+0x4e>
 800fe3c:	4b3f      	ldr	r3, [pc, #252]	; (800ff3c <pbuf_realloc+0x140>)
 800fe3e:	f240 12f7 	movw	r2, #503	; 0x1f7
 800fe42:	4941      	ldr	r1, [pc, #260]	; (800ff48 <pbuf_realloc+0x14c>)
 800fe44:	483f      	ldr	r0, [pc, #252]	; (800ff44 <pbuf_realloc+0x148>)
 800fe46:	f004 fc2b 	bl	80146a0 <iprintf>
              p->type == PBUF_ROM ||
              p->type == PBUF_RAM ||
              p->type == PBUF_REF);

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	891b      	ldrh	r3, [r3, #8]
 800fe4e:	887a      	ldrh	r2, [r7, #2]
 800fe50:	429a      	cmp	r2, r3
 800fe52:	d26f      	bcs.n	800ff34 <pbuf_realloc+0x138>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  grow = new_len - p->tot_len;
 800fe54:	887b      	ldrh	r3, [r7, #2]
 800fe56:	687a      	ldr	r2, [r7, #4]
 800fe58:	8912      	ldrh	r2, [r2, #8]
 800fe5a:	1a9b      	subs	r3, r3, r2
 800fe5c:	60fb      	str	r3, [r7, #12]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800fe5e:	887b      	ldrh	r3, [r7, #2]
 800fe60:	827b      	strh	r3, [r7, #18]
  q = p;
 800fe62:	687b      	ldr	r3, [r7, #4]
 800fe64:	617b      	str	r3, [r7, #20]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800fe66:	e025      	b.n	800feb4 <pbuf_realloc+0xb8>
    /* decrease remaining length by pbuf length */
    rem_len -= q->len;
 800fe68:	697b      	ldr	r3, [r7, #20]
 800fe6a:	895b      	ldrh	r3, [r3, #10]
 800fe6c:	8a7a      	ldrh	r2, [r7, #18]
 800fe6e:	1ad3      	subs	r3, r2, r3
 800fe70:	827b      	strh	r3, [r7, #18]
    /* decrease total length indicator */
    LWIP_ASSERT("grow < max_u16_t", grow < 0xffff);
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800fe78:	4293      	cmp	r3, r2
 800fe7a:	dd06      	ble.n	800fe8a <pbuf_realloc+0x8e>
 800fe7c:	4b2f      	ldr	r3, [pc, #188]	; (800ff3c <pbuf_realloc+0x140>)
 800fe7e:	f240 220b 	movw	r2, #523	; 0x20b
 800fe82:	4932      	ldr	r1, [pc, #200]	; (800ff4c <pbuf_realloc+0x150>)
 800fe84:	482f      	ldr	r0, [pc, #188]	; (800ff44 <pbuf_realloc+0x148>)
 800fe86:	f004 fc0b 	bl	80146a0 <iprintf>
    q->tot_len += (u16_t)grow;
 800fe8a:	697b      	ldr	r3, [r7, #20]
 800fe8c:	891a      	ldrh	r2, [r3, #8]
 800fe8e:	68fb      	ldr	r3, [r7, #12]
 800fe90:	b29b      	uxth	r3, r3
 800fe92:	4413      	add	r3, r2
 800fe94:	b29a      	uxth	r2, r3
 800fe96:	697b      	ldr	r3, [r7, #20]
 800fe98:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800fe9a:	697b      	ldr	r3, [r7, #20]
 800fe9c:	681b      	ldr	r3, [r3, #0]
 800fe9e:	617b      	str	r3, [r7, #20]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800fea0:	697b      	ldr	r3, [r7, #20]
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d106      	bne.n	800feb4 <pbuf_realloc+0xb8>
 800fea6:	4b25      	ldr	r3, [pc, #148]	; (800ff3c <pbuf_realloc+0x140>)
 800fea8:	f240 220f 	movw	r2, #527	; 0x20f
 800feac:	4928      	ldr	r1, [pc, #160]	; (800ff50 <pbuf_realloc+0x154>)
 800feae:	4825      	ldr	r0, [pc, #148]	; (800ff44 <pbuf_realloc+0x148>)
 800feb0:	f004 fbf6 	bl	80146a0 <iprintf>
  while (rem_len > q->len) {
 800feb4:	697b      	ldr	r3, [r7, #20]
 800feb6:	895b      	ldrh	r3, [r3, #10]
 800feb8:	8a7a      	ldrh	r2, [r7, #18]
 800feba:	429a      	cmp	r2, r3
 800febc:	d8d4      	bhi.n	800fe68 <pbuf_realloc+0x6c>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if ((q->type == PBUF_RAM) && (rem_len != q->len)
 800febe:	697b      	ldr	r3, [r7, #20]
 800fec0:	7b1b      	ldrb	r3, [r3, #12]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d122      	bne.n	800ff0c <pbuf_realloc+0x110>
 800fec6:	697b      	ldr	r3, [r7, #20]
 800fec8:	895b      	ldrh	r3, [r3, #10]
 800feca:	8a7a      	ldrh	r2, [r7, #18]
 800fecc:	429a      	cmp	r2, r3
 800fece:	d01d      	beq.n	800ff0c <pbuf_realloc+0x110>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800fed0:	697b      	ldr	r3, [r7, #20]
 800fed2:	7b5b      	ldrb	r3, [r3, #13]
 800fed4:	f003 0302 	and.w	r3, r3, #2
 800fed8:	2b00      	cmp	r3, #0
 800feda:	d117      	bne.n	800ff0c <pbuf_realloc+0x110>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (u16_t)((u8_t *)q->payload - (u8_t *)q) + rem_len);
 800fedc:	697b      	ldr	r3, [r7, #20]
 800fede:	685b      	ldr	r3, [r3, #4]
 800fee0:	461a      	mov	r2, r3
 800fee2:	697b      	ldr	r3, [r7, #20]
 800fee4:	1ad3      	subs	r3, r2, r3
 800fee6:	b29a      	uxth	r2, r3
 800fee8:	8a7b      	ldrh	r3, [r7, #18]
 800feea:	4413      	add	r3, r2
 800feec:	b29b      	uxth	r3, r3
 800feee:	4619      	mov	r1, r3
 800fef0:	6978      	ldr	r0, [r7, #20]
 800fef2:	f7ff f977 	bl	800f1e4 <mem_trim>
 800fef6:	6178      	str	r0, [r7, #20]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800fef8:	697b      	ldr	r3, [r7, #20]
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d106      	bne.n	800ff0c <pbuf_realloc+0x110>
 800fefe:	4b0f      	ldr	r3, [pc, #60]	; (800ff3c <pbuf_realloc+0x140>)
 800ff00:	f240 221d 	movw	r2, #541	; 0x21d
 800ff04:	4913      	ldr	r1, [pc, #76]	; (800ff54 <pbuf_realloc+0x158>)
 800ff06:	480f      	ldr	r0, [pc, #60]	; (800ff44 <pbuf_realloc+0x148>)
 800ff08:	f004 fbca 	bl	80146a0 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800ff0c:	697b      	ldr	r3, [r7, #20]
 800ff0e:	8a7a      	ldrh	r2, [r7, #18]
 800ff10:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800ff12:	697b      	ldr	r3, [r7, #20]
 800ff14:	895a      	ldrh	r2, [r3, #10]
 800ff16:	697b      	ldr	r3, [r7, #20]
 800ff18:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800ff1a:	697b      	ldr	r3, [r7, #20]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d004      	beq.n	800ff2c <pbuf_realloc+0x130>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800ff22:	697b      	ldr	r3, [r7, #20]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	4618      	mov	r0, r3
 800ff28:	f000 f8dc 	bl	80100e4 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800ff2c:	697b      	ldr	r3, [r7, #20]
 800ff2e:	2200      	movs	r2, #0
 800ff30:	601a      	str	r2, [r3, #0]
 800ff32:	e000      	b.n	800ff36 <pbuf_realloc+0x13a>
    return;
 800ff34:	bf00      	nop

}
 800ff36:	3718      	adds	r7, #24
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	bd80      	pop	{r7, pc}
 800ff3c:	08016b68 	.word	0x08016b68
 800ff40:	08016d24 	.word	0x08016d24
 800ff44:	08016bb4 	.word	0x08016bb4
 800ff48:	08016d3c 	.word	0x08016d3c
 800ff4c:	08016d58 	.word	0x08016d58
 800ff50:	08016d6c 	.word	0x08016d6c
 800ff54:	08016d84 	.word	0x08016d84

0800ff58 <pbuf_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800ff58:	b580      	push	{r7, lr}
 800ff5a:	b084      	sub	sp, #16
 800ff5c:	af00      	add	r7, sp, #0
 800ff5e:	6078      	str	r0, [r7, #4]
 800ff60:	460b      	mov	r3, r1
 800ff62:	807b      	strh	r3, [r7, #2]
 800ff64:	4613      	mov	r3, r2
 800ff66:	707b      	strb	r3, [r7, #1]
  u16_t type;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	2b00      	cmp	r3, #0
 800ff6c:	d106      	bne.n	800ff7c <pbuf_header_impl+0x24>
 800ff6e:	4b46      	ldr	r3, [pc, #280]	; (8010088 <pbuf_header_impl+0x130>)
 800ff70:	f240 223f 	movw	r2, #575	; 0x23f
 800ff74:	4945      	ldr	r1, [pc, #276]	; (801008c <pbuf_header_impl+0x134>)
 800ff76:	4846      	ldr	r0, [pc, #280]	; (8010090 <pbuf_header_impl+0x138>)
 800ff78:	f004 fb92 	bl	80146a0 <iprintf>
  if ((header_size_increment == 0) || (p == NULL)) {
 800ff7c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	d002      	beq.n	800ff8a <pbuf_header_impl+0x32>
 800ff84:	687b      	ldr	r3, [r7, #4]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d101      	bne.n	800ff8e <pbuf_header_impl+0x36>
    return 0;
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	e078      	b.n	8010080 <pbuf_header_impl+0x128>
  }

  if (header_size_increment < 0) {
 800ff8e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	da10      	bge.n	800ffb8 <pbuf_header_impl+0x60>
    increment_magnitude = (u16_t)-header_size_increment;
 800ff96:	887b      	ldrh	r3, [r7, #2]
 800ff98:	425b      	negs	r3, r3
 800ff9a:	81fb      	strh	r3, [r7, #14]
    /* Check that we aren't going to move off the end of the pbuf */
    LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800ff9c:	687b      	ldr	r3, [r7, #4]
 800ff9e:	895b      	ldrh	r3, [r3, #10]
 800ffa0:	89fa      	ldrh	r2, [r7, #14]
 800ffa2:	429a      	cmp	r2, r3
 800ffa4:	d90a      	bls.n	800ffbc <pbuf_header_impl+0x64>
 800ffa6:	4b38      	ldr	r3, [pc, #224]	; (8010088 <pbuf_header_impl+0x130>)
 800ffa8:	f240 2247 	movw	r2, #583	; 0x247
 800ffac:	4939      	ldr	r1, [pc, #228]	; (8010094 <pbuf_header_impl+0x13c>)
 800ffae:	4838      	ldr	r0, [pc, #224]	; (8010090 <pbuf_header_impl+0x138>)
 800ffb0:	f004 fb76 	bl	80146a0 <iprintf>
 800ffb4:	2301      	movs	r3, #1
 800ffb6:	e063      	b.n	8010080 <pbuf_header_impl+0x128>
  } else {
    increment_magnitude = (u16_t)header_size_increment;
 800ffb8:	887b      	ldrh	r3, [r7, #2]
 800ffba:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("p->payload - increment_magnitude >= p + SIZEOF_STRUCT_PBUF",
                (u8_t *)p->payload - increment_magnitude >= (u8_t *)p + SIZEOF_STRUCT_PBUF);
#endif
  }

  type = p->type;
 800ffbc:	687b      	ldr	r3, [r7, #4]
 800ffbe:	7b1b      	ldrb	r3, [r3, #12]
 800ffc0:	81bb      	strh	r3, [r7, #12]
  /* remember current payload pointer */
  payload = p->payload;
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	685b      	ldr	r3, [r3, #4]
 800ffc6:	60bb      	str	r3, [r7, #8]

  /* pbuf types containing payloads? */
  if (type == PBUF_RAM || type == PBUF_POOL) {
 800ffc8:	89bb      	ldrh	r3, [r7, #12]
 800ffca:	2b00      	cmp	r3, #0
 800ffcc:	d002      	beq.n	800ffd4 <pbuf_header_impl+0x7c>
 800ffce:	89bb      	ldrh	r3, [r7, #12]
 800ffd0:	2b03      	cmp	r3, #3
 800ffd2:	d112      	bne.n	800fffa <pbuf_header_impl+0xa2>
    /* set new payload pointer */
    p->payload = (u8_t *)p->payload - header_size_increment;
 800ffd4:	687b      	ldr	r3, [r7, #4]
 800ffd6:	685a      	ldr	r2, [r3, #4]
 800ffd8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800ffdc:	425b      	negs	r3, r3
 800ffde:	441a      	add	r2, r3
 800ffe0:	687b      	ldr	r3, [r7, #4]
 800ffe2:	605a      	str	r2, [r3, #4]
    /* boundary check fails? */
    if ((u8_t *)p->payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800ffe4:	687b      	ldr	r3, [r7, #4]
 800ffe6:	685a      	ldr	r2, [r3, #4]
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	3310      	adds	r3, #16
 800ffec:	429a      	cmp	r2, r3
 800ffee:	d238      	bcs.n	8010062 <pbuf_header_impl+0x10a>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
        ("pbuf_header: failed as %p < %p (not enough space for new header size)\n",
        (void *)p->payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* restore old payload pointer */
      p->payload = payload;
 800fff0:	687b      	ldr	r3, [r7, #4]
 800fff2:	68ba      	ldr	r2, [r7, #8]
 800fff4:	605a      	str	r2, [r3, #4]
      /* bail out unsuccessfully */
      return 1;
 800fff6:	2301      	movs	r3, #1
 800fff8:	e042      	b.n	8010080 <pbuf_header_impl+0x128>
    }
  /* pbuf types referring to external payloads? */
  } else if (type == PBUF_REF || type == PBUF_ROM) {
 800fffa:	89bb      	ldrh	r3, [r7, #12]
 800fffc:	2b02      	cmp	r3, #2
 800fffe:	d002      	beq.n	8010006 <pbuf_header_impl+0xae>
 8010000:	89bb      	ldrh	r3, [r7, #12]
 8010002:	2b01      	cmp	r3, #1
 8010004:	d124      	bne.n	8010050 <pbuf_header_impl+0xf8>
    /* hide a header in the payload? */
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 8010006:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801000a:	2b00      	cmp	r3, #0
 801000c:	da0d      	bge.n	801002a <pbuf_header_impl+0xd2>
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	895b      	ldrh	r3, [r3, #10]
 8010012:	89fa      	ldrh	r2, [r7, #14]
 8010014:	429a      	cmp	r2, r3
 8010016:	d808      	bhi.n	801002a <pbuf_header_impl+0xd2>
      /* increase payload pointer */
      p->payload = (u8_t *)p->payload - header_size_increment;
 8010018:	687b      	ldr	r3, [r7, #4]
 801001a:	685a      	ldr	r2, [r3, #4]
 801001c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010020:	425b      	negs	r3, r3
 8010022:	441a      	add	r2, r3
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	605a      	str	r2, [r3, #4]
 8010028:	e011      	b.n	801004e <pbuf_header_impl+0xf6>
    } else if ((header_size_increment > 0) && force) {
 801002a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801002e:	2b00      	cmp	r3, #0
 8010030:	dd0b      	ble.n	801004a <pbuf_header_impl+0xf2>
 8010032:	787b      	ldrb	r3, [r7, #1]
 8010034:	2b00      	cmp	r3, #0
 8010036:	d008      	beq.n	801004a <pbuf_header_impl+0xf2>
      p->payload = (u8_t *)p->payload - header_size_increment;
 8010038:	687b      	ldr	r3, [r7, #4]
 801003a:	685a      	ldr	r2, [r3, #4]
 801003c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8010040:	425b      	negs	r3, r3
 8010042:	441a      	add	r2, r3
 8010044:	687b      	ldr	r3, [r7, #4]
 8010046:	605a      	str	r2, [r3, #4]
 8010048:	e001      	b.n	801004e <pbuf_header_impl+0xf6>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 801004a:	2301      	movs	r3, #1
 801004c:	e018      	b.n	8010080 <pbuf_header_impl+0x128>
    if ((header_size_increment < 0) && (increment_magnitude <= p->len)) {
 801004e:	e008      	b.n	8010062 <pbuf_header_impl+0x10a>
    }
  } else {
    /* Unknown type */
    LWIP_ASSERT("bad pbuf type", 0);
 8010050:	4b0d      	ldr	r3, [pc, #52]	; (8010088 <pbuf_header_impl+0x130>)
 8010052:	f240 2277 	movw	r2, #631	; 0x277
 8010056:	4910      	ldr	r1, [pc, #64]	; (8010098 <pbuf_header_impl+0x140>)
 8010058:	480d      	ldr	r0, [pc, #52]	; (8010090 <pbuf_header_impl+0x138>)
 801005a:	f004 fb21 	bl	80146a0 <iprintf>
    return 1;
 801005e:	2301      	movs	r3, #1
 8010060:	e00e      	b.n	8010080 <pbuf_header_impl+0x128>
  }
  /* modify pbuf length fields */
  p->len += header_size_increment;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	895a      	ldrh	r2, [r3, #10]
 8010066:	887b      	ldrh	r3, [r7, #2]
 8010068:	4413      	add	r3, r2
 801006a:	b29a      	uxth	r2, r3
 801006c:	687b      	ldr	r3, [r7, #4]
 801006e:	815a      	strh	r2, [r3, #10]
  p->tot_len += header_size_increment;
 8010070:	687b      	ldr	r3, [r7, #4]
 8010072:	891a      	ldrh	r2, [r3, #8]
 8010074:	887b      	ldrh	r3, [r7, #2]
 8010076:	4413      	add	r3, r2
 8010078:	b29a      	uxth	r2, r3
 801007a:	687b      	ldr	r3, [r7, #4]
 801007c:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_header: old %p new %p (%"S16_F")\n",
    (void *)payload, (void *)p->payload, header_size_increment));

  return 0;
 801007e:	2300      	movs	r3, #0
}
 8010080:	4618      	mov	r0, r3
 8010082:	3710      	adds	r7, #16
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}
 8010088:	08016b68 	.word	0x08016b68
 801008c:	08016da0 	.word	0x08016da0
 8010090:	08016bb4 	.word	0x08016bb4
 8010094:	08016dac 	.word	0x08016dac
 8010098:	08016dcc 	.word	0x08016dcc

0801009c <pbuf_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_header(struct pbuf *p, s16_t header_size_increment)
{
 801009c:	b580      	push	{r7, lr}
 801009e:	b082      	sub	sp, #8
 80100a0:	af00      	add	r7, sp, #0
 80100a2:	6078      	str	r0, [r7, #4]
 80100a4:	460b      	mov	r3, r1
 80100a6:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 0);
 80100a8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100ac:	2200      	movs	r2, #0
 80100ae:	4619      	mov	r1, r3
 80100b0:	6878      	ldr	r0, [r7, #4]
 80100b2:	f7ff ff51 	bl	800ff58 <pbuf_header_impl>
 80100b6:	4603      	mov	r3, r0
}
 80100b8:	4618      	mov	r0, r3
 80100ba:	3708      	adds	r7, #8
 80100bc:	46bd      	mov	sp, r7
 80100be:	bd80      	pop	{r7, pc}

080100c0 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80100c0:	b580      	push	{r7, lr}
 80100c2:	b082      	sub	sp, #8
 80100c4:	af00      	add	r7, sp, #0
 80100c6:	6078      	str	r0, [r7, #4]
 80100c8:	460b      	mov	r3, r1
 80100ca:	807b      	strh	r3, [r7, #2]
   return pbuf_header_impl(p, header_size_increment, 1);
 80100cc:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80100d0:	2201      	movs	r2, #1
 80100d2:	4619      	mov	r1, r3
 80100d4:	6878      	ldr	r0, [r7, #4]
 80100d6:	f7ff ff3f 	bl	800ff58 <pbuf_header_impl>
 80100da:	4603      	mov	r3, r0
}
 80100dc:	4618      	mov	r0, r3
 80100de:	3708      	adds	r7, #8
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}

080100e4 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80100e4:	b580      	push	{r7, lr}
 80100e6:	b086      	sub	sp, #24
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	6078      	str	r0, [r7, #4]
  u16_t type;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d10b      	bne.n	801010a <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80100f2:	687b      	ldr	r3, [r7, #4]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d106      	bne.n	8010106 <pbuf_free+0x22>
 80100f8:	4b3e      	ldr	r3, [pc, #248]	; (80101f4 <pbuf_free+0x110>)
 80100fa:	f240 22d2 	movw	r2, #722	; 0x2d2
 80100fe:	493e      	ldr	r1, [pc, #248]	; (80101f8 <pbuf_free+0x114>)
 8010100:	483e      	ldr	r0, [pc, #248]	; (80101fc <pbuf_free+0x118>)
 8010102:	f004 facd 	bl	80146a0 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
      ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8010106:	2300      	movs	r3, #0
 8010108:	e070      	b.n	80101ec <pbuf_free+0x108>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  LWIP_ASSERT("pbuf_free: sane type",
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	7b1b      	ldrb	r3, [r3, #12]
 801010e:	2b00      	cmp	r3, #0
 8010110:	d012      	beq.n	8010138 <pbuf_free+0x54>
 8010112:	687b      	ldr	r3, [r7, #4]
 8010114:	7b1b      	ldrb	r3, [r3, #12]
 8010116:	2b01      	cmp	r3, #1
 8010118:	d00e      	beq.n	8010138 <pbuf_free+0x54>
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	7b1b      	ldrb	r3, [r3, #12]
 801011e:	2b02      	cmp	r3, #2
 8010120:	d00a      	beq.n	8010138 <pbuf_free+0x54>
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	7b1b      	ldrb	r3, [r3, #12]
 8010126:	2b03      	cmp	r3, #3
 8010128:	d006      	beq.n	8010138 <pbuf_free+0x54>
 801012a:	4b32      	ldr	r3, [pc, #200]	; (80101f4 <pbuf_free+0x110>)
 801012c:	f240 22de 	movw	r2, #734	; 0x2de
 8010130:	4933      	ldr	r1, [pc, #204]	; (8010200 <pbuf_free+0x11c>)
 8010132:	4832      	ldr	r0, [pc, #200]	; (80101fc <pbuf_free+0x118>)
 8010134:	f004 fab4 	bl	80146a0 <iprintf>
    p->type == PBUF_RAM || p->type == PBUF_ROM ||
    p->type == PBUF_REF || p->type == PBUF_POOL);

  count = 0;
 8010138:	2300      	movs	r3, #0
 801013a:	75fb      	strb	r3, [r7, #23]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 801013c:	e052      	b.n	80101e4 <pbuf_free+0x100>
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	89db      	ldrh	r3, [r3, #14]
 8010142:	2b00      	cmp	r3, #0
 8010144:	d106      	bne.n	8010154 <pbuf_free+0x70>
 8010146:	4b2b      	ldr	r3, [pc, #172]	; (80101f4 <pbuf_free+0x110>)
 8010148:	f240 22eb 	movw	r2, #747	; 0x2eb
 801014c:	492d      	ldr	r1, [pc, #180]	; (8010204 <pbuf_free+0x120>)
 801014e:	482b      	ldr	r0, [pc, #172]	; (80101fc <pbuf_free+0x118>)
 8010150:	f004 faa6 	bl	80146a0 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	89db      	ldrh	r3, [r3, #14]
 8010158:	3b01      	subs	r3, #1
 801015a:	b29a      	uxth	r2, r3
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	81da      	strh	r2, [r3, #14]
 8010160:	687b      	ldr	r3, [r7, #4]
 8010162:	89db      	ldrh	r3, [r3, #14]
 8010164:	82bb      	strh	r3, [r7, #20]
    SYS_ARCH_UNPROTECT(old_level);
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8010166:	8abb      	ldrh	r3, [r7, #20]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d139      	bne.n	80101e0 <pbuf_free+0xfc>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	681b      	ldr	r3, [r3, #0]
 8010170:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      type = p->type;
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	7b1b      	ldrb	r3, [r3, #12]
 8010176:	81fb      	strh	r3, [r7, #14]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	7b5b      	ldrb	r3, [r3, #13]
 801017c:	f003 0302 	and.w	r3, r3, #2
 8010180:	2b00      	cmp	r3, #0
 8010182:	d011      	beq.n	80101a8 <pbuf_free+0xc4>
        struct pbuf_custom *pc = (struct pbuf_custom*)p;
 8010184:	687b      	ldr	r3, [r7, #4]
 8010186:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	691b      	ldr	r3, [r3, #16]
 801018c:	2b00      	cmp	r3, #0
 801018e:	d106      	bne.n	801019e <pbuf_free+0xba>
 8010190:	4b18      	ldr	r3, [pc, #96]	; (80101f4 <pbuf_free+0x110>)
 8010192:	f240 22f9 	movw	r2, #761	; 0x2f9
 8010196:	491c      	ldr	r1, [pc, #112]	; (8010208 <pbuf_free+0x124>)
 8010198:	4818      	ldr	r0, [pc, #96]	; (80101fc <pbuf_free+0x118>)
 801019a:	f004 fa81 	bl	80146a0 <iprintf>
        pc->custom_free_function(p);
 801019e:	68bb      	ldr	r3, [r7, #8]
 80101a0:	691b      	ldr	r3, [r3, #16]
 80101a2:	6878      	ldr	r0, [r7, #4]
 80101a4:	4798      	blx	r3
 80101a6:	e015      	b.n	80101d4 <pbuf_free+0xf0>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (type == PBUF_POOL) {
 80101a8:	89fb      	ldrh	r3, [r7, #14]
 80101aa:	2b03      	cmp	r3, #3
 80101ac:	d104      	bne.n	80101b8 <pbuf_free+0xd4>
          memp_free(MEMP_PBUF_POOL, p);
 80101ae:	6879      	ldr	r1, [r7, #4]
 80101b0:	2005      	movs	r0, #5
 80101b2:	f7ff fa9b 	bl	800f6ec <memp_free>
 80101b6:	e00d      	b.n	80101d4 <pbuf_free+0xf0>
        /* is this a ROM or RAM referencing pbuf? */
        } else if (type == PBUF_ROM || type == PBUF_REF) {
 80101b8:	89fb      	ldrh	r3, [r7, #14]
 80101ba:	2b01      	cmp	r3, #1
 80101bc:	d002      	beq.n	80101c4 <pbuf_free+0xe0>
 80101be:	89fb      	ldrh	r3, [r7, #14]
 80101c0:	2b02      	cmp	r3, #2
 80101c2:	d104      	bne.n	80101ce <pbuf_free+0xea>
          memp_free(MEMP_PBUF, p);
 80101c4:	6879      	ldr	r1, [r7, #4]
 80101c6:	2004      	movs	r0, #4
 80101c8:	f7ff fa90 	bl	800f6ec <memp_free>
 80101cc:	e002      	b.n	80101d4 <pbuf_free+0xf0>
        /* type == PBUF_RAM */
        } else {
          mem_free(p);
 80101ce:	6878      	ldr	r0, [r7, #4]
 80101d0:	f7fe ffa6 	bl	800f120 <mem_free>
        }
      }
      count++;
 80101d4:	7dfb      	ldrb	r3, [r7, #23]
 80101d6:	3301      	adds	r3, #1
 80101d8:	75fb      	strb	r3, [r7, #23]
      /* proceed to next pbuf */
      p = q;
 80101da:	693b      	ldr	r3, [r7, #16]
 80101dc:	607b      	str	r3, [r7, #4]
 80101de:	e001      	b.n	80101e4 <pbuf_free+0x100>
    /* p->ref > 0, this pbuf is still referenced to */
    /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, ref));
      /* stop walking through the chain */
      p = NULL;
 80101e0:	2300      	movs	r3, #0
 80101e2:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	2b00      	cmp	r3, #0
 80101e8:	d1a9      	bne.n	801013e <pbuf_free+0x5a>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 80101ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80101ec:	4618      	mov	r0, r3
 80101ee:	3718      	adds	r7, #24
 80101f0:	46bd      	mov	sp, r7
 80101f2:	bd80      	pop	{r7, pc}
 80101f4:	08016b68 	.word	0x08016b68
 80101f8:	08016da0 	.word	0x08016da0
 80101fc:	08016bb4 	.word	0x08016bb4
 8010200:	08016ddc 	.word	0x08016ddc
 8010204:	08016df4 	.word	0x08016df4
 8010208:	08016e0c 	.word	0x08016e0c

0801020c <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 801020c:	b480      	push	{r7}
 801020e:	b085      	sub	sp, #20
 8010210:	af00      	add	r7, sp, #0
 8010212:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8010214:	2300      	movs	r3, #0
 8010216:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8010218:	e005      	b.n	8010226 <pbuf_clen+0x1a>
    ++len;
 801021a:	89fb      	ldrh	r3, [r7, #14]
 801021c:	3301      	adds	r3, #1
 801021e:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8010220:	687b      	ldr	r3, [r7, #4]
 8010222:	681b      	ldr	r3, [r3, #0]
 8010224:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8010226:	687b      	ldr	r3, [r7, #4]
 8010228:	2b00      	cmp	r3, #0
 801022a:	d1f6      	bne.n	801021a <pbuf_clen+0xe>
  }
  return len;
 801022c:	89fb      	ldrh	r3, [r7, #14]
}
 801022e:	4618      	mov	r0, r3
 8010230:	3714      	adds	r7, #20
 8010232:	46bd      	mov	sp, r7
 8010234:	bc80      	pop	{r7}
 8010236:	4770      	bx	lr

08010238 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8010238:	b580      	push	{r7, lr}
 801023a:	b082      	sub	sp, #8
 801023c:	af00      	add	r7, sp, #0
 801023e:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8010240:	687b      	ldr	r3, [r7, #4]
 8010242:	2b00      	cmp	r3, #0
 8010244:	d010      	beq.n	8010268 <pbuf_ref+0x30>
    SYS_ARCH_INC(p->ref, 1);
 8010246:	687b      	ldr	r3, [r7, #4]
 8010248:	89db      	ldrh	r3, [r3, #14]
 801024a:	3301      	adds	r3, #1
 801024c:	b29a      	uxth	r2, r3
 801024e:	687b      	ldr	r3, [r7, #4]
 8010250:	81da      	strh	r2, [r3, #14]
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8010252:	687b      	ldr	r3, [r7, #4]
 8010254:	89db      	ldrh	r3, [r3, #14]
 8010256:	2b00      	cmp	r3, #0
 8010258:	d106      	bne.n	8010268 <pbuf_ref+0x30>
 801025a:	4b05      	ldr	r3, [pc, #20]	; (8010270 <pbuf_ref+0x38>)
 801025c:	f240 3239 	movw	r2, #825	; 0x339
 8010260:	4904      	ldr	r1, [pc, #16]	; (8010274 <pbuf_ref+0x3c>)
 8010262:	4805      	ldr	r0, [pc, #20]	; (8010278 <pbuf_ref+0x40>)
 8010264:	f004 fa1c 	bl	80146a0 <iprintf>
  }
}
 8010268:	bf00      	nop
 801026a:	3708      	adds	r7, #8
 801026c:	46bd      	mov	sp, r7
 801026e:	bd80      	pop	{r7, pc}
 8010270:	08016b68 	.word	0x08016b68
 8010274:	08016e30 	.word	0x08016e30
 8010278:	08016bb4 	.word	0x08016bb4

0801027c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 801027c:	b580      	push	{r7, lr}
 801027e:	b084      	sub	sp, #16
 8010280:	af00      	add	r7, sp, #0
 8010282:	6078      	str	r0, [r7, #4]
 8010284:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d002      	beq.n	8010292 <pbuf_cat+0x16>
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	2b00      	cmp	r3, #0
 8010290:	d107      	bne.n	80102a2 <pbuf_cat+0x26>
 8010292:	4b20      	ldr	r3, [pc, #128]	; (8010314 <pbuf_cat+0x98>)
 8010294:	f240 324d 	movw	r2, #845	; 0x34d
 8010298:	491f      	ldr	r1, [pc, #124]	; (8010318 <pbuf_cat+0x9c>)
 801029a:	4820      	ldr	r0, [pc, #128]	; (801031c <pbuf_cat+0xa0>)
 801029c:	f004 fa00 	bl	80146a0 <iprintf>
 80102a0:	e034      	b.n	801030c <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	60fb      	str	r3, [r7, #12]
 80102a6:	e00a      	b.n	80102be <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len += t->tot_len;
 80102a8:	68fb      	ldr	r3, [r7, #12]
 80102aa:	891a      	ldrh	r2, [r3, #8]
 80102ac:	683b      	ldr	r3, [r7, #0]
 80102ae:	891b      	ldrh	r3, [r3, #8]
 80102b0:	4413      	add	r3, r2
 80102b2:	b29a      	uxth	r2, r3
 80102b4:	68fb      	ldr	r3, [r7, #12]
 80102b6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	681b      	ldr	r3, [r3, #0]
 80102bc:	60fb      	str	r3, [r7, #12]
 80102be:	68fb      	ldr	r3, [r7, #12]
 80102c0:	681b      	ldr	r3, [r3, #0]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	d1f0      	bne.n	80102a8 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	891a      	ldrh	r2, [r3, #8]
 80102ca:	68fb      	ldr	r3, [r7, #12]
 80102cc:	895b      	ldrh	r3, [r3, #10]
 80102ce:	429a      	cmp	r2, r3
 80102d0:	d006      	beq.n	80102e0 <pbuf_cat+0x64>
 80102d2:	4b10      	ldr	r3, [pc, #64]	; (8010314 <pbuf_cat+0x98>)
 80102d4:	f240 3255 	movw	r2, #853	; 0x355
 80102d8:	4911      	ldr	r1, [pc, #68]	; (8010320 <pbuf_cat+0xa4>)
 80102da:	4810      	ldr	r0, [pc, #64]	; (801031c <pbuf_cat+0xa0>)
 80102dc:	f004 f9e0 	bl	80146a0 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 80102e0:	68fb      	ldr	r3, [r7, #12]
 80102e2:	681b      	ldr	r3, [r3, #0]
 80102e4:	2b00      	cmp	r3, #0
 80102e6:	d006      	beq.n	80102f6 <pbuf_cat+0x7a>
 80102e8:	4b0a      	ldr	r3, [pc, #40]	; (8010314 <pbuf_cat+0x98>)
 80102ea:	f240 3256 	movw	r2, #854	; 0x356
 80102ee:	490d      	ldr	r1, [pc, #52]	; (8010324 <pbuf_cat+0xa8>)
 80102f0:	480a      	ldr	r0, [pc, #40]	; (801031c <pbuf_cat+0xa0>)
 80102f2:	f004 f9d5 	bl	80146a0 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len += t->tot_len;
 80102f6:	68fb      	ldr	r3, [r7, #12]
 80102f8:	891a      	ldrh	r2, [r3, #8]
 80102fa:	683b      	ldr	r3, [r7, #0]
 80102fc:	891b      	ldrh	r3, [r3, #8]
 80102fe:	4413      	add	r3, r2
 8010300:	b29a      	uxth	r2, r3
 8010302:	68fb      	ldr	r3, [r7, #12]
 8010304:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8010306:	68fb      	ldr	r3, [r7, #12]
 8010308:	683a      	ldr	r2, [r7, #0]
 801030a:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 801030c:	3710      	adds	r7, #16
 801030e:	46bd      	mov	sp, r7
 8010310:	bd80      	pop	{r7, pc}
 8010312:	bf00      	nop
 8010314:	08016b68 	.word	0x08016b68
 8010318:	08016e44 	.word	0x08016e44
 801031c:	08016bb4 	.word	0x08016bb4
 8010320:	08016e7c 	.word	0x08016e7c
 8010324:	08016eac 	.word	0x08016eac

08010328 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b084      	sub	sp, #16
 801032c:	af00      	add	r7, sp, #0
 801032e:	6078      	str	r0, [r7, #4]
 8010330:	6039      	str	r1, [r7, #0]
  u16_t offset_to=0, offset_from=0, len;
 8010332:	2300      	movs	r3, #0
 8010334:	81fb      	strh	r3, [r7, #14]
 8010336:	2300      	movs	r3, #0
 8010338:	81bb      	strh	r3, [r7, #12]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
    (const void*)p_to, (const void*)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	2b00      	cmp	r3, #0
 801033e:	d008      	beq.n	8010352 <pbuf_copy+0x2a>
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	2b00      	cmp	r3, #0
 8010344:	d005      	beq.n	8010352 <pbuf_copy+0x2a>
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	891a      	ldrh	r2, [r3, #8]
 801034a:	683b      	ldr	r3, [r7, #0]
 801034c:	891b      	ldrh	r3, [r3, #8]
 801034e:	429a      	cmp	r2, r3
 8010350:	d209      	bcs.n	8010366 <pbuf_copy+0x3e>
 8010352:	4b54      	ldr	r3, [pc, #336]	; (80104a4 <pbuf_copy+0x17c>)
 8010354:	f240 32bd 	movw	r2, #957	; 0x3bd
 8010358:	4953      	ldr	r1, [pc, #332]	; (80104a8 <pbuf_copy+0x180>)
 801035a:	4854      	ldr	r0, [pc, #336]	; (80104ac <pbuf_copy+0x184>)
 801035c:	f004 f9a0 	bl	80146a0 <iprintf>
 8010360:	f06f 030f 	mvn.w	r3, #15
 8010364:	e099      	b.n	801049a <pbuf_copy+0x172>

  /* iterate through pbuf chain */
  do
  {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	895b      	ldrh	r3, [r3, #10]
 801036a:	461a      	mov	r2, r3
 801036c:	89fb      	ldrh	r3, [r7, #14]
 801036e:	1ad2      	subs	r2, r2, r3
 8010370:	683b      	ldr	r3, [r7, #0]
 8010372:	895b      	ldrh	r3, [r3, #10]
 8010374:	4619      	mov	r1, r3
 8010376:	89bb      	ldrh	r3, [r7, #12]
 8010378:	1acb      	subs	r3, r1, r3
 801037a:	429a      	cmp	r2, r3
 801037c:	db05      	blt.n	801038a <pbuf_copy+0x62>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 801037e:	683b      	ldr	r3, [r7, #0]
 8010380:	895a      	ldrh	r2, [r3, #10]
 8010382:	89bb      	ldrh	r3, [r7, #12]
 8010384:	1ad3      	subs	r3, r2, r3
 8010386:	817b      	strh	r3, [r7, #10]
 8010388:	e004      	b.n	8010394 <pbuf_copy+0x6c>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 801038a:	687b      	ldr	r3, [r7, #4]
 801038c:	895a      	ldrh	r2, [r3, #10]
 801038e:	89fb      	ldrh	r3, [r7, #14]
 8010390:	1ad3      	subs	r3, r2, r3
 8010392:	817b      	strh	r3, [r7, #10]
    }
    MEMCPY((u8_t*)p_to->payload + offset_to, (u8_t*)p_from->payload + offset_from, len);
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	685a      	ldr	r2, [r3, #4]
 8010398:	89fb      	ldrh	r3, [r7, #14]
 801039a:	18d0      	adds	r0, r2, r3
 801039c:	683b      	ldr	r3, [r7, #0]
 801039e:	685a      	ldr	r2, [r3, #4]
 80103a0:	89bb      	ldrh	r3, [r7, #12]
 80103a2:	4413      	add	r3, r2
 80103a4:	897a      	ldrh	r2, [r7, #10]
 80103a6:	4619      	mov	r1, r3
 80103a8:	f003 fc71 	bl	8013c8e <memcpy>
    offset_to += len;
 80103ac:	89fa      	ldrh	r2, [r7, #14]
 80103ae:	897b      	ldrh	r3, [r7, #10]
 80103b0:	4413      	add	r3, r2
 80103b2:	81fb      	strh	r3, [r7, #14]
    offset_from += len;
 80103b4:	89ba      	ldrh	r2, [r7, #12]
 80103b6:	897b      	ldrh	r3, [r7, #10]
 80103b8:	4413      	add	r3, r2
 80103ba:	81bb      	strh	r3, [r7, #12]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	895b      	ldrh	r3, [r3, #10]
 80103c0:	89fa      	ldrh	r2, [r7, #14]
 80103c2:	429a      	cmp	r2, r3
 80103c4:	d906      	bls.n	80103d4 <pbuf_copy+0xac>
 80103c6:	4b37      	ldr	r3, [pc, #220]	; (80104a4 <pbuf_copy+0x17c>)
 80103c8:	f240 32cd 	movw	r2, #973	; 0x3cd
 80103cc:	4938      	ldr	r1, [pc, #224]	; (80104b0 <pbuf_copy+0x188>)
 80103ce:	4837      	ldr	r0, [pc, #220]	; (80104ac <pbuf_copy+0x184>)
 80103d0:	f004 f966 	bl	80146a0 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 80103d4:	683b      	ldr	r3, [r7, #0]
 80103d6:	895b      	ldrh	r3, [r3, #10]
 80103d8:	89ba      	ldrh	r2, [r7, #12]
 80103da:	429a      	cmp	r2, r3
 80103dc:	d906      	bls.n	80103ec <pbuf_copy+0xc4>
 80103de:	4b31      	ldr	r3, [pc, #196]	; (80104a4 <pbuf_copy+0x17c>)
 80103e0:	f240 32ce 	movw	r2, #974	; 0x3ce
 80103e4:	4933      	ldr	r1, [pc, #204]	; (80104b4 <pbuf_copy+0x18c>)
 80103e6:	4831      	ldr	r0, [pc, #196]	; (80104ac <pbuf_copy+0x184>)
 80103e8:	f004 f95a 	bl	80146a0 <iprintf>
    if (offset_from >= p_from->len) {
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	895b      	ldrh	r3, [r3, #10]
 80103f0:	89ba      	ldrh	r2, [r7, #12]
 80103f2:	429a      	cmp	r2, r3
 80103f4:	d304      	bcc.n	8010400 <pbuf_copy+0xd8>
      /* on to next p_from (if any) */
      offset_from = 0;
 80103f6:	2300      	movs	r3, #0
 80103f8:	81bb      	strh	r3, [r7, #12]
      p_from = p_from->next;
 80103fa:	683b      	ldr	r3, [r7, #0]
 80103fc:	681b      	ldr	r3, [r3, #0]
 80103fe:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	895b      	ldrh	r3, [r3, #10]
 8010404:	89fa      	ldrh	r2, [r7, #14]
 8010406:	429a      	cmp	r2, r3
 8010408:	d114      	bne.n	8010434 <pbuf_copy+0x10c>
      /* on to next p_to (if any) */
      offset_to = 0;
 801040a:	2300      	movs	r3, #0
 801040c:	81fb      	strh	r3, [r7, #14]
      p_to = p_to->next;
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL) , return ERR_ARG;);
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	2b00      	cmp	r3, #0
 8010418:	d10c      	bne.n	8010434 <pbuf_copy+0x10c>
 801041a:	683b      	ldr	r3, [r7, #0]
 801041c:	2b00      	cmp	r3, #0
 801041e:	d009      	beq.n	8010434 <pbuf_copy+0x10c>
 8010420:	4b20      	ldr	r3, [pc, #128]	; (80104a4 <pbuf_copy+0x17c>)
 8010422:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 8010426:	4924      	ldr	r1, [pc, #144]	; (80104b8 <pbuf_copy+0x190>)
 8010428:	4820      	ldr	r0, [pc, #128]	; (80104ac <pbuf_copy+0x184>)
 801042a:	f004 f939 	bl	80146a0 <iprintf>
 801042e:	f06f 030f 	mvn.w	r3, #15
 8010432:	e032      	b.n	801049a <pbuf_copy+0x172>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8010434:	683b      	ldr	r3, [r7, #0]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d013      	beq.n	8010462 <pbuf_copy+0x13a>
 801043a:	683b      	ldr	r3, [r7, #0]
 801043c:	895a      	ldrh	r2, [r3, #10]
 801043e:	683b      	ldr	r3, [r7, #0]
 8010440:	891b      	ldrh	r3, [r3, #8]
 8010442:	429a      	cmp	r2, r3
 8010444:	d10d      	bne.n	8010462 <pbuf_copy+0x13a>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010446:	683b      	ldr	r3, [r7, #0]
 8010448:	681b      	ldr	r3, [r3, #0]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d009      	beq.n	8010462 <pbuf_copy+0x13a>
 801044e:	4b15      	ldr	r3, [pc, #84]	; (80104a4 <pbuf_copy+0x17c>)
 8010450:	f240 32de 	movw	r2, #990	; 0x3de
 8010454:	4919      	ldr	r1, [pc, #100]	; (80104bc <pbuf_copy+0x194>)
 8010456:	4815      	ldr	r0, [pc, #84]	; (80104ac <pbuf_copy+0x184>)
 8010458:	f004 f922 	bl	80146a0 <iprintf>
 801045c:	f06f 0305 	mvn.w	r3, #5
 8010460:	e01b      	b.n	801049a <pbuf_copy+0x172>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	2b00      	cmp	r3, #0
 8010466:	d013      	beq.n	8010490 <pbuf_copy+0x168>
 8010468:	687b      	ldr	r3, [r7, #4]
 801046a:	895a      	ldrh	r2, [r3, #10]
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	891b      	ldrh	r3, [r3, #8]
 8010470:	429a      	cmp	r2, r3
 8010472:	d10d      	bne.n	8010490 <pbuf_copy+0x168>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8010474:	687b      	ldr	r3, [r7, #4]
 8010476:	681b      	ldr	r3, [r3, #0]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d009      	beq.n	8010490 <pbuf_copy+0x168>
 801047c:	4b09      	ldr	r3, [pc, #36]	; (80104a4 <pbuf_copy+0x17c>)
 801047e:	f240 32e3 	movw	r2, #995	; 0x3e3
 8010482:	490e      	ldr	r1, [pc, #56]	; (80104bc <pbuf_copy+0x194>)
 8010484:	4809      	ldr	r0, [pc, #36]	; (80104ac <pbuf_copy+0x184>)
 8010486:	f004 f90b 	bl	80146a0 <iprintf>
 801048a:	f06f 0305 	mvn.w	r3, #5
 801048e:	e004      	b.n	801049a <pbuf_copy+0x172>
                  (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8010490:	683b      	ldr	r3, [r7, #0]
 8010492:	2b00      	cmp	r3, #0
 8010494:	f47f af67 	bne.w	8010366 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8010498:	2300      	movs	r3, #0
}
 801049a:	4618      	mov	r0, r3
 801049c:	3710      	adds	r7, #16
 801049e:	46bd      	mov	sp, r7
 80104a0:	bd80      	pop	{r7, pc}
 80104a2:	bf00      	nop
 80104a4:	08016b68 	.word	0x08016b68
 80104a8:	08016ef8 	.word	0x08016ef8
 80104ac:	08016bb4 	.word	0x08016bb4
 80104b0:	08016f28 	.word	0x08016f28
 80104b4:	08016f40 	.word	0x08016f40
 80104b8:	08016f5c 	.word	0x08016f5c
 80104bc:	08016f6c 	.word	0x08016f6c

080104c0 <cyclic_timer>:
 *
 * @param arg unused argument
 */
static void
cyclic_timer(void *arg)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b084      	sub	sp, #16
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	6078      	str	r0, [r7, #4]
  const struct lwip_cyclic_timer* cyclic = (const struct lwip_cyclic_timer*)arg;
 80104c8:	687b      	ldr	r3, [r7, #4]
 80104ca:	60fb      	str	r3, [r7, #12]
#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 80104cc:	68fb      	ldr	r3, [r7, #12]
 80104ce:	685b      	ldr	r3, [r3, #4]
 80104d0:	4798      	blx	r3
  sys_timeout(cyclic->interval_ms, cyclic_timer, arg);
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	681b      	ldr	r3, [r3, #0]
 80104d6:	687a      	ldr	r2, [r7, #4]
 80104d8:	4903      	ldr	r1, [pc, #12]	; (80104e8 <cyclic_timer+0x28>)
 80104da:	4618      	mov	r0, r3
 80104dc:	f000 f82e 	bl	801053c <sys_timeout>
}
 80104e0:	bf00      	nop
 80104e2:	3710      	adds	r7, #16
 80104e4:	46bd      	mov	sp, r7
 80104e6:	bd80      	pop	{r7, pc}
 80104e8:	080104c1 	.word	0x080104c1

080104ec <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 80104ec:	b580      	push	{r7, lr}
 80104ee:	b082      	sub	sp, #8
 80104f0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 80104f2:	2300      	movs	r3, #0
 80104f4:	607b      	str	r3, [r7, #4]
 80104f6:	e00e      	b.n	8010516 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, cyclic_timer, LWIP_CONST_CAST(void*, &lwip_cyclic_timers[i]));
 80104f8:	4a0d      	ldr	r2, [pc, #52]	; (8010530 <sys_timeouts_init+0x44>)
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	00db      	lsls	r3, r3, #3
 8010504:	4a0a      	ldr	r2, [pc, #40]	; (8010530 <sys_timeouts_init+0x44>)
 8010506:	4413      	add	r3, r2
 8010508:	461a      	mov	r2, r3
 801050a:	490a      	ldr	r1, [pc, #40]	; (8010534 <sys_timeouts_init+0x48>)
 801050c:	f000 f816 	bl	801053c <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	3301      	adds	r3, #1
 8010514:	607b      	str	r3, [r7, #4]
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	2b01      	cmp	r3, #1
 801051a:	d9ed      	bls.n	80104f8 <sys_timeouts_init+0xc>
  }

  /* Initialise timestamp for sys_check_timeouts */
  timeouts_last_time = sys_now();
 801051c:	f7fc ff8e 	bl	800d43c <sys_now>
 8010520:	4602      	mov	r2, r0
 8010522:	4b05      	ldr	r3, [pc, #20]	; (8010538 <sys_timeouts_init+0x4c>)
 8010524:	601a      	str	r2, [r3, #0]
}
 8010526:	bf00      	nop
 8010528:	3708      	adds	r7, #8
 801052a:	46bd      	mov	sp, r7
 801052c:	bd80      	pop	{r7, pc}
 801052e:	bf00      	nop
 8010530:	08017a40 	.word	0x08017a40
 8010534:	080104c1 	.word	0x080104c1
 8010538:	200004a4 	.word	0x200004a4

0801053c <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char* handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801053c:	b580      	push	{r7, lr}
 801053e:	b088      	sub	sp, #32
 8010540:	af00      	add	r7, sp, #0
 8010542:	60f8      	str	r0, [r7, #12]
 8010544:	60b9      	str	r1, [r7, #8]
 8010546:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;
  u32_t now, diff;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8010548:	2003      	movs	r0, #3
 801054a:	f7ff f883 	bl	800f654 <memp_malloc>
 801054e:	6178      	str	r0, [r7, #20]
  if (timeout == NULL) {
 8010550:	697b      	ldr	r3, [r7, #20]
 8010552:	2b00      	cmp	r3, #0
 8010554:	d10a      	bne.n	801056c <sys_timeout+0x30>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8010556:	697b      	ldr	r3, [r7, #20]
 8010558:	2b00      	cmp	r3, #0
 801055a:	f040 8084 	bne.w	8010666 <sys_timeout+0x12a>
 801055e:	4b44      	ldr	r3, [pc, #272]	; (8010670 <sys_timeout+0x134>)
 8010560:	22d4      	movs	r2, #212	; 0xd4
 8010562:	4944      	ldr	r1, [pc, #272]	; (8010674 <sys_timeout+0x138>)
 8010564:	4844      	ldr	r0, [pc, #272]	; (8010678 <sys_timeout+0x13c>)
 8010566:	f004 f89b 	bl	80146a0 <iprintf>
    return;
 801056a:	e07c      	b.n	8010666 <sys_timeout+0x12a>
  }

  now = sys_now();
 801056c:	f7fc ff66 	bl	800d43c <sys_now>
 8010570:	6138      	str	r0, [r7, #16]
  if (next_timeout == NULL) {
 8010572:	4b42      	ldr	r3, [pc, #264]	; (801067c <sys_timeout+0x140>)
 8010574:	681b      	ldr	r3, [r3, #0]
 8010576:	2b00      	cmp	r3, #0
 8010578:	d105      	bne.n	8010586 <sys_timeout+0x4a>
    diff = 0;
 801057a:	2300      	movs	r3, #0
 801057c:	61bb      	str	r3, [r7, #24]
    timeouts_last_time = now;
 801057e:	4a40      	ldr	r2, [pc, #256]	; (8010680 <sys_timeout+0x144>)
 8010580:	693b      	ldr	r3, [r7, #16]
 8010582:	6013      	str	r3, [r2, #0]
 8010584:	e004      	b.n	8010590 <sys_timeout+0x54>
  } else {
    diff = now - timeouts_last_time;
 8010586:	4b3e      	ldr	r3, [pc, #248]	; (8010680 <sys_timeout+0x144>)
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	693a      	ldr	r2, [r7, #16]
 801058c:	1ad3      	subs	r3, r2, r3
 801058e:	61bb      	str	r3, [r7, #24]
  }

  timeout->next = NULL;
 8010590:	697b      	ldr	r3, [r7, #20]
 8010592:	2200      	movs	r2, #0
 8010594:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8010596:	697b      	ldr	r3, [r7, #20]
 8010598:	68ba      	ldr	r2, [r7, #8]
 801059a:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801059c:	697b      	ldr	r3, [r7, #20]
 801059e:	687a      	ldr	r2, [r7, #4]
 80105a0:	60da      	str	r2, [r3, #12]
  timeout->time = msecs + diff;
 80105a2:	68fa      	ldr	r2, [r7, #12]
 80105a4:	69bb      	ldr	r3, [r7, #24]
 80105a6:	441a      	add	r2, r3
 80105a8:	697b      	ldr	r3, [r7, #20]
 80105aa:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p msecs=%"U32_F" handler=%s arg=%p\n",
    (void *)timeout, msecs, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 80105ac:	4b33      	ldr	r3, [pc, #204]	; (801067c <sys_timeout+0x140>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d103      	bne.n	80105bc <sys_timeout+0x80>
    next_timeout = timeout;
 80105b4:	4a31      	ldr	r2, [pc, #196]	; (801067c <sys_timeout+0x140>)
 80105b6:	697b      	ldr	r3, [r7, #20]
 80105b8:	6013      	str	r3, [r2, #0]
    return;
 80105ba:	e055      	b.n	8010668 <sys_timeout+0x12c>
  }

  if (next_timeout->time > msecs) {
 80105bc:	4b2f      	ldr	r3, [pc, #188]	; (801067c <sys_timeout+0x140>)
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	685b      	ldr	r3, [r3, #4]
 80105c2:	68fa      	ldr	r2, [r7, #12]
 80105c4:	429a      	cmp	r2, r3
 80105c6:	d20f      	bcs.n	80105e8 <sys_timeout+0xac>
    next_timeout->time -= msecs;
 80105c8:	4b2c      	ldr	r3, [pc, #176]	; (801067c <sys_timeout+0x140>)
 80105ca:	681b      	ldr	r3, [r3, #0]
 80105cc:	6859      	ldr	r1, [r3, #4]
 80105ce:	4b2b      	ldr	r3, [pc, #172]	; (801067c <sys_timeout+0x140>)
 80105d0:	681b      	ldr	r3, [r3, #0]
 80105d2:	68fa      	ldr	r2, [r7, #12]
 80105d4:	1a8a      	subs	r2, r1, r2
 80105d6:	605a      	str	r2, [r3, #4]
    timeout->next = next_timeout;
 80105d8:	4b28      	ldr	r3, [pc, #160]	; (801067c <sys_timeout+0x140>)
 80105da:	681a      	ldr	r2, [r3, #0]
 80105dc:	697b      	ldr	r3, [r7, #20]
 80105de:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 80105e0:	4a26      	ldr	r2, [pc, #152]	; (801067c <sys_timeout+0x140>)
 80105e2:	697b      	ldr	r3, [r7, #20]
 80105e4:	6013      	str	r3, [r2, #0]
 80105e6:	e03f      	b.n	8010668 <sys_timeout+0x12c>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 80105e8:	4b24      	ldr	r3, [pc, #144]	; (801067c <sys_timeout+0x140>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	61fb      	str	r3, [r7, #28]
 80105ee:	e036      	b.n	801065e <sys_timeout+0x122>
      timeout->time -= t->time;
 80105f0:	697b      	ldr	r3, [r7, #20]
 80105f2:	685a      	ldr	r2, [r3, #4]
 80105f4:	69fb      	ldr	r3, [r7, #28]
 80105f6:	685b      	ldr	r3, [r3, #4]
 80105f8:	1ad2      	subs	r2, r2, r3
 80105fa:	697b      	ldr	r3, [r7, #20]
 80105fc:	605a      	str	r2, [r3, #4]
      if (t->next == NULL || t->next->time > timeout->time) {
 80105fe:	69fb      	ldr	r3, [r7, #28]
 8010600:	681b      	ldr	r3, [r3, #0]
 8010602:	2b00      	cmp	r3, #0
 8010604:	d006      	beq.n	8010614 <sys_timeout+0xd8>
 8010606:	69fb      	ldr	r3, [r7, #28]
 8010608:	681b      	ldr	r3, [r3, #0]
 801060a:	685a      	ldr	r2, [r3, #4]
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	685b      	ldr	r3, [r3, #4]
 8010610:	429a      	cmp	r2, r3
 8010612:	d921      	bls.n	8010658 <sys_timeout+0x11c>
        if (t->next != NULL) {
 8010614:	69fb      	ldr	r3, [r7, #28]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	2b00      	cmp	r3, #0
 801061a:	d009      	beq.n	8010630 <sys_timeout+0xf4>
          t->next->time -= timeout->time;
 801061c:	69fb      	ldr	r3, [r7, #28]
 801061e:	681b      	ldr	r3, [r3, #0]
 8010620:	6859      	ldr	r1, [r3, #4]
 8010622:	697b      	ldr	r3, [r7, #20]
 8010624:	685a      	ldr	r2, [r3, #4]
 8010626:	69fb      	ldr	r3, [r7, #28]
 8010628:	681b      	ldr	r3, [r3, #0]
 801062a:	1a8a      	subs	r2, r1, r2
 801062c:	605a      	str	r2, [r3, #4]
 801062e:	e00b      	b.n	8010648 <sys_timeout+0x10c>
        } else if (timeout->time > msecs) {
 8010630:	697b      	ldr	r3, [r7, #20]
 8010632:	685b      	ldr	r3, [r3, #4]
 8010634:	68fa      	ldr	r2, [r7, #12]
 8010636:	429a      	cmp	r2, r3
 8010638:	d206      	bcs.n	8010648 <sys_timeout+0x10c>
          /* If this is the case, 'timeouts_last_time' and 'now' differs too much.
             This can be due to sys_check_timeouts() not being called at the right
             times, but also when stopping in a breakpoint. Anyway, let's assume
             this is not wanted, so add the first timer's time instead of 'diff' */
          timeout->time = msecs + next_timeout->time;
 801063a:	4b10      	ldr	r3, [pc, #64]	; (801067c <sys_timeout+0x140>)
 801063c:	681b      	ldr	r3, [r3, #0]
 801063e:	685a      	ldr	r2, [r3, #4]
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	441a      	add	r2, r3
 8010644:	697b      	ldr	r3, [r7, #20]
 8010646:	605a      	str	r2, [r3, #4]
        }
        timeout->next = t->next;
 8010648:	69fb      	ldr	r3, [r7, #28]
 801064a:	681a      	ldr	r2, [r3, #0]
 801064c:	697b      	ldr	r3, [r7, #20]
 801064e:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8010650:	69fb      	ldr	r3, [r7, #28]
 8010652:	697a      	ldr	r2, [r7, #20]
 8010654:	601a      	str	r2, [r3, #0]
        break;
 8010656:	e007      	b.n	8010668 <sys_timeout+0x12c>
    for (t = next_timeout; t != NULL; t = t->next) {
 8010658:	69fb      	ldr	r3, [r7, #28]
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	61fb      	str	r3, [r7, #28]
 801065e:	69fb      	ldr	r3, [r7, #28]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d1c5      	bne.n	80105f0 <sys_timeout+0xb4>
 8010664:	e000      	b.n	8010668 <sys_timeout+0x12c>
    return;
 8010666:	bf00      	nop
      }
    }
  }
}
 8010668:	3720      	adds	r7, #32
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}
 801066e:	bf00      	nop
 8010670:	08017074 	.word	0x08017074
 8010674:	080170a8 	.word	0x080170a8
 8010678:	080170e8 	.word	0x080170e8
 801067c:	200004a0 	.word	0x200004a0
 8010680:	200004a4 	.word	0x200004a4

08010684 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8010684:	b480      	push	{r7}
 8010686:	af00      	add	r7, sp, #0
#if LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND)
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
#endif /* LWIP_RANDOMIZE_INITIAL_LOCAL_PORTS && defined(LWIP_RAND) */
}
 8010688:	bf00      	nop
 801068a:	46bd      	mov	sp, r7
 801068c:	bc80      	pop	{r7}
 801068e:	4770      	bx	lr

08010690 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8010690:	b480      	push	{r7}
 8010692:	b085      	sub	sp, #20
 8010694:	af00      	add	r7, sp, #0
 8010696:	60f8      	str	r0, [r7, #12]
 8010698:	60b9      	str	r1, [r7, #8]
 801069a:	4613      	mov	r3, r2
 801069c:	71fb      	strb	r3, [r7, #7]
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801069e:	79fb      	ldrb	r3, [r7, #7]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d018      	beq.n	80106d6 <udp_input_local_match+0x46>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80106a4:	68fb      	ldr	r3, [r7, #12]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d013      	beq.n	80106d2 <udp_input_local_match+0x42>
 80106aa:	68fb      	ldr	r3, [r7, #12]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	2b00      	cmp	r3, #0
 80106b0:	d00f      	beq.n	80106d2 <udp_input_local_match+0x42>
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80106b2:	4b13      	ldr	r3, [pc, #76]	; (8010700 <udp_input_local_match+0x70>)
 80106b4:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80106b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80106ba:	d00a      	beq.n	80106d2 <udp_input_local_match+0x42>
           ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80106bc:	68fb      	ldr	r3, [r7, #12]
 80106be:	681a      	ldr	r2, [r3, #0]
 80106c0:	4b0f      	ldr	r3, [pc, #60]	; (8010700 <udp_input_local_match+0x70>)
 80106c2:	695b      	ldr	r3, [r3, #20]
 80106c4:	405a      	eors	r2, r3
 80106c6:	68bb      	ldr	r3, [r7, #8]
 80106c8:	3308      	adds	r3, #8
 80106ca:	681b      	ldr	r3, [r3, #0]
 80106cc:	4013      	ands	r3, r2
          ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80106ce:	2b00      	cmp	r3, #0
 80106d0:	d110      	bne.n	80106f4 <udp_input_local_match+0x64>
          return 1;
 80106d2:	2301      	movs	r3, #1
 80106d4:	e00f      	b.n	80106f6 <udp_input_local_match+0x66>
        }
      }
    } else
#endif /* LWIP_IPV4 */
    /* Handle IPv4 and IPv6: all or exact match */
    if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	2b00      	cmp	r3, #0
 80106da:	d009      	beq.n	80106f0 <udp_input_local_match+0x60>
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d005      	beq.n	80106f0 <udp_input_local_match+0x60>
 80106e4:	68fb      	ldr	r3, [r7, #12]
 80106e6:	681a      	ldr	r2, [r3, #0]
 80106e8:	4b05      	ldr	r3, [pc, #20]	; (8010700 <udp_input_local_match+0x70>)
 80106ea:	695b      	ldr	r3, [r3, #20]
 80106ec:	429a      	cmp	r2, r3
 80106ee:	d101      	bne.n	80106f4 <udp_input_local_match+0x64>
      return 1;
 80106f0:	2301      	movs	r3, #1
 80106f2:	e000      	b.n	80106f6 <udp_input_local_match+0x66>
    }
  }

  return 0;
 80106f4:	2300      	movs	r3, #0
}
 80106f6:	4618      	mov	r0, r3
 80106f8:	3714      	adds	r7, #20
 80106fa:	46bd      	mov	sp, r7
 80106fc:	bc80      	pop	{r7}
 80106fe:	4770      	bx	lr
 8010700:	200046c4 	.word	0x200046c4

08010704 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 8010704:	b590      	push	{r4, r7, lr}
 8010706:	b08d      	sub	sp, #52	; 0x34
 8010708:	af02      	add	r7, sp, #8
 801070a:	6078      	str	r0, [r7, #4]
 801070c:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801070e:	2300      	movs	r3, #0
 8010710:	76fb      	strb	r3, [r7, #27]
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	895b      	ldrh	r3, [r3, #10]
 8010716:	2b07      	cmp	r3, #7
 8010718:	d803      	bhi.n	8010722 <udp_input+0x1e>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801071a:	6878      	ldr	r0, [r7, #4]
 801071c:	f7ff fce2 	bl	80100e4 <pbuf_free>
    goto end;
 8010720:	e0c6      	b.n	80108b0 <udp_input+0x1ac>
  }

  udphdr = (struct udp_hdr *)p->payload;
 8010722:	687b      	ldr	r3, [r7, #4]
 8010724:	685b      	ldr	r3, [r3, #4]
 8010726:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8010728:	4b63      	ldr	r3, [pc, #396]	; (80108b8 <udp_input+0x1b4>)
 801072a:	695a      	ldr	r2, [r3, #20]
 801072c:	4b62      	ldr	r3, [pc, #392]	; (80108b8 <udp_input+0x1b4>)
 801072e:	681b      	ldr	r3, [r3, #0]
 8010730:	4619      	mov	r1, r3
 8010732:	4610      	mov	r0, r2
 8010734:	f001 fc10 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 8010738:	4603      	mov	r3, r0
 801073a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801073c:	697b      	ldr	r3, [r7, #20]
 801073e:	881b      	ldrh	r3, [r3, #0]
 8010740:	b29b      	uxth	r3, r3
 8010742:	4618      	mov	r0, r3
 8010744:	f7fe fbf8 	bl	800ef38 <lwip_htons>
 8010748:	4603      	mov	r3, r0
 801074a:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801074c:	697b      	ldr	r3, [r7, #20]
 801074e:	885b      	ldrh	r3, [r3, #2]
 8010750:	b29b      	uxth	r3, r3
 8010752:	4618      	mov	r0, r3
 8010754:	f7fe fbf0 	bl	800ef38 <lwip_htons>
 8010758:	4603      	mov	r3, r0
 801075a:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print(UDP_DEBUG, ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print(UDP_DEBUG, ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801075c:	2300      	movs	r3, #0
 801075e:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 8010760:	2300      	movs	r3, #0
 8010762:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8010764:	2300      	movs	r3, #0
 8010766:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8010768:	4b54      	ldr	r3, [pc, #336]	; (80108bc <udp_input+0x1b8>)
 801076a:	681b      	ldr	r3, [r3, #0]
 801076c:	627b      	str	r3, [r7, #36]	; 0x24
 801076e:	e03b      	b.n	80107e8 <udp_input+0xe4>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print(UDP_DEBUG, &pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 8010770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010772:	8a5b      	ldrh	r3, [r3, #18]
 8010774:	89fa      	ldrh	r2, [r7, #14]
 8010776:	429a      	cmp	r2, r3
 8010778:	d131      	bne.n	80107de <udp_input+0xda>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801077a:	7cfb      	ldrb	r3, [r7, #19]
 801077c:	461a      	mov	r2, r3
 801077e:	6839      	ldr	r1, [r7, #0]
 8010780:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010782:	f7ff ff85 	bl	8010690 <udp_input_local_match>
 8010786:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 8010788:	2b00      	cmp	r3, #0
 801078a:	d028      	beq.n	80107de <udp_input+0xda>
      if (((pcb->flags & UDP_FLAGS_CONNECTED) == 0) &&
 801078c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801078e:	7c1b      	ldrb	r3, [r3, #16]
 8010790:	f003 0304 	and.w	r3, r3, #4
 8010794:	2b00      	cmp	r3, #0
 8010796:	d104      	bne.n	80107a2 <udp_input+0x9e>
 8010798:	69fb      	ldr	r3, [r7, #28]
 801079a:	2b00      	cmp	r3, #0
 801079c:	d101      	bne.n	80107a2 <udp_input+0x9e>
          /* prefer specific IPs over cath-all */
          || !ip_addr_isany(&pcb->local_ip)
#endif /* SO_REUSE */
          )) {
        /* the first unconnected matching PCB */
        uncon_pcb = pcb;
 801079e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107a0:	61fb      	str	r3, [r7, #28]
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 80107a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107a4:	8a9b      	ldrh	r3, [r3, #20]
 80107a6:	8a3a      	ldrh	r2, [r7, #16]
 80107a8:	429a      	cmp	r2, r3
 80107aa:	d118      	bne.n	80107de <udp_input+0xda>
          (ip_addr_isany_val(pcb->remote_ip) ||
 80107ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107ae:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 80107b0:	2b00      	cmp	r3, #0
 80107b2:	d005      	beq.n	80107c0 <udp_input+0xbc>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 80107b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107b6:	685a      	ldr	r2, [r3, #4]
 80107b8:	4b3f      	ldr	r3, [pc, #252]	; (80108b8 <udp_input+0x1b4>)
 80107ba:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 80107bc:	429a      	cmp	r2, r3
 80107be:	d10e      	bne.n	80107de <udp_input+0xda>
        /* the first fully matching PCB */
        if (prev != NULL) {
 80107c0:	6a3b      	ldr	r3, [r7, #32]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d014      	beq.n	80107f0 <udp_input+0xec>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 80107c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107c8:	68da      	ldr	r2, [r3, #12]
 80107ca:	6a3b      	ldr	r3, [r7, #32]
 80107cc:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 80107ce:	4b3b      	ldr	r3, [pc, #236]	; (80108bc <udp_input+0x1b8>)
 80107d0:	681a      	ldr	r2, [r3, #0]
 80107d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107d4:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 80107d6:	4a39      	ldr	r2, [pc, #228]	; (80108bc <udp_input+0x1b8>)
 80107d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107da:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 80107dc:	e008      	b.n	80107f0 <udp_input+0xec>
      }
    }

    prev = pcb;
 80107de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107e0:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 80107e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107e4:	68db      	ldr	r3, [r3, #12]
 80107e6:	627b      	str	r3, [r7, #36]	; 0x24
 80107e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107ea:	2b00      	cmp	r3, #0
 80107ec:	d1c0      	bne.n	8010770 <udp_input+0x6c>
 80107ee:	e000      	b.n	80107f2 <udp_input+0xee>
        break;
 80107f0:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 80107f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d101      	bne.n	80107fc <udp_input+0xf8>
    pcb = uncon_pcb;
 80107f8:	69fb      	ldr	r3, [r7, #28]
 80107fa:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 80107fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d002      	beq.n	8010808 <udp_input+0x104>
    for_us = 1;
 8010802:	2301      	movs	r3, #1
 8010804:	76fb      	strb	r3, [r7, #27]
 8010806:	e00a      	b.n	801081e <udp_input+0x11a>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8010808:	683b      	ldr	r3, [r7, #0]
 801080a:	3304      	adds	r3, #4
 801080c:	681a      	ldr	r2, [r3, #0]
 801080e:	4b2a      	ldr	r3, [pc, #168]	; (80108b8 <udp_input+0x1b4>)
 8010810:	695b      	ldr	r3, [r3, #20]
 8010812:	429a      	cmp	r2, r3
 8010814:	bf0c      	ite	eq
 8010816:	2301      	moveq	r3, #1
 8010818:	2300      	movne	r3, #0
 801081a:	b2db      	uxtb	r3, r3
 801081c:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801081e:	7efb      	ldrb	r3, [r7, #27]
 8010820:	2b00      	cmp	r3, #0
 8010822:	d042      	beq.n	80108aa <udp_input+0x1a6>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_header(p, -UDP_HLEN)) {
 8010824:	f06f 0107 	mvn.w	r1, #7
 8010828:	6878      	ldr	r0, [r7, #4]
 801082a:	f7ff fc37 	bl	801009c <pbuf_header>
 801082e:	4603      	mov	r3, r0
 8010830:	2b00      	cmp	r3, #0
 8010832:	d00a      	beq.n	801084a <udp_input+0x146>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_header failed\n", 0);
 8010834:	4b22      	ldr	r3, [pc, #136]	; (80108c0 <udp_input+0x1bc>)
 8010836:	f240 1255 	movw	r2, #341	; 0x155
 801083a:	4922      	ldr	r1, [pc, #136]	; (80108c4 <udp_input+0x1c0>)
 801083c:	4822      	ldr	r0, [pc, #136]	; (80108c8 <udp_input+0x1c4>)
 801083e:	f003 ff2f 	bl	80146a0 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 8010842:	6878      	ldr	r0, [r7, #4]
 8010844:	f7ff fc4e 	bl	80100e4 <pbuf_free>
      goto end;
 8010848:	e032      	b.n	80108b0 <udp_input+0x1ac>
    }

    if (pcb != NULL) {
 801084a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801084c:	2b00      	cmp	r3, #0
 801084e:	d012      	beq.n	8010876 <udp_input+0x172>
          pbuf_header(p, -hdrs_len);
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 8010850:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010852:	699b      	ldr	r3, [r3, #24]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d00a      	beq.n	801086e <udp_input+0x16a>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 8010858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801085a:	699c      	ldr	r4, [r3, #24]
 801085c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801085e:	69d8      	ldr	r0, [r3, #28]
 8010860:	8a3b      	ldrh	r3, [r7, #16]
 8010862:	9300      	str	r3, [sp, #0]
 8010864:	4b19      	ldr	r3, [pc, #100]	; (80108cc <udp_input+0x1c8>)
 8010866:	687a      	ldr	r2, [r7, #4]
 8010868:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801086a:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801086c:	e021      	b.n	80108b2 <udp_input+0x1ae>
        pbuf_free(p);
 801086e:	6878      	ldr	r0, [r7, #4]
 8010870:	f7ff fc38 	bl	80100e4 <pbuf_free>
        goto end;
 8010874:	e01c      	b.n	80108b0 <udp_input+0x1ac>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 8010876:	7cfb      	ldrb	r3, [r7, #19]
 8010878:	2b00      	cmp	r3, #0
 801087a:	d112      	bne.n	80108a2 <udp_input+0x19e>
 801087c:	4b0e      	ldr	r3, [pc, #56]	; (80108b8 <udp_input+0x1b4>)
 801087e:	695b      	ldr	r3, [r3, #20]
 8010880:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010884:	2be0      	cmp	r3, #224	; 0xe0
 8010886:	d00c      	beq.n	80108a2 <udp_input+0x19e>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 8010888:	4b0b      	ldr	r3, [pc, #44]	; (80108b8 <udp_input+0x1b4>)
 801088a:	899b      	ldrh	r3, [r3, #12]
 801088c:	3308      	adds	r3, #8
 801088e:	b29b      	uxth	r3, r3
 8010890:	b21b      	sxth	r3, r3
 8010892:	4619      	mov	r1, r3
 8010894:	6878      	ldr	r0, [r7, #4]
 8010896:	f7ff fc13 	bl	80100c0 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801089a:	2103      	movs	r1, #3
 801089c:	6878      	ldr	r0, [r7, #4]
 801089e:	f001 f861 	bl	8011964 <icmp_dest_unreach>
      pbuf_free(p);
 80108a2:	6878      	ldr	r0, [r7, #4]
 80108a4:	f7ff fc1e 	bl	80100e4 <pbuf_free>
  return;
 80108a8:	e003      	b.n	80108b2 <udp_input+0x1ae>
    pbuf_free(p);
 80108aa:	6878      	ldr	r0, [r7, #4]
 80108ac:	f7ff fc1a 	bl	80100e4 <pbuf_free>
  return;
 80108b0:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 80108b2:	372c      	adds	r7, #44	; 0x2c
 80108b4:	46bd      	mov	sp, r7
 80108b6:	bd90      	pop	{r4, r7, pc}
 80108b8:	200046c4 	.word	0x200046c4
 80108bc:	200076f8 	.word	0x200076f8
 80108c0:	08017110 	.word	0x08017110
 80108c4:	08017140 	.word	0x08017140
 80108c8:	08017154 	.word	0x08017154
 80108cc:	200046d4 	.word	0x200046d4

080108d0 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t* old_addr, const ip_addr_t* new_addr)
{
 80108d0:	b480      	push	{r7}
 80108d2:	b085      	sub	sp, #20
 80108d4:	af00      	add	r7, sp, #0
 80108d6:	6078      	str	r0, [r7, #4]
 80108d8:	6039      	str	r1, [r7, #0]
  struct udp_pcb* upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 80108da:	687b      	ldr	r3, [r7, #4]
 80108dc:	2b00      	cmp	r3, #0
 80108de:	d01e      	beq.n	801091e <udp_netif_ip_addr_changed+0x4e>
 80108e0:	687b      	ldr	r3, [r7, #4]
 80108e2:	681b      	ldr	r3, [r3, #0]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d01a      	beq.n	801091e <udp_netif_ip_addr_changed+0x4e>
 80108e8:	683b      	ldr	r3, [r7, #0]
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	d017      	beq.n	801091e <udp_netif_ip_addr_changed+0x4e>
 80108ee:	683b      	ldr	r3, [r7, #0]
 80108f0:	681b      	ldr	r3, [r3, #0]
 80108f2:	2b00      	cmp	r3, #0
 80108f4:	d013      	beq.n	801091e <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 80108f6:	4b0c      	ldr	r3, [pc, #48]	; (8010928 <udp_netif_ip_addr_changed+0x58>)
 80108f8:	681b      	ldr	r3, [r3, #0]
 80108fa:	60fb      	str	r3, [r7, #12]
 80108fc:	e00c      	b.n	8010918 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 80108fe:	68fb      	ldr	r3, [r7, #12]
 8010900:	681a      	ldr	r2, [r3, #0]
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	681b      	ldr	r3, [r3, #0]
 8010906:	429a      	cmp	r2, r3
 8010908:	d103      	bne.n	8010912 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801090a:	683b      	ldr	r3, [r7, #0]
 801090c:	681a      	ldr	r2, [r3, #0]
 801090e:	68fb      	ldr	r3, [r7, #12]
 8010910:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	68db      	ldr	r3, [r3, #12]
 8010916:	60fb      	str	r3, [r7, #12]
 8010918:	68fb      	ldr	r3, [r7, #12]
 801091a:	2b00      	cmp	r3, #0
 801091c:	d1ef      	bne.n	80108fe <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801091e:	bf00      	nop
 8010920:	3714      	adds	r7, #20
 8010922:	46bd      	mov	sp, r7
 8010924:	bc80      	pop	{r7}
 8010926:	4770      	bx	lr
 8010928:	200076f8 	.word	0x200076f8

0801092c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801092c:	b580      	push	{r7, lr}
 801092e:	b082      	sub	sp, #8
 8010930:	af00      	add	r7, sp, #0
 8010932:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8010934:	4915      	ldr	r1, [pc, #84]	; (801098c <etharp_free_entry+0x60>)
 8010936:	687a      	ldr	r2, [r7, #4]
 8010938:	4613      	mov	r3, r2
 801093a:	005b      	lsls	r3, r3, #1
 801093c:	4413      	add	r3, r2
 801093e:	00db      	lsls	r3, r3, #3
 8010940:	440b      	add	r3, r1
 8010942:	681b      	ldr	r3, [r3, #0]
 8010944:	2b00      	cmp	r3, #0
 8010946:	d013      	beq.n	8010970 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8010948:	4910      	ldr	r1, [pc, #64]	; (801098c <etharp_free_entry+0x60>)
 801094a:	687a      	ldr	r2, [r7, #4]
 801094c:	4613      	mov	r3, r2
 801094e:	005b      	lsls	r3, r3, #1
 8010950:	4413      	add	r3, r2
 8010952:	00db      	lsls	r3, r3, #3
 8010954:	440b      	add	r3, r1
 8010956:	681b      	ldr	r3, [r3, #0]
 8010958:	4618      	mov	r0, r3
 801095a:	f7ff fbc3 	bl	80100e4 <pbuf_free>
    arp_table[i].q = NULL;
 801095e:	490b      	ldr	r1, [pc, #44]	; (801098c <etharp_free_entry+0x60>)
 8010960:	687a      	ldr	r2, [r7, #4]
 8010962:	4613      	mov	r3, r2
 8010964:	005b      	lsls	r3, r3, #1
 8010966:	4413      	add	r3, r2
 8010968:	00db      	lsls	r3, r3, #3
 801096a:	440b      	add	r3, r1
 801096c:	2200      	movs	r2, #0
 801096e:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8010970:	4906      	ldr	r1, [pc, #24]	; (801098c <etharp_free_entry+0x60>)
 8010972:	687a      	ldr	r2, [r7, #4]
 8010974:	4613      	mov	r3, r2
 8010976:	005b      	lsls	r3, r3, #1
 8010978:	4413      	add	r3, r2
 801097a:	00db      	lsls	r3, r3, #3
 801097c:	440b      	add	r3, r1
 801097e:	3314      	adds	r3, #20
 8010980:	2200      	movs	r2, #0
 8010982:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8010984:	bf00      	nop
 8010986:	3708      	adds	r7, #8
 8010988:	46bd      	mov	sp, r7
 801098a:	bd80      	pop	{r7, pc}
 801098c:	200004a8 	.word	0x200004a8

08010990 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8010990:	b580      	push	{r7, lr}
 8010992:	b082      	sub	sp, #8
 8010994:	af00      	add	r7, sp, #0
  u8_t i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010996:	2300      	movs	r3, #0
 8010998:	71fb      	strb	r3, [r7, #7]
 801099a:	e096      	b.n	8010aca <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801099c:	79fa      	ldrb	r2, [r7, #7]
 801099e:	494f      	ldr	r1, [pc, #316]	; (8010adc <etharp_tmr+0x14c>)
 80109a0:	4613      	mov	r3, r2
 80109a2:	005b      	lsls	r3, r3, #1
 80109a4:	4413      	add	r3, r2
 80109a6:	00db      	lsls	r3, r3, #3
 80109a8:	440b      	add	r3, r1
 80109aa:	3314      	adds	r3, #20
 80109ac:	781b      	ldrb	r3, [r3, #0]
 80109ae:	71bb      	strb	r3, [r7, #6]
    if (state != ETHARP_STATE_EMPTY
 80109b0:	79bb      	ldrb	r3, [r7, #6]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	f000 8086 	beq.w	8010ac4 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
      && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
      ) {
      arp_table[i].ctime++;
 80109b8:	79fa      	ldrb	r2, [r7, #7]
 80109ba:	4948      	ldr	r1, [pc, #288]	; (8010adc <etharp_tmr+0x14c>)
 80109bc:	4613      	mov	r3, r2
 80109be:	005b      	lsls	r3, r3, #1
 80109c0:	4413      	add	r3, r2
 80109c2:	00db      	lsls	r3, r3, #3
 80109c4:	440b      	add	r3, r1
 80109c6:	3312      	adds	r3, #18
 80109c8:	881b      	ldrh	r3, [r3, #0]
 80109ca:	3301      	adds	r3, #1
 80109cc:	b298      	uxth	r0, r3
 80109ce:	4943      	ldr	r1, [pc, #268]	; (8010adc <etharp_tmr+0x14c>)
 80109d0:	4613      	mov	r3, r2
 80109d2:	005b      	lsls	r3, r3, #1
 80109d4:	4413      	add	r3, r2
 80109d6:	00db      	lsls	r3, r3, #3
 80109d8:	440b      	add	r3, r1
 80109da:	3312      	adds	r3, #18
 80109dc:	4602      	mov	r2, r0
 80109de:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 80109e0:	79fa      	ldrb	r2, [r7, #7]
 80109e2:	493e      	ldr	r1, [pc, #248]	; (8010adc <etharp_tmr+0x14c>)
 80109e4:	4613      	mov	r3, r2
 80109e6:	005b      	lsls	r3, r3, #1
 80109e8:	4413      	add	r3, r2
 80109ea:	00db      	lsls	r3, r3, #3
 80109ec:	440b      	add	r3, r1
 80109ee:	3312      	adds	r3, #18
 80109f0:	881b      	ldrh	r3, [r3, #0]
 80109f2:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80109f6:	d215      	bcs.n	8010a24 <etharp_tmr+0x94>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 80109f8:	79fa      	ldrb	r2, [r7, #7]
 80109fa:	4938      	ldr	r1, [pc, #224]	; (8010adc <etharp_tmr+0x14c>)
 80109fc:	4613      	mov	r3, r2
 80109fe:	005b      	lsls	r3, r3, #1
 8010a00:	4413      	add	r3, r2
 8010a02:	00db      	lsls	r3, r3, #3
 8010a04:	440b      	add	r3, r1
 8010a06:	3314      	adds	r3, #20
 8010a08:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8010a0a:	2b01      	cmp	r3, #1
 8010a0c:	d10f      	bne.n	8010a2e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8010a0e:	79fa      	ldrb	r2, [r7, #7]
 8010a10:	4932      	ldr	r1, [pc, #200]	; (8010adc <etharp_tmr+0x14c>)
 8010a12:	4613      	mov	r3, r2
 8010a14:	005b      	lsls	r3, r3, #1
 8010a16:	4413      	add	r3, r2
 8010a18:	00db      	lsls	r3, r3, #3
 8010a1a:	440b      	add	r3, r1
 8010a1c:	3312      	adds	r3, #18
 8010a1e:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8010a20:	2b04      	cmp	r3, #4
 8010a22:	d904      	bls.n	8010a2e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %"U16_F".\n",
             arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", (u16_t)i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8010a24:	79fb      	ldrb	r3, [r7, #7]
 8010a26:	4618      	mov	r0, r3
 8010a28:	f7ff ff80 	bl	801092c <etharp_free_entry>
 8010a2c:	e04a      	b.n	8010ac4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8010a2e:	79fa      	ldrb	r2, [r7, #7]
 8010a30:	492a      	ldr	r1, [pc, #168]	; (8010adc <etharp_tmr+0x14c>)
 8010a32:	4613      	mov	r3, r2
 8010a34:	005b      	lsls	r3, r3, #1
 8010a36:	4413      	add	r3, r2
 8010a38:	00db      	lsls	r3, r3, #3
 8010a3a:	440b      	add	r3, r1
 8010a3c:	3314      	adds	r3, #20
 8010a3e:	781b      	ldrb	r3, [r3, #0]
 8010a40:	2b03      	cmp	r3, #3
 8010a42:	d10a      	bne.n	8010a5a <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8010a44:	79fa      	ldrb	r2, [r7, #7]
 8010a46:	4925      	ldr	r1, [pc, #148]	; (8010adc <etharp_tmr+0x14c>)
 8010a48:	4613      	mov	r3, r2
 8010a4a:	005b      	lsls	r3, r3, #1
 8010a4c:	4413      	add	r3, r2
 8010a4e:	00db      	lsls	r3, r3, #3
 8010a50:	440b      	add	r3, r1
 8010a52:	3314      	adds	r3, #20
 8010a54:	2204      	movs	r2, #4
 8010a56:	701a      	strb	r2, [r3, #0]
 8010a58:	e034      	b.n	8010ac4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8010a5a:	79fa      	ldrb	r2, [r7, #7]
 8010a5c:	491f      	ldr	r1, [pc, #124]	; (8010adc <etharp_tmr+0x14c>)
 8010a5e:	4613      	mov	r3, r2
 8010a60:	005b      	lsls	r3, r3, #1
 8010a62:	4413      	add	r3, r2
 8010a64:	00db      	lsls	r3, r3, #3
 8010a66:	440b      	add	r3, r1
 8010a68:	3314      	adds	r3, #20
 8010a6a:	781b      	ldrb	r3, [r3, #0]
 8010a6c:	2b04      	cmp	r3, #4
 8010a6e:	d10a      	bne.n	8010a86 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8010a70:	79fa      	ldrb	r2, [r7, #7]
 8010a72:	491a      	ldr	r1, [pc, #104]	; (8010adc <etharp_tmr+0x14c>)
 8010a74:	4613      	mov	r3, r2
 8010a76:	005b      	lsls	r3, r3, #1
 8010a78:	4413      	add	r3, r2
 8010a7a:	00db      	lsls	r3, r3, #3
 8010a7c:	440b      	add	r3, r1
 8010a7e:	3314      	adds	r3, #20
 8010a80:	2202      	movs	r2, #2
 8010a82:	701a      	strb	r2, [r3, #0]
 8010a84:	e01e      	b.n	8010ac4 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8010a86:	79fa      	ldrb	r2, [r7, #7]
 8010a88:	4914      	ldr	r1, [pc, #80]	; (8010adc <etharp_tmr+0x14c>)
 8010a8a:	4613      	mov	r3, r2
 8010a8c:	005b      	lsls	r3, r3, #1
 8010a8e:	4413      	add	r3, r2
 8010a90:	00db      	lsls	r3, r3, #3
 8010a92:	440b      	add	r3, r1
 8010a94:	3314      	adds	r3, #20
 8010a96:	781b      	ldrb	r3, [r3, #0]
 8010a98:	2b01      	cmp	r3, #1
 8010a9a:	d113      	bne.n	8010ac4 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8010a9c:	79fa      	ldrb	r2, [r7, #7]
 8010a9e:	490f      	ldr	r1, [pc, #60]	; (8010adc <etharp_tmr+0x14c>)
 8010aa0:	4613      	mov	r3, r2
 8010aa2:	005b      	lsls	r3, r3, #1
 8010aa4:	4413      	add	r3, r2
 8010aa6:	00db      	lsls	r3, r3, #3
 8010aa8:	440b      	add	r3, r1
 8010aaa:	3308      	adds	r3, #8
 8010aac:	6818      	ldr	r0, [r3, #0]
 8010aae:	79fa      	ldrb	r2, [r7, #7]
 8010ab0:	4613      	mov	r3, r2
 8010ab2:	005b      	lsls	r3, r3, #1
 8010ab4:	4413      	add	r3, r2
 8010ab6:	00db      	lsls	r3, r3, #3
 8010ab8:	4a08      	ldr	r2, [pc, #32]	; (8010adc <etharp_tmr+0x14c>)
 8010aba:	4413      	add	r3, r2
 8010abc:	3304      	adds	r3, #4
 8010abe:	4619      	mov	r1, r3
 8010ac0:	f000 fe38 	bl	8011734 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010ac4:	79fb      	ldrb	r3, [r7, #7]
 8010ac6:	3301      	adds	r3, #1
 8010ac8:	71fb      	strb	r3, [r7, #7]
 8010aca:	79fb      	ldrb	r3, [r7, #7]
 8010acc:	2b09      	cmp	r3, #9
 8010ace:	f67f af65 	bls.w	801099c <etharp_tmr+0xc>
      }
    }
  }
}
 8010ad2:	bf00      	nop
 8010ad4:	3708      	adds	r7, #8
 8010ad6:	46bd      	mov	sp, r7
 8010ad8:	bd80      	pop	{r7, pc}
 8010ada:	bf00      	nop
 8010adc:	200004a8 	.word	0x200004a8

08010ae0 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s8_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif* netif)
{
 8010ae0:	b580      	push	{r7, lr}
 8010ae2:	b088      	sub	sp, #32
 8010ae4:	af00      	add	r7, sp, #0
 8010ae6:	60f8      	str	r0, [r7, #12]
 8010ae8:	460b      	mov	r3, r1
 8010aea:	607a      	str	r2, [r7, #4]
 8010aec:	72fb      	strb	r3, [r7, #11]
  s8_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8010aee:	230a      	movs	r3, #10
 8010af0:	77fb      	strb	r3, [r7, #31]
 8010af2:	230a      	movs	r3, #10
 8010af4:	77bb      	strb	r3, [r7, #30]
  s8_t empty = ARP_TABLE_SIZE;
 8010af6:	230a      	movs	r3, #10
 8010af8:	777b      	strb	r3, [r7, #29]
  u8_t i = 0;
 8010afa:	2300      	movs	r3, #0
 8010afc:	773b      	strb	r3, [r7, #28]
  /* oldest entry with packets on queue */
  s8_t old_queue = ARP_TABLE_SIZE;
 8010afe:	230a      	movs	r3, #10
 8010b00:	76fb      	strb	r3, [r7, #27]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8010b02:	2300      	movs	r3, #0
 8010b04:	833b      	strh	r3, [r7, #24]
 8010b06:	2300      	movs	r3, #0
 8010b08:	82fb      	strh	r3, [r7, #22]
 8010b0a:	2300      	movs	r3, #0
 8010b0c:	82bb      	strh	r3, [r7, #20]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010b0e:	2300      	movs	r3, #0
 8010b10:	773b      	strb	r3, [r7, #28]
 8010b12:	e093      	b.n	8010c3c <etharp_find_entry+0x15c>
    u8_t state = arp_table[i].state;
 8010b14:	7f3a      	ldrb	r2, [r7, #28]
 8010b16:	4990      	ldr	r1, [pc, #576]	; (8010d58 <etharp_find_entry+0x278>)
 8010b18:	4613      	mov	r3, r2
 8010b1a:	005b      	lsls	r3, r3, #1
 8010b1c:	4413      	add	r3, r2
 8010b1e:	00db      	lsls	r3, r3, #3
 8010b20:	440b      	add	r3, r1
 8010b22:	3314      	adds	r3, #20
 8010b24:	781b      	ldrb	r3, [r3, #0]
 8010b26:	74fb      	strb	r3, [r7, #19]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8010b28:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010b2c:	2b0a      	cmp	r3, #10
 8010b2e:	d105      	bne.n	8010b3c <etharp_find_entry+0x5c>
 8010b30:	7cfb      	ldrb	r3, [r7, #19]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d102      	bne.n	8010b3c <etharp_find_entry+0x5c>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %"U16_F"\n", (u16_t)i));
      /* remember first empty entry */
      empty = i;
 8010b36:	7f3b      	ldrb	r3, [r7, #28]
 8010b38:	777b      	strb	r3, [r7, #29]
 8010b3a:	e07c      	b.n	8010c36 <etharp_find_entry+0x156>
    } else if (state != ETHARP_STATE_EMPTY) {
 8010b3c:	7cfb      	ldrb	r3, [r7, #19]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d079      	beq.n	8010c36 <etharp_find_entry+0x156>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8010b42:	7cfb      	ldrb	r3, [r7, #19]
 8010b44:	2b01      	cmp	r3, #1
 8010b46:	d009      	beq.n	8010b5c <etharp_find_entry+0x7c>
 8010b48:	7cfb      	ldrb	r3, [r7, #19]
 8010b4a:	2b01      	cmp	r3, #1
 8010b4c:	d806      	bhi.n	8010b5c <etharp_find_entry+0x7c>
 8010b4e:	4b83      	ldr	r3, [pc, #524]	; (8010d5c <etharp_find_entry+0x27c>)
 8010b50:	f44f 7293 	mov.w	r2, #294	; 0x126
 8010b54:	4982      	ldr	r1, [pc, #520]	; (8010d60 <etharp_find_entry+0x280>)
 8010b56:	4883      	ldr	r0, [pc, #524]	; (8010d64 <etharp_find_entry+0x284>)
 8010b58:	f003 fda2 	bl	80146a0 <iprintf>
        state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	2b00      	cmp	r3, #0
 8010b60:	d00f      	beq.n	8010b82 <etharp_find_entry+0xa2>
 8010b62:	68fb      	ldr	r3, [r7, #12]
 8010b64:	6819      	ldr	r1, [r3, #0]
 8010b66:	7f3a      	ldrb	r2, [r7, #28]
 8010b68:	487b      	ldr	r0, [pc, #492]	; (8010d58 <etharp_find_entry+0x278>)
 8010b6a:	4613      	mov	r3, r2
 8010b6c:	005b      	lsls	r3, r3, #1
 8010b6e:	4413      	add	r3, r2
 8010b70:	00db      	lsls	r3, r3, #3
 8010b72:	4403      	add	r3, r0
 8010b74:	3304      	adds	r3, #4
 8010b76:	681b      	ldr	r3, [r3, #0]
 8010b78:	4299      	cmp	r1, r3
 8010b7a:	d102      	bne.n	8010b82 <etharp_find_entry+0xa2>
          && ((netif == NULL) || (netif == arp_table[i].netif))
#endif /* ETHARP_TABLE_MATCH_NETIF */
        ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %"U16_F"\n", (u16_t)i));
        /* found exact IP address match, simply bail out */
        return i;
 8010b7c:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8010b80:	e0e5      	b.n	8010d4e <etharp_find_entry+0x26e>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8010b82:	7cfb      	ldrb	r3, [r7, #19]
 8010b84:	2b01      	cmp	r3, #1
 8010b86:	d13b      	bne.n	8010c00 <etharp_find_entry+0x120>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8010b88:	7f3a      	ldrb	r2, [r7, #28]
 8010b8a:	4973      	ldr	r1, [pc, #460]	; (8010d58 <etharp_find_entry+0x278>)
 8010b8c:	4613      	mov	r3, r2
 8010b8e:	005b      	lsls	r3, r3, #1
 8010b90:	4413      	add	r3, r2
 8010b92:	00db      	lsls	r3, r3, #3
 8010b94:	440b      	add	r3, r1
 8010b96:	681b      	ldr	r3, [r3, #0]
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	d018      	beq.n	8010bce <etharp_find_entry+0xee>
          if (arp_table[i].ctime >= age_queue) {
 8010b9c:	7f3a      	ldrb	r2, [r7, #28]
 8010b9e:	496e      	ldr	r1, [pc, #440]	; (8010d58 <etharp_find_entry+0x278>)
 8010ba0:	4613      	mov	r3, r2
 8010ba2:	005b      	lsls	r3, r3, #1
 8010ba4:	4413      	add	r3, r2
 8010ba6:	00db      	lsls	r3, r3, #3
 8010ba8:	440b      	add	r3, r1
 8010baa:	3312      	adds	r3, #18
 8010bac:	881b      	ldrh	r3, [r3, #0]
 8010bae:	8b3a      	ldrh	r2, [r7, #24]
 8010bb0:	429a      	cmp	r2, r3
 8010bb2:	d840      	bhi.n	8010c36 <etharp_find_entry+0x156>
            old_queue = i;
 8010bb4:	7f3b      	ldrb	r3, [r7, #28]
 8010bb6:	76fb      	strb	r3, [r7, #27]
            age_queue = arp_table[i].ctime;
 8010bb8:	7f3a      	ldrb	r2, [r7, #28]
 8010bba:	4967      	ldr	r1, [pc, #412]	; (8010d58 <etharp_find_entry+0x278>)
 8010bbc:	4613      	mov	r3, r2
 8010bbe:	005b      	lsls	r3, r3, #1
 8010bc0:	4413      	add	r3, r2
 8010bc2:	00db      	lsls	r3, r3, #3
 8010bc4:	440b      	add	r3, r1
 8010bc6:	3312      	adds	r3, #18
 8010bc8:	881b      	ldrh	r3, [r3, #0]
 8010bca:	833b      	strh	r3, [r7, #24]
 8010bcc:	e033      	b.n	8010c36 <etharp_find_entry+0x156>
          }
        } else
        /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8010bce:	7f3a      	ldrb	r2, [r7, #28]
 8010bd0:	4961      	ldr	r1, [pc, #388]	; (8010d58 <etharp_find_entry+0x278>)
 8010bd2:	4613      	mov	r3, r2
 8010bd4:	005b      	lsls	r3, r3, #1
 8010bd6:	4413      	add	r3, r2
 8010bd8:	00db      	lsls	r3, r3, #3
 8010bda:	440b      	add	r3, r1
 8010bdc:	3312      	adds	r3, #18
 8010bde:	881b      	ldrh	r3, [r3, #0]
 8010be0:	8afa      	ldrh	r2, [r7, #22]
 8010be2:	429a      	cmp	r2, r3
 8010be4:	d827      	bhi.n	8010c36 <etharp_find_entry+0x156>
            old_pending = i;
 8010be6:	7f3b      	ldrb	r3, [r7, #28]
 8010be8:	77fb      	strb	r3, [r7, #31]
            age_pending = arp_table[i].ctime;
 8010bea:	7f3a      	ldrb	r2, [r7, #28]
 8010bec:	495a      	ldr	r1, [pc, #360]	; (8010d58 <etharp_find_entry+0x278>)
 8010bee:	4613      	mov	r3, r2
 8010bf0:	005b      	lsls	r3, r3, #1
 8010bf2:	4413      	add	r3, r2
 8010bf4:	00db      	lsls	r3, r3, #3
 8010bf6:	440b      	add	r3, r1
 8010bf8:	3312      	adds	r3, #18
 8010bfa:	881b      	ldrh	r3, [r3, #0]
 8010bfc:	82fb      	strh	r3, [r7, #22]
 8010bfe:	e01a      	b.n	8010c36 <etharp_find_entry+0x156>
          }
        }
      /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8010c00:	7cfb      	ldrb	r3, [r7, #19]
 8010c02:	2b01      	cmp	r3, #1
 8010c04:	d917      	bls.n	8010c36 <etharp_find_entry+0x156>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8010c06:	7f3a      	ldrb	r2, [r7, #28]
 8010c08:	4953      	ldr	r1, [pc, #332]	; (8010d58 <etharp_find_entry+0x278>)
 8010c0a:	4613      	mov	r3, r2
 8010c0c:	005b      	lsls	r3, r3, #1
 8010c0e:	4413      	add	r3, r2
 8010c10:	00db      	lsls	r3, r3, #3
 8010c12:	440b      	add	r3, r1
 8010c14:	3312      	adds	r3, #18
 8010c16:	881b      	ldrh	r3, [r3, #0]
 8010c18:	8aba      	ldrh	r2, [r7, #20]
 8010c1a:	429a      	cmp	r2, r3
 8010c1c:	d80b      	bhi.n	8010c36 <etharp_find_entry+0x156>
            old_stable = i;
 8010c1e:	7f3b      	ldrb	r3, [r7, #28]
 8010c20:	77bb      	strb	r3, [r7, #30]
            age_stable = arp_table[i].ctime;
 8010c22:	7f3a      	ldrb	r2, [r7, #28]
 8010c24:	494c      	ldr	r1, [pc, #304]	; (8010d58 <etharp_find_entry+0x278>)
 8010c26:	4613      	mov	r3, r2
 8010c28:	005b      	lsls	r3, r3, #1
 8010c2a:	4413      	add	r3, r2
 8010c2c:	00db      	lsls	r3, r3, #3
 8010c2e:	440b      	add	r3, r1
 8010c30:	3312      	adds	r3, #18
 8010c32:	881b      	ldrh	r3, [r3, #0]
 8010c34:	82bb      	strh	r3, [r7, #20]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010c36:	7f3b      	ldrb	r3, [r7, #28]
 8010c38:	3301      	adds	r3, #1
 8010c3a:	773b      	strb	r3, [r7, #28]
 8010c3c:	7f3b      	ldrb	r3, [r7, #28]
 8010c3e:	2b09      	cmp	r3, #9
 8010c40:	f67f af68 	bls.w	8010b14 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8010c44:	7afb      	ldrb	r3, [r7, #11]
 8010c46:	f003 0302 	and.w	r3, r3, #2
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d108      	bne.n	8010c60 <etharp_find_entry+0x180>
 8010c4e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010c52:	2b0a      	cmp	r3, #10
 8010c54:	d107      	bne.n	8010c66 <etharp_find_entry+0x186>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8010c56:	7afb      	ldrb	r3, [r7, #11]
 8010c58:	f003 0301 	and.w	r3, r3, #1
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d102      	bne.n	8010c66 <etharp_find_entry+0x186>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s8_t)ERR_MEM;
 8010c60:	f04f 33ff 	mov.w	r3, #4294967295
 8010c64:	e073      	b.n	8010d4e <etharp_find_entry+0x26e>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8010c66:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8010c6a:	2b09      	cmp	r3, #9
 8010c6c:	dc02      	bgt.n	8010c74 <etharp_find_entry+0x194>
    i = empty;
 8010c6e:	7f7b      	ldrb	r3, [r7, #29]
 8010c70:	773b      	strb	r3, [r7, #28]
 8010c72:	e036      	b.n	8010ce2 <etharp_find_entry+0x202>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %"U16_F"\n", (u16_t)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8010c74:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8010c78:	2b09      	cmp	r3, #9
 8010c7a:	dc13      	bgt.n	8010ca4 <etharp_find_entry+0x1c4>
      /* recycle oldest stable*/
      i = old_stable;
 8010c7c:	7fbb      	ldrb	r3, [r7, #30]
 8010c7e:	773b      	strb	r3, [r7, #28]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %"U16_F"\n", (u16_t)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8010c80:	7f3a      	ldrb	r2, [r7, #28]
 8010c82:	4935      	ldr	r1, [pc, #212]	; (8010d58 <etharp_find_entry+0x278>)
 8010c84:	4613      	mov	r3, r2
 8010c86:	005b      	lsls	r3, r3, #1
 8010c88:	4413      	add	r3, r2
 8010c8a:	00db      	lsls	r3, r3, #3
 8010c8c:	440b      	add	r3, r1
 8010c8e:	681b      	ldr	r3, [r3, #0]
 8010c90:	2b00      	cmp	r3, #0
 8010c92:	d018      	beq.n	8010cc6 <etharp_find_entry+0x1e6>
 8010c94:	4b31      	ldr	r3, [pc, #196]	; (8010d5c <etharp_find_entry+0x27c>)
 8010c96:	f240 126f 	movw	r2, #367	; 0x16f
 8010c9a:	4933      	ldr	r1, [pc, #204]	; (8010d68 <etharp_find_entry+0x288>)
 8010c9c:	4831      	ldr	r0, [pc, #196]	; (8010d64 <etharp_find_entry+0x284>)
 8010c9e:	f003 fcff 	bl	80146a0 <iprintf>
 8010ca2:	e010      	b.n	8010cc6 <etharp_find_entry+0x1e6>
    /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8010ca4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8010ca8:	2b09      	cmp	r3, #9
 8010caa:	dc02      	bgt.n	8010cb2 <etharp_find_entry+0x1d2>
      /* recycle oldest pending */
      i = old_pending;
 8010cac:	7ffb      	ldrb	r3, [r7, #31]
 8010cae:	773b      	strb	r3, [r7, #28]
 8010cb0:	e009      	b.n	8010cc6 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F" (without queue)\n", (u16_t)i));
    /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8010cb2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8010cb6:	2b09      	cmp	r3, #9
 8010cb8:	dc02      	bgt.n	8010cc0 <etharp_find_entry+0x1e0>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8010cba:	7efb      	ldrb	r3, [r7, #27]
 8010cbc:	773b      	strb	r3, [r7, #28]
 8010cbe:	e002      	b.n	8010cc6 <etharp_find_entry+0x1e6>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %"U16_F", freeing packet queue %p\n", (u16_t)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s8_t)ERR_MEM;
 8010cc0:	f04f 33ff 	mov.w	r3, #4294967295
 8010cc4:	e043      	b.n	8010d4e <etharp_find_entry+0x26e>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010cc6:	7f3b      	ldrb	r3, [r7, #28]
 8010cc8:	2b09      	cmp	r3, #9
 8010cca:	d906      	bls.n	8010cda <etharp_find_entry+0x1fa>
 8010ccc:	4b23      	ldr	r3, [pc, #140]	; (8010d5c <etharp_find_entry+0x27c>)
 8010cce:	f240 1281 	movw	r2, #385	; 0x181
 8010cd2:	4926      	ldr	r1, [pc, #152]	; (8010d6c <etharp_find_entry+0x28c>)
 8010cd4:	4823      	ldr	r0, [pc, #140]	; (8010d64 <etharp_find_entry+0x284>)
 8010cd6:	f003 fce3 	bl	80146a0 <iprintf>
    etharp_free_entry(i);
 8010cda:	7f3b      	ldrb	r3, [r7, #28]
 8010cdc:	4618      	mov	r0, r3
 8010cde:	f7ff fe25 	bl	801092c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8010ce2:	7f3b      	ldrb	r3, [r7, #28]
 8010ce4:	2b09      	cmp	r3, #9
 8010ce6:	d906      	bls.n	8010cf6 <etharp_find_entry+0x216>
 8010ce8:	4b1c      	ldr	r3, [pc, #112]	; (8010d5c <etharp_find_entry+0x27c>)
 8010cea:	f240 1285 	movw	r2, #389	; 0x185
 8010cee:	491f      	ldr	r1, [pc, #124]	; (8010d6c <etharp_find_entry+0x28c>)
 8010cf0:	481c      	ldr	r0, [pc, #112]	; (8010d64 <etharp_find_entry+0x284>)
 8010cf2:	f003 fcd5 	bl	80146a0 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8010cf6:	7f3a      	ldrb	r2, [r7, #28]
 8010cf8:	4917      	ldr	r1, [pc, #92]	; (8010d58 <etharp_find_entry+0x278>)
 8010cfa:	4613      	mov	r3, r2
 8010cfc:	005b      	lsls	r3, r3, #1
 8010cfe:	4413      	add	r3, r2
 8010d00:	00db      	lsls	r3, r3, #3
 8010d02:	440b      	add	r3, r1
 8010d04:	3314      	adds	r3, #20
 8010d06:	781b      	ldrb	r3, [r3, #0]
 8010d08:	2b00      	cmp	r3, #0
 8010d0a:	d006      	beq.n	8010d1a <etharp_find_entry+0x23a>
 8010d0c:	4b13      	ldr	r3, [pc, #76]	; (8010d5c <etharp_find_entry+0x27c>)
 8010d0e:	f240 1287 	movw	r2, #391	; 0x187
 8010d12:	4917      	ldr	r1, [pc, #92]	; (8010d70 <etharp_find_entry+0x290>)
 8010d14:	4813      	ldr	r0, [pc, #76]	; (8010d64 <etharp_find_entry+0x284>)
 8010d16:	f003 fcc3 	bl	80146a0 <iprintf>
    arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 8010d1a:	68fb      	ldr	r3, [r7, #12]
 8010d1c:	2b00      	cmp	r3, #0
 8010d1e:	d00a      	beq.n	8010d36 <etharp_find_entry+0x256>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 8010d20:	7f3a      	ldrb	r2, [r7, #28]
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	6819      	ldr	r1, [r3, #0]
 8010d26:	480c      	ldr	r0, [pc, #48]	; (8010d58 <etharp_find_entry+0x278>)
 8010d28:	4613      	mov	r3, r2
 8010d2a:	005b      	lsls	r3, r3, #1
 8010d2c:	4413      	add	r3, r2
 8010d2e:	00db      	lsls	r3, r3, #3
 8010d30:	4403      	add	r3, r0
 8010d32:	3304      	adds	r3, #4
 8010d34:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 8010d36:	7f3a      	ldrb	r2, [r7, #28]
 8010d38:	4907      	ldr	r1, [pc, #28]	; (8010d58 <etharp_find_entry+0x278>)
 8010d3a:	4613      	mov	r3, r2
 8010d3c:	005b      	lsls	r3, r3, #1
 8010d3e:	4413      	add	r3, r2
 8010d40:	00db      	lsls	r3, r3, #3
 8010d42:	440b      	add	r3, r1
 8010d44:	3312      	adds	r3, #18
 8010d46:	2200      	movs	r2, #0
 8010d48:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
#endif /* ETHARP_TABLE_MATCH_NETIF*/
  return (err_t)i;
 8010d4a:	f997 301c 	ldrsb.w	r3, [r7, #28]
}
 8010d4e:	4618      	mov	r0, r3
 8010d50:	3720      	adds	r7, #32
 8010d52:	46bd      	mov	sp, r7
 8010d54:	bd80      	pop	{r7, pc}
 8010d56:	bf00      	nop
 8010d58:	200004a8 	.word	0x200004a8
 8010d5c:	080171ac 	.word	0x080171ac
 8010d60:	080171e4 	.word	0x080171e4
 8010d64:	08017224 	.word	0x08017224
 8010d68:	0801724c 	.word	0x0801724c
 8010d6c:	08017264 	.word	0x08017264
 8010d70:	08017278 	.word	0x08017278

08010d74 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8010d74:	b580      	push	{r7, lr}
 8010d76:	b088      	sub	sp, #32
 8010d78:	af02      	add	r7, sp, #8
 8010d7a:	60f8      	str	r0, [r7, #12]
 8010d7c:	60b9      	str	r1, [r7, #8]
 8010d7e:	607a      	str	r2, [r7, #4]
 8010d80:	70fb      	strb	r3, [r7, #3]
  s8_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8010d82:	68fb      	ldr	r3, [r7, #12]
 8010d84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8010d88:	2b06      	cmp	r3, #6
 8010d8a:	d006      	beq.n	8010d9a <etharp_update_arp_entry+0x26>
 8010d8c:	4b48      	ldr	r3, [pc, #288]	; (8010eb0 <etharp_update_arp_entry+0x13c>)
 8010d8e:	f240 12ab 	movw	r2, #427	; 0x1ab
 8010d92:	4948      	ldr	r1, [pc, #288]	; (8010eb4 <etharp_update_arp_entry+0x140>)
 8010d94:	4848      	ldr	r0, [pc, #288]	; (8010eb8 <etharp_update_arp_entry+0x144>)
 8010d96:	f003 fc83 	bl	80146a0 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
    ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
    (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
    (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8010d9a:	68bb      	ldr	r3, [r7, #8]
 8010d9c:	2b00      	cmp	r3, #0
 8010d9e:	d012      	beq.n	8010dc6 <etharp_update_arp_entry+0x52>
 8010da0:	68bb      	ldr	r3, [r7, #8]
 8010da2:	681b      	ldr	r3, [r3, #0]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	d00e      	beq.n	8010dc6 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010da8:	68bb      	ldr	r3, [r7, #8]
 8010daa:	681b      	ldr	r3, [r3, #0]
 8010dac:	68f9      	ldr	r1, [r7, #12]
 8010dae:	4618      	mov	r0, r3
 8010db0:	f001 f8d2 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 8010db4:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8010db6:	2b00      	cmp	r3, #0
 8010db8:	d105      	bne.n	8010dc6 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8010dba:	68bb      	ldr	r3, [r7, #8]
 8010dbc:	681b      	ldr	r3, [r3, #0]
 8010dbe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8010dc2:	2be0      	cmp	r3, #224	; 0xe0
 8010dc4:	d102      	bne.n	8010dcc <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8010dc6:	f06f 030f 	mvn.w	r3, #15
 8010dca:	e06c      	b.n	8010ea6 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8010dcc:	78fb      	ldrb	r3, [r7, #3]
 8010dce:	68fa      	ldr	r2, [r7, #12]
 8010dd0:	4619      	mov	r1, r3
 8010dd2:	68b8      	ldr	r0, [r7, #8]
 8010dd4:	f7ff fe84 	bl	8010ae0 <etharp_find_entry>
 8010dd8:	4603      	mov	r3, r0
 8010dda:	75fb      	strb	r3, [r7, #23]
  /* bail out if no entry could be found */
  if (i < 0) {
 8010ddc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	da02      	bge.n	8010dea <etharp_update_arp_entry+0x76>
    return (err_t)i;
 8010de4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010de8:	e05d      	b.n	8010ea6 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 8010dea:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010dee:	4933      	ldr	r1, [pc, #204]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010df0:	4613      	mov	r3, r2
 8010df2:	005b      	lsls	r3, r3, #1
 8010df4:	4413      	add	r3, r2
 8010df6:	00db      	lsls	r3, r3, #3
 8010df8:	440b      	add	r3, r1
 8010dfa:	3314      	adds	r3, #20
 8010dfc:	2202      	movs	r2, #2
 8010dfe:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 8010e00:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e04:	492d      	ldr	r1, [pc, #180]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010e06:	4613      	mov	r3, r2
 8010e08:	005b      	lsls	r3, r3, #1
 8010e0a:	4413      	add	r3, r2
 8010e0c:	00db      	lsls	r3, r3, #3
 8010e0e:	440b      	add	r3, r1
 8010e10:	3308      	adds	r3, #8
 8010e12:	68fa      	ldr	r2, [r7, #12]
 8010e14:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", (s16_t)i));
  /* update address */
  ETHADDR32_COPY(&arp_table[i].ethaddr, ethaddr);
 8010e16:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e1a:	4613      	mov	r3, r2
 8010e1c:	005b      	lsls	r3, r3, #1
 8010e1e:	4413      	add	r3, r2
 8010e20:	00db      	lsls	r3, r3, #3
 8010e22:	3308      	adds	r3, #8
 8010e24:	4a25      	ldr	r2, [pc, #148]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010e26:	4413      	add	r3, r2
 8010e28:	3304      	adds	r3, #4
 8010e2a:	2206      	movs	r2, #6
 8010e2c:	6879      	ldr	r1, [r7, #4]
 8010e2e:	4618      	mov	r0, r3
 8010e30:	f002 ff2d 	bl	8013c8e <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 8010e34:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e38:	4920      	ldr	r1, [pc, #128]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010e3a:	4613      	mov	r3, r2
 8010e3c:	005b      	lsls	r3, r3, #1
 8010e3e:	4413      	add	r3, r2
 8010e40:	00db      	lsls	r3, r3, #3
 8010e42:	440b      	add	r3, r1
 8010e44:	3312      	adds	r3, #18
 8010e46:	2200      	movs	r2, #0
 8010e48:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8010e4a:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e4e:	491b      	ldr	r1, [pc, #108]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010e50:	4613      	mov	r3, r2
 8010e52:	005b      	lsls	r3, r3, #1
 8010e54:	4413      	add	r3, r2
 8010e56:	00db      	lsls	r3, r3, #3
 8010e58:	440b      	add	r3, r1
 8010e5a:	681b      	ldr	r3, [r3, #0]
 8010e5c:	2b00      	cmp	r3, #0
 8010e5e:	d021      	beq.n	8010ea4 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8010e60:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e64:	4915      	ldr	r1, [pc, #84]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010e66:	4613      	mov	r3, r2
 8010e68:	005b      	lsls	r3, r3, #1
 8010e6a:	4413      	add	r3, r2
 8010e6c:	00db      	lsls	r3, r3, #3
 8010e6e:	440b      	add	r3, r1
 8010e70:	681b      	ldr	r3, [r3, #0]
 8010e72:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8010e74:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8010e78:	4910      	ldr	r1, [pc, #64]	; (8010ebc <etharp_update_arp_entry+0x148>)
 8010e7a:	4613      	mov	r3, r2
 8010e7c:	005b      	lsls	r3, r3, #1
 8010e7e:	4413      	add	r3, r2
 8010e80:	00db      	lsls	r3, r3, #3
 8010e82:	440b      	add	r3, r1
 8010e84:	2200      	movs	r2, #0
 8010e86:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr*)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8010e88:	68fb      	ldr	r3, [r7, #12]
 8010e8a:	f103 0229 	add.w	r2, r3, #41	; 0x29
 8010e8e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010e92:	9300      	str	r3, [sp, #0]
 8010e94:	687b      	ldr	r3, [r7, #4]
 8010e96:	6939      	ldr	r1, [r7, #16]
 8010e98:	68f8      	ldr	r0, [r7, #12]
 8010e9a:	f001 fefd 	bl	8012c98 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8010e9e:	6938      	ldr	r0, [r7, #16]
 8010ea0:	f7ff f920 	bl	80100e4 <pbuf_free>
  }
  return ERR_OK;
 8010ea4:	2300      	movs	r3, #0
}
 8010ea6:	4618      	mov	r0, r3
 8010ea8:	3718      	adds	r7, #24
 8010eaa:	46bd      	mov	sp, r7
 8010eac:	bd80      	pop	{r7, pc}
 8010eae:	bf00      	nop
 8010eb0:	080171ac 	.word	0x080171ac
 8010eb4:	080172a4 	.word	0x080172a4
 8010eb8:	08017224 	.word	0x08017224
 8010ebc:	200004a8 	.word	0x200004a8

08010ec0 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8010ec0:	b580      	push	{r7, lr}
 8010ec2:	b084      	sub	sp, #16
 8010ec4:	af00      	add	r7, sp, #0
 8010ec6:	6078      	str	r0, [r7, #4]
  u8_t i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010ec8:	2300      	movs	r3, #0
 8010eca:	73fb      	strb	r3, [r7, #15]
 8010ecc:	e01f      	b.n	8010f0e <etharp_cleanup_netif+0x4e>
    u8_t state = arp_table[i].state;
 8010ece:	7bfa      	ldrb	r2, [r7, #15]
 8010ed0:	4912      	ldr	r1, [pc, #72]	; (8010f1c <etharp_cleanup_netif+0x5c>)
 8010ed2:	4613      	mov	r3, r2
 8010ed4:	005b      	lsls	r3, r3, #1
 8010ed6:	4413      	add	r3, r2
 8010ed8:	00db      	lsls	r3, r3, #3
 8010eda:	440b      	add	r3, r1
 8010edc:	3314      	adds	r3, #20
 8010ede:	781b      	ldrb	r3, [r3, #0]
 8010ee0:	73bb      	strb	r3, [r7, #14]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8010ee2:	7bbb      	ldrb	r3, [r7, #14]
 8010ee4:	2b00      	cmp	r3, #0
 8010ee6:	d00f      	beq.n	8010f08 <etharp_cleanup_netif+0x48>
 8010ee8:	7bfa      	ldrb	r2, [r7, #15]
 8010eea:	490c      	ldr	r1, [pc, #48]	; (8010f1c <etharp_cleanup_netif+0x5c>)
 8010eec:	4613      	mov	r3, r2
 8010eee:	005b      	lsls	r3, r3, #1
 8010ef0:	4413      	add	r3, r2
 8010ef2:	00db      	lsls	r3, r3, #3
 8010ef4:	440b      	add	r3, r1
 8010ef6:	3308      	adds	r3, #8
 8010ef8:	681b      	ldr	r3, [r3, #0]
 8010efa:	687a      	ldr	r2, [r7, #4]
 8010efc:	429a      	cmp	r2, r3
 8010efe:	d103      	bne.n	8010f08 <etharp_cleanup_netif+0x48>
      etharp_free_entry(i);
 8010f00:	7bfb      	ldrb	r3, [r7, #15]
 8010f02:	4618      	mov	r0, r3
 8010f04:	f7ff fd12 	bl	801092c <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8010f08:	7bfb      	ldrb	r3, [r7, #15]
 8010f0a:	3301      	adds	r3, #1
 8010f0c:	73fb      	strb	r3, [r7, #15]
 8010f0e:	7bfb      	ldrb	r3, [r7, #15]
 8010f10:	2b09      	cmp	r3, #9
 8010f12:	d9dc      	bls.n	8010ece <etharp_cleanup_netif+0xe>
    }
  }
}
 8010f14:	bf00      	nop
 8010f16:	3710      	adds	r7, #16
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	bd80      	pop	{r7, pc}
 8010f1c:	200004a8 	.word	0x200004a8

08010f20 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8010f20:	b5b0      	push	{r4, r5, r7, lr}
 8010f22:	b08a      	sub	sp, #40	; 0x28
 8010f24:	af04      	add	r7, sp, #16
 8010f26:	6078      	str	r0, [r7, #4]
 8010f28:	6039      	str	r1, [r7, #0]
  struct etharp_hdr *hdr;
  /* these are aligned properly, whereas the ARP header fields might not be */
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d107      	bne.n	8010f40 <etharp_input+0x20>
 8010f30:	4b3d      	ldr	r3, [pc, #244]	; (8011028 <etharp_input+0x108>)
 8010f32:	f44f 7222 	mov.w	r2, #648	; 0x288
 8010f36:	493d      	ldr	r1, [pc, #244]	; (801102c <etharp_input+0x10c>)
 8010f38:	483d      	ldr	r0, [pc, #244]	; (8011030 <etharp_input+0x110>)
 8010f3a:	f003 fbb1 	bl	80146a0 <iprintf>
 8010f3e:	e06f      	b.n	8011020 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8010f40:	687b      	ldr	r3, [r7, #4]
 8010f42:	685b      	ldr	r3, [r3, #4]
 8010f44:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8010f46:	693b      	ldr	r3, [r7, #16]
 8010f48:	881b      	ldrh	r3, [r3, #0]
 8010f4a:	b29b      	uxth	r3, r3
 8010f4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010f50:	d10c      	bne.n	8010f6c <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010f52:	693b      	ldr	r3, [r7, #16]
 8010f54:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(HWTYPE_ETHERNET)) ||
 8010f56:	2b06      	cmp	r3, #6
 8010f58:	d108      	bne.n	8010f6c <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010f5a:	693b      	ldr	r3, [r7, #16]
 8010f5c:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8010f5e:	2b04      	cmp	r3, #4
 8010f60:	d104      	bne.n	8010f6c <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8010f62:	693b      	ldr	r3, [r7, #16]
 8010f64:	885b      	ldrh	r3, [r3, #2]
 8010f66:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8010f68:	2b08      	cmp	r3, #8
 8010f6a:	d003      	beq.n	8010f74 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
      ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
      hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8010f6c:	6878      	ldr	r0, [r7, #4]
 8010f6e:	f7ff f8b9 	bl	80100e4 <pbuf_free>
    return;
 8010f72:	e055      	b.n	8011020 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR2_COPY(&sipaddr, &hdr->sipaddr);
 8010f74:	693b      	ldr	r3, [r7, #16]
 8010f76:	330e      	adds	r3, #14
 8010f78:	681b      	ldr	r3, [r3, #0]
 8010f7a:	60fb      	str	r3, [r7, #12]
  IPADDR2_COPY(&dipaddr, &hdr->dipaddr);
 8010f7c:	693b      	ldr	r3, [r7, #16]
 8010f7e:	3318      	adds	r3, #24
 8010f80:	681b      	ldr	r3, [r3, #0]
 8010f82:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8010f84:	683b      	ldr	r3, [r7, #0]
 8010f86:	3304      	adds	r3, #4
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	2b00      	cmp	r3, #0
 8010f8c:	d102      	bne.n	8010f94 <etharp_input+0x74>
    for_us = 0;
 8010f8e:	2300      	movs	r3, #0
 8010f90:	75fb      	strb	r3, [r7, #23]
 8010f92:	e009      	b.n	8010fa8 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8010f94:	68ba      	ldr	r2, [r7, #8]
 8010f96:	683b      	ldr	r3, [r7, #0]
 8010f98:	3304      	adds	r3, #4
 8010f9a:	681b      	ldr	r3, [r3, #0]
 8010f9c:	429a      	cmp	r2, r3
 8010f9e:	bf0c      	ite	eq
 8010fa0:	2301      	moveq	r3, #1
 8010fa2:	2300      	movne	r3, #0
 8010fa4:	b2db      	uxtb	r3, r3
 8010fa6:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8010fa8:	693b      	ldr	r3, [r7, #16]
 8010faa:	f103 0208 	add.w	r2, r3, #8
 8010fae:	7dfb      	ldrb	r3, [r7, #23]
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d001      	beq.n	8010fb8 <etharp_input+0x98>
 8010fb4:	2301      	movs	r3, #1
 8010fb6:	e000      	b.n	8010fba <etharp_input+0x9a>
 8010fb8:	2302      	movs	r3, #2
 8010fba:	f107 010c 	add.w	r1, r7, #12
 8010fbe:	6838      	ldr	r0, [r7, #0]
 8010fc0:	f7ff fed8 	bl	8010d74 <etharp_update_arp_entry>
                   for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8010fc4:	693b      	ldr	r3, [r7, #16]
 8010fc6:	88db      	ldrh	r3, [r3, #6]
 8010fc8:	b29b      	uxth	r3, r3
 8010fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8010fce:	d003      	beq.n	8010fd8 <etharp_input+0xb8>
 8010fd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8010fd4:	d01e      	beq.n	8011014 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
    break;
  default:
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
    ETHARP_STATS_INC(etharp.err);
    break;
 8010fd6:	e020      	b.n	801101a <etharp_input+0xfa>
    if (for_us) {
 8010fd8:	7dfb      	ldrb	r3, [r7, #23]
 8010fda:	2b00      	cmp	r3, #0
 8010fdc:	d01c      	beq.n	8011018 <etharp_input+0xf8>
                 (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8010fde:	683b      	ldr	r3, [r7, #0]
 8010fe0:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8010fe4:	693b      	ldr	r3, [r7, #16]
 8010fe6:	f103 0408 	add.w	r4, r3, #8
                 (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8010fea:	683b      	ldr	r3, [r7, #0]
 8010fec:	f103 0529 	add.w	r5, r3, #41	; 0x29
 8010ff0:	683b      	ldr	r3, [r7, #0]
 8010ff2:	3304      	adds	r3, #4
                 &hdr->shwaddr, &sipaddr,
 8010ff4:	693a      	ldr	r2, [r7, #16]
 8010ff6:	3208      	adds	r2, #8
      etharp_raw(netif,
 8010ff8:	2102      	movs	r1, #2
 8010ffa:	9103      	str	r1, [sp, #12]
 8010ffc:	f107 010c 	add.w	r1, r7, #12
 8011000:	9102      	str	r1, [sp, #8]
 8011002:	9201      	str	r2, [sp, #4]
 8011004:	9300      	str	r3, [sp, #0]
 8011006:	462b      	mov	r3, r5
 8011008:	4622      	mov	r2, r4
 801100a:	4601      	mov	r1, r0
 801100c:	6838      	ldr	r0, [r7, #0]
 801100e:	f000 fae3 	bl	80115d8 <etharp_raw>
    break;
 8011012:	e001      	b.n	8011018 <etharp_input+0xf8>
    break;
 8011014:	bf00      	nop
 8011016:	e000      	b.n	801101a <etharp_input+0xfa>
    break;
 8011018:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801101a:	6878      	ldr	r0, [r7, #4]
 801101c:	f7ff f862 	bl	80100e4 <pbuf_free>
}
 8011020:	3718      	adds	r7, #24
 8011022:	46bd      	mov	sp, r7
 8011024:	bdb0      	pop	{r4, r5, r7, pc}
 8011026:	bf00      	nop
 8011028:	080171ac 	.word	0x080171ac
 801102c:	080172fc 	.word	0x080172fc
 8011030:	08017224 	.word	0x08017224

08011034 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, u8_t arp_idx)
{
 8011034:	b580      	push	{r7, lr}
 8011036:	b086      	sub	sp, #24
 8011038:	af02      	add	r7, sp, #8
 801103a:	60f8      	str	r0, [r7, #12]
 801103c:	60b9      	str	r1, [r7, #8]
 801103e:	4613      	mov	r3, r2
 8011040:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8011042:	79fa      	ldrb	r2, [r7, #7]
 8011044:	4944      	ldr	r1, [pc, #272]	; (8011158 <etharp_output_to_arp_index+0x124>)
 8011046:	4613      	mov	r3, r2
 8011048:	005b      	lsls	r3, r3, #1
 801104a:	4413      	add	r3, r2
 801104c:	00db      	lsls	r3, r3, #3
 801104e:	440b      	add	r3, r1
 8011050:	3314      	adds	r3, #20
 8011052:	781b      	ldrb	r3, [r3, #0]
 8011054:	2b01      	cmp	r3, #1
 8011056:	d806      	bhi.n	8011066 <etharp_output_to_arp_index+0x32>
 8011058:	4b40      	ldr	r3, [pc, #256]	; (801115c <etharp_output_to_arp_index+0x128>)
 801105a:	f240 22ed 	movw	r2, #749	; 0x2ed
 801105e:	4940      	ldr	r1, [pc, #256]	; (8011160 <etharp_output_to_arp_index+0x12c>)
 8011060:	4840      	ldr	r0, [pc, #256]	; (8011164 <etharp_output_to_arp_index+0x130>)
 8011062:	f003 fb1d 	bl	80146a0 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8011066:	79fa      	ldrb	r2, [r7, #7]
 8011068:	493b      	ldr	r1, [pc, #236]	; (8011158 <etharp_output_to_arp_index+0x124>)
 801106a:	4613      	mov	r3, r2
 801106c:	005b      	lsls	r3, r3, #1
 801106e:	4413      	add	r3, r2
 8011070:	00db      	lsls	r3, r3, #3
 8011072:	440b      	add	r3, r1
 8011074:	3314      	adds	r3, #20
 8011076:	781b      	ldrb	r3, [r3, #0]
 8011078:	2b02      	cmp	r3, #2
 801107a:	d153      	bne.n	8011124 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801107c:	79fa      	ldrb	r2, [r7, #7]
 801107e:	4936      	ldr	r1, [pc, #216]	; (8011158 <etharp_output_to_arp_index+0x124>)
 8011080:	4613      	mov	r3, r2
 8011082:	005b      	lsls	r3, r3, #1
 8011084:	4413      	add	r3, r2
 8011086:	00db      	lsls	r3, r3, #3
 8011088:	440b      	add	r3, r1
 801108a:	3312      	adds	r3, #18
 801108c:	881b      	ldrh	r3, [r3, #0]
 801108e:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 8011092:	d919      	bls.n	80110c8 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8011094:	79fa      	ldrb	r2, [r7, #7]
 8011096:	4613      	mov	r3, r2
 8011098:	005b      	lsls	r3, r3, #1
 801109a:	4413      	add	r3, r2
 801109c:	00db      	lsls	r3, r3, #3
 801109e:	4a2e      	ldr	r2, [pc, #184]	; (8011158 <etharp_output_to_arp_index+0x124>)
 80110a0:	4413      	add	r3, r2
 80110a2:	3304      	adds	r3, #4
 80110a4:	4619      	mov	r1, r3
 80110a6:	68f8      	ldr	r0, [r7, #12]
 80110a8:	f000 fb44 	bl	8011734 <etharp_request>
 80110ac:	4603      	mov	r3, r0
 80110ae:	2b00      	cmp	r3, #0
 80110b0:	d138      	bne.n	8011124 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 80110b2:	79fa      	ldrb	r2, [r7, #7]
 80110b4:	4928      	ldr	r1, [pc, #160]	; (8011158 <etharp_output_to_arp_index+0x124>)
 80110b6:	4613      	mov	r3, r2
 80110b8:	005b      	lsls	r3, r3, #1
 80110ba:	4413      	add	r3, r2
 80110bc:	00db      	lsls	r3, r3, #3
 80110be:	440b      	add	r3, r1
 80110c0:	3314      	adds	r3, #20
 80110c2:	2203      	movs	r2, #3
 80110c4:	701a      	strb	r2, [r3, #0]
 80110c6:	e02d      	b.n	8011124 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 80110c8:	79fa      	ldrb	r2, [r7, #7]
 80110ca:	4923      	ldr	r1, [pc, #140]	; (8011158 <etharp_output_to_arp_index+0x124>)
 80110cc:	4613      	mov	r3, r2
 80110ce:	005b      	lsls	r3, r3, #1
 80110d0:	4413      	add	r3, r2
 80110d2:	00db      	lsls	r3, r3, #3
 80110d4:	440b      	add	r3, r1
 80110d6:	3312      	adds	r3, #18
 80110d8:	881b      	ldrh	r3, [r3, #0]
 80110da:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 80110de:	d321      	bcc.n	8011124 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 80110e0:	79fa      	ldrb	r2, [r7, #7]
 80110e2:	4613      	mov	r3, r2
 80110e4:	005b      	lsls	r3, r3, #1
 80110e6:	4413      	add	r3, r2
 80110e8:	00db      	lsls	r3, r3, #3
 80110ea:	4a1b      	ldr	r2, [pc, #108]	; (8011158 <etharp_output_to_arp_index+0x124>)
 80110ec:	4413      	add	r3, r2
 80110ee:	1d19      	adds	r1, r3, #4
 80110f0:	79fa      	ldrb	r2, [r7, #7]
 80110f2:	4613      	mov	r3, r2
 80110f4:	005b      	lsls	r3, r3, #1
 80110f6:	4413      	add	r3, r2
 80110f8:	00db      	lsls	r3, r3, #3
 80110fa:	3308      	adds	r3, #8
 80110fc:	4a16      	ldr	r2, [pc, #88]	; (8011158 <etharp_output_to_arp_index+0x124>)
 80110fe:	4413      	add	r3, r2
 8011100:	3304      	adds	r3, #4
 8011102:	461a      	mov	r2, r3
 8011104:	68f8      	ldr	r0, [r7, #12]
 8011106:	f000 faf3 	bl	80116f0 <etharp_request_dst>
 801110a:	4603      	mov	r3, r0
 801110c:	2b00      	cmp	r3, #0
 801110e:	d109      	bne.n	8011124 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8011110:	79fa      	ldrb	r2, [r7, #7]
 8011112:	4911      	ldr	r1, [pc, #68]	; (8011158 <etharp_output_to_arp_index+0x124>)
 8011114:	4613      	mov	r3, r2
 8011116:	005b      	lsls	r3, r3, #1
 8011118:	4413      	add	r3, r2
 801111a:	00db      	lsls	r3, r3, #3
 801111c:	440b      	add	r3, r1
 801111e:	3314      	adds	r3, #20
 8011120:	2203      	movs	r2, #3
 8011122:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8011124:	68fb      	ldr	r3, [r7, #12]
 8011126:	f103 0129 	add.w	r1, r3, #41	; 0x29
 801112a:	79fa      	ldrb	r2, [r7, #7]
 801112c:	4613      	mov	r3, r2
 801112e:	005b      	lsls	r3, r3, #1
 8011130:	4413      	add	r3, r2
 8011132:	00db      	lsls	r3, r3, #3
 8011134:	3308      	adds	r3, #8
 8011136:	4a08      	ldr	r2, [pc, #32]	; (8011158 <etharp_output_to_arp_index+0x124>)
 8011138:	4413      	add	r3, r2
 801113a:	1d1a      	adds	r2, r3, #4
 801113c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8011140:	9300      	str	r3, [sp, #0]
 8011142:	4613      	mov	r3, r2
 8011144:	460a      	mov	r2, r1
 8011146:	68b9      	ldr	r1, [r7, #8]
 8011148:	68f8      	ldr	r0, [r7, #12]
 801114a:	f001 fda5 	bl	8012c98 <ethernet_output>
 801114e:	4603      	mov	r3, r0
}
 8011150:	4618      	mov	r0, r3
 8011152:	3710      	adds	r7, #16
 8011154:	46bd      	mov	sp, r7
 8011156:	bd80      	pop	{r7, pc}
 8011158:	200004a8 	.word	0x200004a8
 801115c:	080171ac 	.word	0x080171ac
 8011160:	0801731c 	.word	0x0801731c
 8011164:	08017224 	.word	0x08017224

08011168 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b08a      	sub	sp, #40	; 0x28
 801116c:	af02      	add	r7, sp, #8
 801116e:	60f8      	str	r0, [r7, #12]
 8011170:	60b9      	str	r1, [r7, #8]
 8011172:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8011178:	68fb      	ldr	r3, [r7, #12]
 801117a:	2b00      	cmp	r3, #0
 801117c:	d106      	bne.n	801118c <etharp_output+0x24>
 801117e:	4b69      	ldr	r3, [pc, #420]	; (8011324 <etharp_output+0x1bc>)
 8011180:	f240 321b 	movw	r2, #795	; 0x31b
 8011184:	4968      	ldr	r1, [pc, #416]	; (8011328 <etharp_output+0x1c0>)
 8011186:	4869      	ldr	r0, [pc, #420]	; (801132c <etharp_output+0x1c4>)
 8011188:	f003 fa8a 	bl	80146a0 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801118c:	68bb      	ldr	r3, [r7, #8]
 801118e:	2b00      	cmp	r3, #0
 8011190:	d106      	bne.n	80111a0 <etharp_output+0x38>
 8011192:	4b64      	ldr	r3, [pc, #400]	; (8011324 <etharp_output+0x1bc>)
 8011194:	f44f 7247 	mov.w	r2, #796	; 0x31c
 8011198:	4965      	ldr	r1, [pc, #404]	; (8011330 <etharp_output+0x1c8>)
 801119a:	4864      	ldr	r0, [pc, #400]	; (801132c <etharp_output+0x1c4>)
 801119c:	f003 fa80 	bl	80146a0 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d106      	bne.n	80111b4 <etharp_output+0x4c>
 80111a6:	4b5f      	ldr	r3, [pc, #380]	; (8011324 <etharp_output+0x1bc>)
 80111a8:	f240 321d 	movw	r2, #797	; 0x31d
 80111ac:	4961      	ldr	r1, [pc, #388]	; (8011334 <etharp_output+0x1cc>)
 80111ae:	485f      	ldr	r0, [pc, #380]	; (801132c <etharp_output+0x1c4>)
 80111b0:	f003 fa76 	bl	80146a0 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 80111b4:	687b      	ldr	r3, [r7, #4]
 80111b6:	681b      	ldr	r3, [r3, #0]
 80111b8:	68f9      	ldr	r1, [r7, #12]
 80111ba:	4618      	mov	r0, r3
 80111bc:	f000 fecc 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 80111c0:	4603      	mov	r3, r0
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d002      	beq.n	80111cc <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 80111c6:	4b5c      	ldr	r3, [pc, #368]	; (8011338 <etharp_output+0x1d0>)
 80111c8:	61fb      	str	r3, [r7, #28]
 80111ca:	e09b      	b.n	8011304 <etharp_output+0x19c>
  /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 80111cc:	687b      	ldr	r3, [r7, #4]
 80111ce:	681b      	ldr	r3, [r3, #0]
 80111d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80111d4:	2be0      	cmp	r3, #224	; 0xe0
 80111d6:	d118      	bne.n	801120a <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 80111d8:	2301      	movs	r3, #1
 80111da:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 80111dc:	2300      	movs	r3, #0
 80111de:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 80111e0:	235e      	movs	r3, #94	; 0x5e
 80111e2:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 80111e4:	687b      	ldr	r3, [r7, #4]
 80111e6:	3301      	adds	r3, #1
 80111e8:	781b      	ldrb	r3, [r3, #0]
 80111ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80111ee:	b2db      	uxtb	r3, r3
 80111f0:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 80111f2:	687b      	ldr	r3, [r7, #4]
 80111f4:	3302      	adds	r3, #2
 80111f6:	781b      	ldrb	r3, [r3, #0]
 80111f8:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 80111fa:	687b      	ldr	r3, [r7, #4]
 80111fc:	3303      	adds	r3, #3
 80111fe:	781b      	ldrb	r3, [r3, #0]
 8011200:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8011202:	f107 0310 	add.w	r3, r7, #16
 8011206:	61fb      	str	r3, [r7, #28]
 8011208:	e07c      	b.n	8011304 <etharp_output+0x19c>
  /* unicast destination IP address? */
  } else {
    s8_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801120a:	687b      	ldr	r3, [r7, #4]
 801120c:	681a      	ldr	r2, [r3, #0]
 801120e:	68fb      	ldr	r3, [r7, #12]
 8011210:	3304      	adds	r3, #4
 8011212:	681b      	ldr	r3, [r3, #0]
 8011214:	405a      	eors	r2, r3
 8011216:	68fb      	ldr	r3, [r7, #12]
 8011218:	3308      	adds	r3, #8
 801121a:	681b      	ldr	r3, [r3, #0]
 801121c:	4013      	ands	r3, r2
 801121e:	2b00      	cmp	r3, #0
 8011220:	d012      	beq.n	8011248 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8011222:	687b      	ldr	r3, [r7, #4]
 8011224:	681b      	ldr	r3, [r3, #0]
 8011226:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8011228:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801122c:	4293      	cmp	r3, r2
 801122e:	d00b      	beq.n	8011248 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8011230:	68fb      	ldr	r3, [r7, #12]
 8011232:	330c      	adds	r3, #12
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d003      	beq.n	8011242 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801123a:	68fb      	ldr	r3, [r7, #12]
 801123c:	330c      	adds	r3, #12
 801123e:	61bb      	str	r3, [r7, #24]
 8011240:	e002      	b.n	8011248 <etharp_output+0xe0>
          /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8011242:	f06f 0303 	mvn.w	r3, #3
 8011246:	e069      	b.n	801131c <etharp_output+0x1b4>
    if (netif->addr_hint != NULL) {
      /* per-pcb cached entry was given */
      u8_t etharp_cached_entry = *(netif->addr_hint);
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8011248:	4b3c      	ldr	r3, [pc, #240]	; (801133c <etharp_output+0x1d4>)
 801124a:	781b      	ldrb	r3, [r3, #0]
 801124c:	4619      	mov	r1, r3
 801124e:	4a3c      	ldr	r2, [pc, #240]	; (8011340 <etharp_output+0x1d8>)
 8011250:	460b      	mov	r3, r1
 8011252:	005b      	lsls	r3, r3, #1
 8011254:	440b      	add	r3, r1
 8011256:	00db      	lsls	r3, r3, #3
 8011258:	4413      	add	r3, r2
 801125a:	3314      	adds	r3, #20
 801125c:	781b      	ldrb	r3, [r3, #0]
 801125e:	2b01      	cmp	r3, #1
 8011260:	d917      	bls.n	8011292 <etharp_output+0x12a>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8011262:	69bb      	ldr	r3, [r7, #24]
 8011264:	681a      	ldr	r2, [r3, #0]
 8011266:	4b35      	ldr	r3, [pc, #212]	; (801133c <etharp_output+0x1d4>)
 8011268:	781b      	ldrb	r3, [r3, #0]
 801126a:	4618      	mov	r0, r3
 801126c:	4934      	ldr	r1, [pc, #208]	; (8011340 <etharp_output+0x1d8>)
 801126e:	4603      	mov	r3, r0
 8011270:	005b      	lsls	r3, r3, #1
 8011272:	4403      	add	r3, r0
 8011274:	00db      	lsls	r3, r3, #3
 8011276:	440b      	add	r3, r1
 8011278:	3304      	adds	r3, #4
 801127a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801127c:	429a      	cmp	r2, r3
 801127e:	d108      	bne.n	8011292 <etharp_output+0x12a>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8011280:	4b2e      	ldr	r3, [pc, #184]	; (801133c <etharp_output+0x1d4>)
 8011282:	781b      	ldrb	r3, [r3, #0]
 8011284:	461a      	mov	r2, r3
 8011286:	68b9      	ldr	r1, [r7, #8]
 8011288:	68f8      	ldr	r0, [r7, #12]
 801128a:	f7ff fed3 	bl	8011034 <etharp_output_to_arp_index>
 801128e:	4603      	mov	r3, r0
 8011290:	e044      	b.n	801131c <etharp_output+0x1b4>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8011292:	2300      	movs	r3, #0
 8011294:	75fb      	strb	r3, [r7, #23]
 8011296:	e02a      	b.n	80112ee <etharp_output+0x186>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8011298:	f997 2017 	ldrsb.w	r2, [r7, #23]
 801129c:	4928      	ldr	r1, [pc, #160]	; (8011340 <etharp_output+0x1d8>)
 801129e:	4613      	mov	r3, r2
 80112a0:	005b      	lsls	r3, r3, #1
 80112a2:	4413      	add	r3, r2
 80112a4:	00db      	lsls	r3, r3, #3
 80112a6:	440b      	add	r3, r1
 80112a8:	3314      	adds	r3, #20
 80112aa:	781b      	ldrb	r3, [r3, #0]
 80112ac:	2b01      	cmp	r3, #1
 80112ae:	d918      	bls.n	80112e2 <etharp_output+0x17a>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 80112b0:	69bb      	ldr	r3, [r7, #24]
 80112b2:	6819      	ldr	r1, [r3, #0]
 80112b4:	f997 2017 	ldrsb.w	r2, [r7, #23]
 80112b8:	4821      	ldr	r0, [pc, #132]	; (8011340 <etharp_output+0x1d8>)
 80112ba:	4613      	mov	r3, r2
 80112bc:	005b      	lsls	r3, r3, #1
 80112be:	4413      	add	r3, r2
 80112c0:	00db      	lsls	r3, r3, #3
 80112c2:	4403      	add	r3, r0
 80112c4:	3304      	adds	r3, #4
 80112c6:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 80112c8:	4299      	cmp	r1, r3
 80112ca:	d10a      	bne.n	80112e2 <etharp_output+0x17a>
        /* found an existing, stable entry */
        ETHARP_SET_HINT(netif, i);
 80112cc:	7dfa      	ldrb	r2, [r7, #23]
 80112ce:	4b1b      	ldr	r3, [pc, #108]	; (801133c <etharp_output+0x1d4>)
 80112d0:	701a      	strb	r2, [r3, #0]
        return etharp_output_to_arp_index(netif, q, i);
 80112d2:	7dfb      	ldrb	r3, [r7, #23]
 80112d4:	461a      	mov	r2, r3
 80112d6:	68b9      	ldr	r1, [r7, #8]
 80112d8:	68f8      	ldr	r0, [r7, #12]
 80112da:	f7ff feab 	bl	8011034 <etharp_output_to_arp_index>
 80112de:	4603      	mov	r3, r0
 80112e0:	e01c      	b.n	801131c <etharp_output+0x1b4>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 80112e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112e6:	b2db      	uxtb	r3, r3
 80112e8:	3301      	adds	r3, #1
 80112ea:	b2db      	uxtb	r3, r3
 80112ec:	75fb      	strb	r3, [r7, #23]
 80112ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112f2:	2b09      	cmp	r3, #9
 80112f4:	ddd0      	ble.n	8011298 <etharp_output+0x130>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 80112f6:	68ba      	ldr	r2, [r7, #8]
 80112f8:	69b9      	ldr	r1, [r7, #24]
 80112fa:	68f8      	ldr	r0, [r7, #12]
 80112fc:	f000 f822 	bl	8011344 <etharp_query>
 8011300:	4603      	mov	r3, r0
 8011302:	e00b      	b.n	801131c <etharp_output+0x1b4>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr*)(netif->hwaddr), dest, ETHTYPE_IP);
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f103 0229 	add.w	r2, r3, #41	; 0x29
 801130a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801130e:	9300      	str	r3, [sp, #0]
 8011310:	69fb      	ldr	r3, [r7, #28]
 8011312:	68b9      	ldr	r1, [r7, #8]
 8011314:	68f8      	ldr	r0, [r7, #12]
 8011316:	f001 fcbf 	bl	8012c98 <ethernet_output>
 801131a:	4603      	mov	r3, r0
}
 801131c:	4618      	mov	r0, r3
 801131e:	3720      	adds	r7, #32
 8011320:	46bd      	mov	sp, r7
 8011322:	bd80      	pop	{r7, pc}
 8011324:	080171ac 	.word	0x080171ac
 8011328:	080172fc 	.word	0x080172fc
 801132c:	08017224 	.word	0x08017224
 8011330:	0801734c 	.word	0x0801734c
 8011334:	080172ec 	.word	0x080172ec
 8011338:	08017a54 	.word	0x08017a54
 801133c:	20000598 	.word	0x20000598
 8011340:	200004a8 	.word	0x200004a8

08011344 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8011344:	b580      	push	{r7, lr}
 8011346:	b08c      	sub	sp, #48	; 0x30
 8011348:	af02      	add	r7, sp, #8
 801134a:	60f8      	str	r0, [r7, #12]
 801134c:	60b9      	str	r1, [r7, #8]
 801134e:	607a      	str	r2, [r7, #4]
  struct eth_addr * srcaddr = (struct eth_addr *)netif->hwaddr;
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	3329      	adds	r3, #41	; 0x29
 8011354:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8011356:	23ff      	movs	r3, #255	; 0xff
 8011358:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801135c:	2300      	movs	r3, #0
 801135e:	623b      	str	r3, [r7, #32]
  s8_t i; /* ARP entry index */

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8011360:	68bb      	ldr	r3, [r7, #8]
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	68f9      	ldr	r1, [r7, #12]
 8011366:	4618      	mov	r0, r3
 8011368:	f000 fdf6 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 801136c:	4603      	mov	r3, r0
 801136e:	2b00      	cmp	r3, #0
 8011370:	d10c      	bne.n	801138c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8011372:	68bb      	ldr	r3, [r7, #8]
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801137a:	2be0      	cmp	r3, #224	; 0xe0
 801137c:	d006      	beq.n	801138c <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801137e:	68bb      	ldr	r3, [r7, #8]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d003      	beq.n	801138c <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8011384:	68bb      	ldr	r3, [r7, #8]
 8011386:	681b      	ldr	r3, [r3, #0]
 8011388:	2b00      	cmp	r3, #0
 801138a:	d102      	bne.n	8011392 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801138c:	f06f 030f 	mvn.w	r3, #15
 8011390:	e10f      	b.n	80115b2 <etharp_query+0x26e>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8011392:	68fa      	ldr	r2, [r7, #12]
 8011394:	2101      	movs	r1, #1
 8011396:	68b8      	ldr	r0, [r7, #8]
 8011398:	f7ff fba2 	bl	8010ae0 <etharp_find_entry>
 801139c:	4603      	mov	r3, r0
 801139e:	74fb      	strb	r3, [r7, #19]

  /* could not find or create entry? */
  if (i < 0) {
 80113a0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80113a4:	2b00      	cmp	r3, #0
 80113a6:	da02      	bge.n	80113ae <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i;
 80113a8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80113ac:	e101      	b.n	80115b2 <etharp_query+0x26e>
  }

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 80113ae:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113b2:	4982      	ldr	r1, [pc, #520]	; (80115bc <etharp_query+0x278>)
 80113b4:	4613      	mov	r3, r2
 80113b6:	005b      	lsls	r3, r3, #1
 80113b8:	4413      	add	r3, r2
 80113ba:	00db      	lsls	r3, r3, #3
 80113bc:	440b      	add	r3, r1
 80113be:	3314      	adds	r3, #20
 80113c0:	781b      	ldrb	r3, [r3, #0]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d117      	bne.n	80113f6 <etharp_query+0xb2>
    is_new_entry = 1;
 80113c6:	2301      	movs	r3, #1
 80113c8:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 80113ca:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113ce:	497b      	ldr	r1, [pc, #492]	; (80115bc <etharp_query+0x278>)
 80113d0:	4613      	mov	r3, r2
 80113d2:	005b      	lsls	r3, r3, #1
 80113d4:	4413      	add	r3, r2
 80113d6:	00db      	lsls	r3, r3, #3
 80113d8:	440b      	add	r3, r1
 80113da:	3314      	adds	r3, #20
 80113dc:	2201      	movs	r2, #1
 80113de:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 80113e0:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113e4:	4975      	ldr	r1, [pc, #468]	; (80115bc <etharp_query+0x278>)
 80113e6:	4613      	mov	r3, r2
 80113e8:	005b      	lsls	r3, r3, #1
 80113ea:	4413      	add	r3, r2
 80113ec:	00db      	lsls	r3, r3, #3
 80113ee:	440b      	add	r3, r1
 80113f0:	3308      	adds	r3, #8
 80113f2:	68fa      	ldr	r2, [r7, #12]
 80113f4:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 80113f6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80113fa:	4970      	ldr	r1, [pc, #448]	; (80115bc <etharp_query+0x278>)
 80113fc:	4613      	mov	r3, r2
 80113fe:	005b      	lsls	r3, r3, #1
 8011400:	4413      	add	r3, r2
 8011402:	00db      	lsls	r3, r3, #3
 8011404:	440b      	add	r3, r1
 8011406:	3314      	adds	r3, #20
 8011408:	781b      	ldrb	r3, [r3, #0]
 801140a:	2b01      	cmp	r3, #1
 801140c:	d012      	beq.n	8011434 <etharp_query+0xf0>
 801140e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011412:	496a      	ldr	r1, [pc, #424]	; (80115bc <etharp_query+0x278>)
 8011414:	4613      	mov	r3, r2
 8011416:	005b      	lsls	r3, r3, #1
 8011418:	4413      	add	r3, r2
 801141a:	00db      	lsls	r3, r3, #3
 801141c:	440b      	add	r3, r1
 801141e:	3314      	adds	r3, #20
 8011420:	781b      	ldrb	r3, [r3, #0]
 8011422:	2b01      	cmp	r3, #1
 8011424:	d806      	bhi.n	8011434 <etharp_query+0xf0>
 8011426:	4b66      	ldr	r3, [pc, #408]	; (80115c0 <etharp_query+0x27c>)
 8011428:	f240 32c9 	movw	r2, #969	; 0x3c9
 801142c:	4965      	ldr	r1, [pc, #404]	; (80115c4 <etharp_query+0x280>)
 801142e:	4866      	ldr	r0, [pc, #408]	; (80115c8 <etharp_query+0x284>)
 8011430:	f003 f936 	bl	80146a0 <iprintf>
  ((arp_table[i].state == ETHARP_STATE_PENDING) ||
   (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 8011434:	6a3b      	ldr	r3, [r7, #32]
 8011436:	2b00      	cmp	r3, #0
 8011438:	d102      	bne.n	8011440 <etharp_query+0xfc>
 801143a:	687b      	ldr	r3, [r7, #4]
 801143c:	2b00      	cmp	r3, #0
 801143e:	d10c      	bne.n	801145a <etharp_query+0x116>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 8011440:	68b9      	ldr	r1, [r7, #8]
 8011442:	68f8      	ldr	r0, [r7, #12]
 8011444:	f000 f976 	bl	8011734 <etharp_request>
 8011448:	4603      	mov	r3, r0
 801144a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801144e:	687b      	ldr	r3, [r7, #4]
 8011450:	2b00      	cmp	r3, #0
 8011452:	d102      	bne.n	801145a <etharp_query+0x116>
      return result;
 8011454:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011458:	e0ab      	b.n	80115b2 <etharp_query+0x26e>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	2b00      	cmp	r3, #0
 801145e:	d106      	bne.n	801146e <etharp_query+0x12a>
 8011460:	4b57      	ldr	r3, [pc, #348]	; (80115c0 <etharp_query+0x27c>)
 8011462:	f240 32db 	movw	r2, #987	; 0x3db
 8011466:	4959      	ldr	r1, [pc, #356]	; (80115cc <etharp_query+0x288>)
 8011468:	4857      	ldr	r0, [pc, #348]	; (80115c8 <etharp_query+0x284>)
 801146a:	f003 f919 	bl	80146a0 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801146e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011472:	4952      	ldr	r1, [pc, #328]	; (80115bc <etharp_query+0x278>)
 8011474:	4613      	mov	r3, r2
 8011476:	005b      	lsls	r3, r3, #1
 8011478:	4413      	add	r3, r2
 801147a:	00db      	lsls	r3, r3, #3
 801147c:	440b      	add	r3, r1
 801147e:	3314      	adds	r3, #20
 8011480:	781b      	ldrb	r3, [r3, #0]
 8011482:	2b01      	cmp	r3, #1
 8011484:	d919      	bls.n	80114ba <etharp_query+0x176>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_HINT(netif, i);
 8011486:	7cfa      	ldrb	r2, [r7, #19]
 8011488:	4b51      	ldr	r3, [pc, #324]	; (80115d0 <etharp_query+0x28c>)
 801148a:	701a      	strb	r2, [r3, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801148c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011490:	4613      	mov	r3, r2
 8011492:	005b      	lsls	r3, r3, #1
 8011494:	4413      	add	r3, r2
 8011496:	00db      	lsls	r3, r3, #3
 8011498:	3308      	adds	r3, #8
 801149a:	4a48      	ldr	r2, [pc, #288]	; (80115bc <etharp_query+0x278>)
 801149c:	4413      	add	r3, r2
 801149e:	1d1a      	adds	r2, r3, #4
 80114a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80114a4:	9300      	str	r3, [sp, #0]
 80114a6:	4613      	mov	r3, r2
 80114a8:	697a      	ldr	r2, [r7, #20]
 80114aa:	6879      	ldr	r1, [r7, #4]
 80114ac:	68f8      	ldr	r0, [r7, #12]
 80114ae:	f001 fbf3 	bl	8012c98 <ethernet_output>
 80114b2:	4603      	mov	r3, r0
 80114b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80114b8:	e079      	b.n	80115ae <etharp_query+0x26a>
  /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80114ba:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80114be:	493f      	ldr	r1, [pc, #252]	; (80115bc <etharp_query+0x278>)
 80114c0:	4613      	mov	r3, r2
 80114c2:	005b      	lsls	r3, r3, #1
 80114c4:	4413      	add	r3, r2
 80114c6:	00db      	lsls	r3, r3, #3
 80114c8:	440b      	add	r3, r1
 80114ca:	3314      	adds	r3, #20
 80114cc:	781b      	ldrb	r3, [r3, #0]
 80114ce:	2b01      	cmp	r3, #1
 80114d0:	d16d      	bne.n	80115ae <etharp_query+0x26a>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80114d2:	2300      	movs	r3, #0
 80114d4:	61bb      	str	r3, [r7, #24]
    /* IF q includes a PBUF_REF, PBUF_POOL or PBUF_RAM, we have no choice but
     * to copy the whole queue into a new PBUF_RAM (see bug #11400)
     * PBUF_ROMs can be left as they are, since ROM must not get changed. */
    p = q;
 80114d6:	687b      	ldr	r3, [r7, #4]
 80114d8:	61fb      	str	r3, [r7, #28]
    while (p) {
 80114da:	e01a      	b.n	8011512 <etharp_query+0x1ce>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80114dc:	69fb      	ldr	r3, [r7, #28]
 80114de:	895a      	ldrh	r2, [r3, #10]
 80114e0:	69fb      	ldr	r3, [r7, #28]
 80114e2:	891b      	ldrh	r3, [r3, #8]
 80114e4:	429a      	cmp	r2, r3
 80114e6:	d10a      	bne.n	80114fe <etharp_query+0x1ba>
 80114e8:	69fb      	ldr	r3, [r7, #28]
 80114ea:	681b      	ldr	r3, [r3, #0]
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d006      	beq.n	80114fe <etharp_query+0x1ba>
 80114f0:	4b33      	ldr	r3, [pc, #204]	; (80115c0 <etharp_query+0x27c>)
 80114f2:	f44f 727b 	mov.w	r2, #1004	; 0x3ec
 80114f6:	4937      	ldr	r1, [pc, #220]	; (80115d4 <etharp_query+0x290>)
 80114f8:	4833      	ldr	r0, [pc, #204]	; (80115c8 <etharp_query+0x284>)
 80114fa:	f003 f8d1 	bl	80146a0 <iprintf>
      if (p->type != PBUF_ROM) {
 80114fe:	69fb      	ldr	r3, [r7, #28]
 8011500:	7b1b      	ldrb	r3, [r3, #12]
 8011502:	2b01      	cmp	r3, #1
 8011504:	d002      	beq.n	801150c <etharp_query+0x1c8>
        copy_needed = 1;
 8011506:	2301      	movs	r3, #1
 8011508:	61bb      	str	r3, [r7, #24]
        break;
 801150a:	e005      	b.n	8011518 <etharp_query+0x1d4>
      }
      p = p->next;
 801150c:	69fb      	ldr	r3, [r7, #28]
 801150e:	681b      	ldr	r3, [r3, #0]
 8011510:	61fb      	str	r3, [r7, #28]
    while (p) {
 8011512:	69fb      	ldr	r3, [r7, #28]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d1e1      	bne.n	80114dc <etharp_query+0x198>
    }
    if (copy_needed) {
 8011518:	69bb      	ldr	r3, [r7, #24]
 801151a:	2b00      	cmp	r3, #0
 801151c:	d017      	beq.n	801154e <etharp_query+0x20a>
      /* copy the whole packet into new pbufs */
      p = pbuf_alloc(PBUF_LINK, p->tot_len, PBUF_RAM);
 801151e:	69fb      	ldr	r3, [r7, #28]
 8011520:	891b      	ldrh	r3, [r3, #8]
 8011522:	2200      	movs	r2, #0
 8011524:	4619      	mov	r1, r3
 8011526:	2002      	movs	r0, #2
 8011528:	f7fe fa6e 	bl	800fa08 <pbuf_alloc>
 801152c:	61f8      	str	r0, [r7, #28]
      if (p != NULL) {
 801152e:	69fb      	ldr	r3, [r7, #28]
 8011530:	2b00      	cmp	r3, #0
 8011532:	d011      	beq.n	8011558 <etharp_query+0x214>
        if (pbuf_copy(p, q) != ERR_OK) {
 8011534:	6879      	ldr	r1, [r7, #4]
 8011536:	69f8      	ldr	r0, [r7, #28]
 8011538:	f7fe fef6 	bl	8010328 <pbuf_copy>
 801153c:	4603      	mov	r3, r0
 801153e:	2b00      	cmp	r3, #0
 8011540:	d00a      	beq.n	8011558 <etharp_query+0x214>
          pbuf_free(p);
 8011542:	69f8      	ldr	r0, [r7, #28]
 8011544:	f7fe fdce 	bl	80100e4 <pbuf_free>
          p = NULL;
 8011548:	2300      	movs	r3, #0
 801154a:	61fb      	str	r3, [r7, #28]
 801154c:	e004      	b.n	8011558 <etharp_query+0x214>
        }
      }
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8011552:	69f8      	ldr	r0, [r7, #28]
 8011554:	f7fe fe70 	bl	8010238 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 8011558:	69fb      	ldr	r3, [r7, #28]
 801155a:	2b00      	cmp	r3, #0
 801155c:	d024      	beq.n	80115a8 <etharp_query+0x264>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801155e:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011562:	4916      	ldr	r1, [pc, #88]	; (80115bc <etharp_query+0x278>)
 8011564:	4613      	mov	r3, r2
 8011566:	005b      	lsls	r3, r3, #1
 8011568:	4413      	add	r3, r2
 801156a:	00db      	lsls	r3, r3, #3
 801156c:	440b      	add	r3, r1
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d00b      	beq.n	801158c <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
        pbuf_free(arp_table[i].q);
 8011574:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011578:	4910      	ldr	r1, [pc, #64]	; (80115bc <etharp_query+0x278>)
 801157a:	4613      	mov	r3, r2
 801157c:	005b      	lsls	r3, r3, #1
 801157e:	4413      	add	r3, r2
 8011580:	00db      	lsls	r3, r3, #3
 8011582:	440b      	add	r3, r1
 8011584:	681b      	ldr	r3, [r3, #0]
 8011586:	4618      	mov	r0, r3
 8011588:	f7fe fdac 	bl	80100e4 <pbuf_free>
      }
      arp_table[i].q = p;
 801158c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8011590:	490a      	ldr	r1, [pc, #40]	; (80115bc <etharp_query+0x278>)
 8011592:	4613      	mov	r3, r2
 8011594:	005b      	lsls	r3, r3, #1
 8011596:	4413      	add	r3, r2
 8011598:	00db      	lsls	r3, r3, #3
 801159a:	440b      	add	r3, r1
 801159c:	69fa      	ldr	r2, [r7, #28]
 801159e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 80115a0:	2300      	movs	r3, #0
 80115a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80115a6:	e002      	b.n	80115ae <etharp_query+0x26a>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"S16_F"\n", (void *)q, (s16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 80115a8:	23ff      	movs	r3, #255	; 0xff
 80115aa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 80115ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 80115b2:	4618      	mov	r0, r3
 80115b4:	3728      	adds	r7, #40	; 0x28
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bd80      	pop	{r7, pc}
 80115ba:	bf00      	nop
 80115bc:	200004a8 	.word	0x200004a8
 80115c0:	080171ac 	.word	0x080171ac
 80115c4:	08017358 	.word	0x08017358
 80115c8:	08017224 	.word	0x08017224
 80115cc:	0801734c 	.word	0x0801734c
 80115d0:	20000598 	.word	0x20000598
 80115d4:	08017380 	.word	0x08017380

080115d8 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80115d8:	b580      	push	{r7, lr}
 80115da:	b08a      	sub	sp, #40	; 0x28
 80115dc:	af02      	add	r7, sp, #8
 80115de:	60f8      	str	r0, [r7, #12]
 80115e0:	60b9      	str	r1, [r7, #8]
 80115e2:	607a      	str	r2, [r7, #4]
 80115e4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80115e6:	2300      	movs	r3, #0
 80115e8:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80115ea:	68fb      	ldr	r3, [r7, #12]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d106      	bne.n	80115fe <etharp_raw+0x26>
 80115f0:	4b3a      	ldr	r3, [pc, #232]	; (80116dc <etharp_raw+0x104>)
 80115f2:	f44f 628b 	mov.w	r2, #1112	; 0x458
 80115f6:	493a      	ldr	r1, [pc, #232]	; (80116e0 <etharp_raw+0x108>)
 80115f8:	483a      	ldr	r0, [pc, #232]	; (80116e4 <etharp_raw+0x10c>)
 80115fa:	f003 f851 	bl	80146a0 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80115fe:	2200      	movs	r2, #0
 8011600:	211c      	movs	r1, #28
 8011602:	2002      	movs	r0, #2
 8011604:	f7fe fa00 	bl	800fa08 <pbuf_alloc>
 8011608:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801160a:	69bb      	ldr	r3, [r7, #24]
 801160c:	2b00      	cmp	r3, #0
 801160e:	d102      	bne.n	8011616 <etharp_raw+0x3e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
      ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 8011610:	f04f 33ff 	mov.w	r3, #4294967295
 8011614:	e05d      	b.n	80116d2 <etharp_raw+0xfa>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8011616:	69bb      	ldr	r3, [r7, #24]
 8011618:	895b      	ldrh	r3, [r3, #10]
 801161a:	2b1b      	cmp	r3, #27
 801161c:	d806      	bhi.n	801162c <etharp_raw+0x54>
 801161e:	4b2f      	ldr	r3, [pc, #188]	; (80116dc <etharp_raw+0x104>)
 8011620:	f240 4264 	movw	r2, #1124	; 0x464
 8011624:	4930      	ldr	r1, [pc, #192]	; (80116e8 <etharp_raw+0x110>)
 8011626:	482f      	ldr	r0, [pc, #188]	; (80116e4 <etharp_raw+0x10c>)
 8011628:	f003 f83a 	bl	80146a0 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801162c:	69bb      	ldr	r3, [r7, #24]
 801162e:	685b      	ldr	r3, [r3, #4]
 8011630:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8011632:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011634:	4618      	mov	r0, r3
 8011636:	f7fd fc7f 	bl	800ef38 <lwip_htons>
 801163a:	4603      	mov	r3, r0
 801163c:	461a      	mov	r2, r3
 801163e:	697b      	ldr	r3, [r7, #20]
 8011640:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8011642:	68fb      	ldr	r3, [r7, #12]
 8011644:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011648:	2b06      	cmp	r3, #6
 801164a:	d006      	beq.n	801165a <etharp_raw+0x82>
 801164c:	4b23      	ldr	r3, [pc, #140]	; (80116dc <etharp_raw+0x104>)
 801164e:	f240 426b 	movw	r2, #1131	; 0x46b
 8011652:	4926      	ldr	r1, [pc, #152]	; (80116ec <etharp_raw+0x114>)
 8011654:	4823      	ldr	r0, [pc, #140]	; (80116e4 <etharp_raw+0x10c>)
 8011656:	f003 f823 	bl	80146a0 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  ETHADDR16_COPY(&hdr->shwaddr, hwsrc_addr);
 801165a:	697b      	ldr	r3, [r7, #20]
 801165c:	3308      	adds	r3, #8
 801165e:	2206      	movs	r2, #6
 8011660:	6839      	ldr	r1, [r7, #0]
 8011662:	4618      	mov	r0, r3
 8011664:	f002 fb13 	bl	8013c8e <memcpy>
  ETHADDR16_COPY(&hdr->dhwaddr, hwdst_addr);
 8011668:	697b      	ldr	r3, [r7, #20]
 801166a:	3312      	adds	r3, #18
 801166c:	2206      	movs	r2, #6
 801166e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8011670:	4618      	mov	r0, r3
 8011672:	f002 fb0c 	bl	8013c8e <memcpy>
  /* Copy struct ip4_addr2 to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR2_COPY(&hdr->sipaddr, ipsrc_addr);
 8011676:	697b      	ldr	r3, [r7, #20]
 8011678:	330e      	adds	r3, #14
 801167a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801167c:	6812      	ldr	r2, [r2, #0]
 801167e:	601a      	str	r2, [r3, #0]
  IPADDR2_COPY(&hdr->dipaddr, ipdst_addr);
 8011680:	697b      	ldr	r3, [r7, #20]
 8011682:	3318      	adds	r3, #24
 8011684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011686:	6812      	ldr	r2, [r2, #0]
 8011688:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(HWTYPE_ETHERNET);
 801168a:	697b      	ldr	r3, [r7, #20]
 801168c:	2200      	movs	r2, #0
 801168e:	701a      	strb	r2, [r3, #0]
 8011690:	2200      	movs	r2, #0
 8011692:	f042 0201 	orr.w	r2, r2, #1
 8011696:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8011698:	697b      	ldr	r3, [r7, #20]
 801169a:	2200      	movs	r2, #0
 801169c:	f042 0208 	orr.w	r2, r2, #8
 80116a0:	709a      	strb	r2, [r3, #2]
 80116a2:	2200      	movs	r2, #0
 80116a4:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 80116a6:	697b      	ldr	r3, [r7, #20]
 80116a8:	2206      	movs	r2, #6
 80116aa:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 80116ac:	697b      	ldr	r3, [r7, #20]
 80116ae:	2204      	movs	r2, #4
 80116b0:	715a      	strb	r2, [r3, #5]
  if(ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 80116b2:	f640 0306 	movw	r3, #2054	; 0x806
 80116b6:	9300      	str	r3, [sp, #0]
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	68ba      	ldr	r2, [r7, #8]
 80116bc:	69b9      	ldr	r1, [r7, #24]
 80116be:	68f8      	ldr	r0, [r7, #12]
 80116c0:	f001 faea 	bl	8012c98 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 80116c4:	69b8      	ldr	r0, [r7, #24]
 80116c6:	f7fe fd0d 	bl	80100e4 <pbuf_free>
  p = NULL;
 80116ca:	2300      	movs	r3, #0
 80116cc:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80116ce:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80116d2:	4618      	mov	r0, r3
 80116d4:	3720      	adds	r7, #32
 80116d6:	46bd      	mov	sp, r7
 80116d8:	bd80      	pop	{r7, pc}
 80116da:	bf00      	nop
 80116dc:	080171ac 	.word	0x080171ac
 80116e0:	080172fc 	.word	0x080172fc
 80116e4:	08017224 	.word	0x08017224
 80116e8:	0801739c 	.word	0x0801739c
 80116ec:	080173d0 	.word	0x080173d0

080116f0 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr* hw_dst_addr)
{
 80116f0:	b580      	push	{r7, lr}
 80116f2:	b088      	sub	sp, #32
 80116f4:	af04      	add	r7, sp, #16
 80116f6:	60f8      	str	r0, [r7, #12]
 80116f8:	60b9      	str	r1, [r7, #8]
 80116fa:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	f103 0129 	add.w	r1, r3, #41	; 0x29
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8011702:	68fb      	ldr	r3, [r7, #12]
 8011704:	f103 0029 	add.w	r0, r3, #41	; 0x29
 8011708:	68fb      	ldr	r3, [r7, #12]
 801170a:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801170c:	2201      	movs	r2, #1
 801170e:	9203      	str	r2, [sp, #12]
 8011710:	68ba      	ldr	r2, [r7, #8]
 8011712:	9202      	str	r2, [sp, #8]
 8011714:	4a06      	ldr	r2, [pc, #24]	; (8011730 <etharp_request_dst+0x40>)
 8011716:	9201      	str	r2, [sp, #4]
 8011718:	9300      	str	r3, [sp, #0]
 801171a:	4603      	mov	r3, r0
 801171c:	687a      	ldr	r2, [r7, #4]
 801171e:	68f8      	ldr	r0, [r7, #12]
 8011720:	f7ff ff5a 	bl	80115d8 <etharp_raw>
 8011724:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8011726:	4618      	mov	r0, r3
 8011728:	3710      	adds	r7, #16
 801172a:	46bd      	mov	sp, r7
 801172c:	bd80      	pop	{r7, pc}
 801172e:	bf00      	nop
 8011730:	08017a5c 	.word	0x08017a5c

08011734 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8011734:	b580      	push	{r7, lr}
 8011736:	b082      	sub	sp, #8
 8011738:	af00      	add	r7, sp, #0
 801173a:	6078      	str	r0, [r7, #4]
 801173c:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801173e:	4a05      	ldr	r2, [pc, #20]	; (8011754 <etharp_request+0x20>)
 8011740:	6839      	ldr	r1, [r7, #0]
 8011742:	6878      	ldr	r0, [r7, #4]
 8011744:	f7ff ffd4 	bl	80116f0 <etharp_request_dst>
 8011748:	4603      	mov	r3, r0
}
 801174a:	4618      	mov	r0, r3
 801174c:	3708      	adds	r7, #8
 801174e:	46bd      	mov	sp, r7
 8011750:	bd80      	pop	{r7, pc}
 8011752:	bf00      	nop
 8011754:	08017a54 	.word	0x08017a54

08011758 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8011758:	b580      	push	{r7, lr}
 801175a:	b08e      	sub	sp, #56	; 0x38
 801175c:	af04      	add	r7, sp, #16
 801175e:	6078      	str	r0, [r7, #4]
 8011760:	6039      	str	r1, [r7, #0]
  const ip4_addr_t* src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8011762:	4b7a      	ldr	r3, [pc, #488]	; (801194c <icmp_input+0x1f4>)
 8011764:	689b      	ldr	r3, [r3, #8]
 8011766:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL(iphdr_in) * 4;
 8011768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801176a:	781b      	ldrb	r3, [r3, #0]
 801176c:	b29b      	uxth	r3, r3
 801176e:	f003 030f 	and.w	r3, r3, #15
 8011772:	b29b      	uxth	r3, r3
 8011774:	009b      	lsls	r3, r3, #2
 8011776:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 8011778:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801177a:	2b13      	cmp	r3, #19
 801177c:	f240 80d1 	bls.w	8011922 <icmp_input+0x1ca>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t)*2) {
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	895b      	ldrh	r3, [r3, #10]
 8011784:	2b03      	cmp	r3, #3
 8011786:	f240 80ce 	bls.w	8011926 <icmp_input+0x1ce>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801178a:	687b      	ldr	r3, [r7, #4]
 801178c:	685b      	ldr	r3, [r3, #4]
 801178e:	781b      	ldrb	r3, [r3, #0]
 8011790:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload)+1);
#endif /* LWIP_DEBUG */
  switch (type) {
 8011794:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8011798:	2b00      	cmp	r3, #0
 801179a:	f000 80bb 	beq.w	8011914 <icmp_input+0x1bc>
 801179e:	2b08      	cmp	r3, #8
 80117a0:	f040 80bb 	bne.w	801191a <icmp_input+0x1c2>
       (as obviously, an echo request has been sent, too). */
    MIB2_STATS_INC(mib2.icmpinechoreps);
    break;
  case ICMP_ECHO:
    MIB2_STATS_INC(mib2.icmpinechos);
    src = ip4_current_dest_addr();
 80117a4:	4b6a      	ldr	r3, [pc, #424]	; (8011950 <icmp_input+0x1f8>)
 80117a6:	61fb      	str	r3, [r7, #28]
    /* multicast destination address? */
    if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80117a8:	4b68      	ldr	r3, [pc, #416]	; (801194c <icmp_input+0x1f4>)
 80117aa:	695b      	ldr	r3, [r3, #20]
 80117ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80117b0:	2be0      	cmp	r3, #224	; 0xe0
 80117b2:	f000 80bf 	beq.w	8011934 <icmp_input+0x1dc>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
      goto icmperr;
#endif /* LWIP_MULTICAST_PING */
    }
    /* broadcast destination address? */
    if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 80117b6:	4b65      	ldr	r3, [pc, #404]	; (801194c <icmp_input+0x1f4>)
 80117b8:	695a      	ldr	r2, [r3, #20]
 80117ba:	4b64      	ldr	r3, [pc, #400]	; (801194c <icmp_input+0x1f4>)
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	4619      	mov	r1, r3
 80117c0:	4610      	mov	r0, r2
 80117c2:	f000 fbc9 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 80117c6:	4603      	mov	r3, r0
 80117c8:	2b00      	cmp	r3, #0
 80117ca:	f040 80b5 	bne.w	8011938 <icmp_input+0x1e0>
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
      goto icmperr;
#endif /* LWIP_BROADCAST_PING */
    }
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
    if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	891b      	ldrh	r3, [r3, #8]
 80117d2:	2b07      	cmp	r3, #7
 80117d4:	f240 80a9 	bls.w	801192a <icmp_input+0x1d2>
        return;
      }
    }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
    if (pbuf_header(p, (s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 80117d8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80117da:	330e      	adds	r3, #14
 80117dc:	b29b      	uxth	r3, r3
 80117de:	b21b      	sxth	r3, r3
 80117e0:	4619      	mov	r1, r3
 80117e2:	6878      	ldr	r0, [r7, #4]
 80117e4:	f7fe fc5a 	bl	801009c <pbuf_header>
 80117e8:	4603      	mov	r3, r0
 80117ea:	2b00      	cmp	r3, #0
 80117ec:	d046      	beq.n	801187c <icmp_input+0x124>
      /* p is not big enough to contain link headers
       * allocate a new one and copy p into it
       */
      struct pbuf *r;
      /* allocate new packet buffer with space for link headers */
      r = pbuf_alloc(PBUF_LINK, p->tot_len + hlen, PBUF_RAM);
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	891a      	ldrh	r2, [r3, #8]
 80117f2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80117f4:	4413      	add	r3, r2
 80117f6:	b29b      	uxth	r3, r3
 80117f8:	2200      	movs	r2, #0
 80117fa:	4619      	mov	r1, r3
 80117fc:	2002      	movs	r0, #2
 80117fe:	f7fe f903 	bl	800fa08 <pbuf_alloc>
 8011802:	61b8      	str	r0, [r7, #24]
      if (r == NULL) {
 8011804:	69bb      	ldr	r3, [r7, #24]
 8011806:	2b00      	cmp	r3, #0
 8011808:	f000 8098 	beq.w	801193c <icmp_input+0x1e4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
        goto icmperr;
      }
      if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801180c:	69bb      	ldr	r3, [r7, #24]
 801180e:	895b      	ldrh	r3, [r3, #10]
 8011810:	461a      	mov	r2, r3
 8011812:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011814:	3308      	adds	r3, #8
 8011816:	429a      	cmp	r2, r3
 8011818:	d203      	bcs.n	8011822 <icmp_input+0xca>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
        pbuf_free(r);
 801181a:	69b8      	ldr	r0, [r7, #24]
 801181c:	f7fe fc62 	bl	80100e4 <pbuf_free>
        goto icmperr;
 8011820:	e08d      	b.n	801193e <icmp_input+0x1e6>
      }
      /* copy the ip header */
      MEMCPY(r->payload, iphdr_in, hlen);
 8011822:	69bb      	ldr	r3, [r7, #24]
 8011824:	685b      	ldr	r3, [r3, #4]
 8011826:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8011828:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801182a:	4618      	mov	r0, r3
 801182c:	f002 fa2f 	bl	8013c8e <memcpy>
      /* switch r->payload back to icmp header (cannot fail) */
      if (pbuf_header(r, (s16_t)-hlen)) {
 8011830:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8011832:	425b      	negs	r3, r3
 8011834:	b29b      	uxth	r3, r3
 8011836:	b21b      	sxth	r3, r3
 8011838:	4619      	mov	r1, r3
 801183a:	69b8      	ldr	r0, [r7, #24]
 801183c:	f7fe fc2e 	bl	801009c <pbuf_header>
 8011840:	4603      	mov	r3, r0
 8011842:	2b00      	cmp	r3, #0
 8011844:	d009      	beq.n	801185a <icmp_input+0x102>
        LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8011846:	4b43      	ldr	r3, [pc, #268]	; (8011954 <icmp_input+0x1fc>)
 8011848:	22af      	movs	r2, #175	; 0xaf
 801184a:	4943      	ldr	r1, [pc, #268]	; (8011958 <icmp_input+0x200>)
 801184c:	4843      	ldr	r0, [pc, #268]	; (801195c <icmp_input+0x204>)
 801184e:	f002 ff27 	bl	80146a0 <iprintf>
        pbuf_free(r);
 8011852:	69b8      	ldr	r0, [r7, #24]
 8011854:	f7fe fc46 	bl	80100e4 <pbuf_free>
        goto icmperr;
 8011858:	e071      	b.n	801193e <icmp_input+0x1e6>
      }
      /* copy the rest of the packet without ip header */
      if (pbuf_copy(r, p) != ERR_OK) {
 801185a:	6879      	ldr	r1, [r7, #4]
 801185c:	69b8      	ldr	r0, [r7, #24]
 801185e:	f7fe fd63 	bl	8010328 <pbuf_copy>
 8011862:	4603      	mov	r3, r0
 8011864:	2b00      	cmp	r3, #0
 8011866:	d003      	beq.n	8011870 <icmp_input+0x118>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
        pbuf_free(r);
 8011868:	69b8      	ldr	r0, [r7, #24]
 801186a:	f7fe fc3b 	bl	80100e4 <pbuf_free>
        goto icmperr;
 801186e:	e066      	b.n	801193e <icmp_input+0x1e6>
      }
      /* free the original p */
      pbuf_free(p);
 8011870:	6878      	ldr	r0, [r7, #4]
 8011872:	f7fe fc37 	bl	80100e4 <pbuf_free>
      /* we now have an identical copy of p that has room for link headers */
      p = r;
 8011876:	69bb      	ldr	r3, [r7, #24]
 8011878:	607b      	str	r3, [r7, #4]
 801187a:	e015      	b.n	80118a8 <icmp_input+0x150>
    } else {
      /* restore p->payload to point to icmp header (cannot fail) */
      if (pbuf_header(p, -(s16_t)(hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN))) {
 801187c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801187e:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
 8011882:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8011886:	33f2      	adds	r3, #242	; 0xf2
 8011888:	b29b      	uxth	r3, r3
 801188a:	b21b      	sxth	r3, r3
 801188c:	4619      	mov	r1, r3
 801188e:	6878      	ldr	r0, [r7, #4]
 8011890:	f7fe fc04 	bl	801009c <pbuf_header>
 8011894:	4603      	mov	r3, r0
 8011896:	2b00      	cmp	r3, #0
 8011898:	d006      	beq.n	80118a8 <icmp_input+0x150>
        LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801189a:	4b2e      	ldr	r3, [pc, #184]	; (8011954 <icmp_input+0x1fc>)
 801189c:	22c0      	movs	r2, #192	; 0xc0
 801189e:	4930      	ldr	r1, [pc, #192]	; (8011960 <icmp_input+0x208>)
 80118a0:	482e      	ldr	r0, [pc, #184]	; (801195c <icmp_input+0x204>)
 80118a2:	f002 fefd 	bl	80146a0 <iprintf>
        goto icmperr;
 80118a6:	e04a      	b.n	801193e <icmp_input+0x1e6>
    }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
    /* At this point, all checks are OK. */
    /* We generate an answer by switching the dest and src ip addresses,
     * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
    iecho = (struct icmp_echo_hdr *)p->payload;
 80118a8:	687b      	ldr	r3, [r7, #4]
 80118aa:	685b      	ldr	r3, [r3, #4]
 80118ac:	617b      	str	r3, [r7, #20]
    if (pbuf_header(p, (s16_t)hlen)) {
 80118ae:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 80118b2:	4619      	mov	r1, r3
 80118b4:	6878      	ldr	r0, [r7, #4]
 80118b6:	f7fe fbf1 	bl	801009c <pbuf_header>
 80118ba:	4603      	mov	r3, r0
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d12b      	bne.n	8011918 <icmp_input+0x1c0>
      LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
    } else {
      err_t ret;
      struct ip_hdr *iphdr = (struct ip_hdr*)p->payload;
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	685b      	ldr	r3, [r3, #4]
 80118c4:	613b      	str	r3, [r7, #16]
      ip4_addr_copy(iphdr->src, *src);
 80118c6:	69fb      	ldr	r3, [r7, #28]
 80118c8:	681a      	ldr	r2, [r3, #0]
 80118ca:	693b      	ldr	r3, [r7, #16]
 80118cc:	60da      	str	r2, [r3, #12]
      ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80118ce:	4b1f      	ldr	r3, [pc, #124]	; (801194c <icmp_input+0x1f4>)
 80118d0:	691a      	ldr	r2, [r3, #16]
 80118d2:	693b      	ldr	r3, [r7, #16]
 80118d4:	611a      	str	r2, [r3, #16]
      ICMPH_TYPE_SET(iecho, ICMP_ER);
 80118d6:	697b      	ldr	r3, [r7, #20]
 80118d8:	2200      	movs	r2, #0
 80118da:	701a      	strb	r2, [r3, #0]
      else {
        iecho->chksum = 0;
      }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
      iecho->chksum = 0;
 80118dc:	697b      	ldr	r3, [r7, #20]
 80118de:	2200      	movs	r2, #0
 80118e0:	709a      	strb	r2, [r3, #2]
 80118e2:	2200      	movs	r2, #0
 80118e4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

      /* Set the correct TTL and recalculate the header checksum. */
      IPH_TTL_SET(iphdr, ICMP_TTL);
 80118e6:	693b      	ldr	r3, [r7, #16]
 80118e8:	22ff      	movs	r2, #255	; 0xff
 80118ea:	721a      	strb	r2, [r3, #8]
      IPH_CHKSUM_SET(iphdr, 0);
 80118ec:	693b      	ldr	r3, [r7, #16]
 80118ee:	2200      	movs	r2, #0
 80118f0:	729a      	strb	r2, [r3, #10]
 80118f2:	2200      	movs	r2, #0
 80118f4:	72da      	strb	r2, [r3, #11]
      MIB2_STATS_INC(mib2.icmpoutmsgs);
      /* increase number of echo replies attempted to send */
      MIB2_STATS_INC(mib2.icmpoutechoreps);

      /* send an ICMP packet */
      ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80118f6:	683b      	ldr	r3, [r7, #0]
 80118f8:	9302      	str	r3, [sp, #8]
 80118fa:	2301      	movs	r3, #1
 80118fc:	9301      	str	r3, [sp, #4]
 80118fe:	2300      	movs	r3, #0
 8011900:	9300      	str	r3, [sp, #0]
 8011902:	23ff      	movs	r3, #255	; 0xff
 8011904:	2200      	movs	r2, #0
 8011906:	69f9      	ldr	r1, [r7, #28]
 8011908:	6878      	ldr	r0, [r7, #4]
 801190a:	f000 fa53 	bl	8011db4 <ip4_output_if>
 801190e:	4603      	mov	r3, r0
 8011910:	73fb      	strb	r3, [r7, #15]
                   ICMP_TTL, 0, IP_PROTO_ICMP, inp);
      if (ret != ERR_OK) {
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
      }
    }
    break;
 8011912:	e001      	b.n	8011918 <icmp_input+0x1c0>
    break;
 8011914:	bf00      	nop
 8011916:	e000      	b.n	801191a <icmp_input+0x1c2>
    break;
 8011918:	bf00      	nop
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                (s16_t)type, (s16_t)code));
    ICMP_STATS_INC(icmp.proterr);
    ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801191a:	6878      	ldr	r0, [r7, #4]
 801191c:	f7fe fbe2 	bl	80100e4 <pbuf_free>
  return;
 8011920:	e011      	b.n	8011946 <icmp_input+0x1ee>
    goto lenerr;
 8011922:	bf00      	nop
 8011924:	e002      	b.n	801192c <icmp_input+0x1d4>
    goto lenerr;
 8011926:	bf00      	nop
 8011928:	e000      	b.n	801192c <icmp_input+0x1d4>
      goto lenerr;
 801192a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801192c:	6878      	ldr	r0, [r7, #4]
 801192e:	f7fe fbd9 	bl	80100e4 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011932:	e008      	b.n	8011946 <icmp_input+0x1ee>
      goto icmperr;
 8011934:	bf00      	nop
 8011936:	e002      	b.n	801193e <icmp_input+0x1e6>
      goto icmperr;
 8011938:	bf00      	nop
 801193a:	e000      	b.n	801193e <icmp_input+0x1e6>
        goto icmperr;
 801193c:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801193e:	6878      	ldr	r0, [r7, #4]
 8011940:	f7fe fbd0 	bl	80100e4 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8011944:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8011946:	3728      	adds	r7, #40	; 0x28
 8011948:	46bd      	mov	sp, r7
 801194a:	bd80      	pop	{r7, pc}
 801194c:	200046c4 	.word	0x200046c4
 8011950:	200046d8 	.word	0x200046d8
 8011954:	08017414 	.word	0x08017414
 8011958:	0801744c 	.word	0x0801744c
 801195c:	08017484 	.word	0x08017484
 8011960:	080174ac 	.word	0x080174ac

08011964 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8011964:	b580      	push	{r7, lr}
 8011966:	b082      	sub	sp, #8
 8011968:	af00      	add	r7, sp, #0
 801196a:	6078      	str	r0, [r7, #4]
 801196c:	460b      	mov	r3, r1
 801196e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8011970:	78fb      	ldrb	r3, [r7, #3]
 8011972:	461a      	mov	r2, r3
 8011974:	2103      	movs	r1, #3
 8011976:	6878      	ldr	r0, [r7, #4]
 8011978:	f000 f814 	bl	80119a4 <icmp_send_response>
}
 801197c:	bf00      	nop
 801197e:	3708      	adds	r7, #8
 8011980:	46bd      	mov	sp, r7
 8011982:	bd80      	pop	{r7, pc}

08011984 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8011984:	b580      	push	{r7, lr}
 8011986:	b082      	sub	sp, #8
 8011988:	af00      	add	r7, sp, #0
 801198a:	6078      	str	r0, [r7, #4]
 801198c:	460b      	mov	r3, r1
 801198e:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8011990:	78fb      	ldrb	r3, [r7, #3]
 8011992:	461a      	mov	r2, r3
 8011994:	210b      	movs	r1, #11
 8011996:	6878      	ldr	r0, [r7, #4]
 8011998:	f000 f804 	bl	80119a4 <icmp_send_response>
}
 801199c:	bf00      	nop
 801199e:	3708      	adds	r7, #8
 80119a0:	46bd      	mov	sp, r7
 80119a2:	bd80      	pop	{r7, pc}

080119a4 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80119a4:	b580      	push	{r7, lr}
 80119a6:	b08c      	sub	sp, #48	; 0x30
 80119a8:	af04      	add	r7, sp, #16
 80119aa:	6078      	str	r0, [r7, #4]
 80119ac:	460b      	mov	r3, r1
 80119ae:	70fb      	strb	r3, [r7, #3]
 80119b0:	4613      	mov	r3, r2
 80119b2:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80119b4:	2200      	movs	r2, #0
 80119b6:	2124      	movs	r1, #36	; 0x24
 80119b8:	2001      	movs	r0, #1
 80119ba:	f7fe f825 	bl	800fa08 <pbuf_alloc>
 80119be:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80119c0:	69fb      	ldr	r3, [r7, #28]
 80119c2:	2b00      	cmp	r3, #0
 80119c4:	d04c      	beq.n	8011a60 <icmp_send_response+0xbc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80119c6:	69fb      	ldr	r3, [r7, #28]
 80119c8:	895b      	ldrh	r3, [r3, #10]
 80119ca:	2b23      	cmp	r3, #35	; 0x23
 80119cc:	d806      	bhi.n	80119dc <icmp_send_response+0x38>
 80119ce:	4b26      	ldr	r3, [pc, #152]	; (8011a68 <icmp_send_response+0xc4>)
 80119d0:	f44f 72b1 	mov.w	r2, #354	; 0x162
 80119d4:	4925      	ldr	r1, [pc, #148]	; (8011a6c <icmp_send_response+0xc8>)
 80119d6:	4826      	ldr	r0, [pc, #152]	; (8011a70 <icmp_send_response+0xcc>)
 80119d8:	f002 fe62 	bl	80146a0 <iprintf>
             (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	685b      	ldr	r3, [r3, #4]
 80119e0:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80119e2:	69fb      	ldr	r3, [r7, #28]
 80119e4:	685b      	ldr	r3, [r3, #4]
 80119e6:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80119e8:	697b      	ldr	r3, [r7, #20]
 80119ea:	78fa      	ldrb	r2, [r7, #3]
 80119ec:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80119ee:	697b      	ldr	r3, [r7, #20]
 80119f0:	78ba      	ldrb	r2, [r7, #2]
 80119f2:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80119f4:	697b      	ldr	r3, [r7, #20]
 80119f6:	2200      	movs	r2, #0
 80119f8:	711a      	strb	r2, [r3, #4]
 80119fa:	2200      	movs	r2, #0
 80119fc:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 80119fe:	697b      	ldr	r3, [r7, #20]
 8011a00:	2200      	movs	r2, #0
 8011a02:	719a      	strb	r2, [r3, #6]
 8011a04:	2200      	movs	r2, #0
 8011a06:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8011a08:	69fb      	ldr	r3, [r7, #28]
 8011a0a:	685b      	ldr	r3, [r3, #4]
 8011a0c:	f103 0008 	add.w	r0, r3, #8
 8011a10:	687b      	ldr	r3, [r7, #4]
 8011a12:	685b      	ldr	r3, [r3, #4]
 8011a14:	221c      	movs	r2, #28
 8011a16:	4619      	mov	r1, r3
 8011a18:	f002 f939 	bl	8013c8e <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8011a1c:	69bb      	ldr	r3, [r7, #24]
 8011a1e:	68db      	ldr	r3, [r3, #12]
 8011a20:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_src, &iphdr_dst);
  }
#else
  netif = ip4_route(&iphdr_src);
 8011a22:	f107 030c 	add.w	r3, r7, #12
 8011a26:	4618      	mov	r0, r3
 8011a28:	f000 f824 	bl	8011a74 <ip4_route>
 8011a2c:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8011a2e:	693b      	ldr	r3, [r7, #16]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d011      	beq.n	8011a58 <icmp_send_response+0xb4>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8011a34:	697b      	ldr	r3, [r7, #20]
 8011a36:	2200      	movs	r2, #0
 8011a38:	709a      	strb	r2, [r3, #2]
 8011a3a:	2200      	movs	r2, #0
 8011a3c:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8011a3e:	f107 020c 	add.w	r2, r7, #12
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	9302      	str	r3, [sp, #8]
 8011a46:	2301      	movs	r3, #1
 8011a48:	9301      	str	r3, [sp, #4]
 8011a4a:	2300      	movs	r3, #0
 8011a4c:	9300      	str	r3, [sp, #0]
 8011a4e:	23ff      	movs	r3, #255	; 0xff
 8011a50:	2100      	movs	r1, #0
 8011a52:	69f8      	ldr	r0, [r7, #28]
 8011a54:	f000 f9ae 	bl	8011db4 <ip4_output_if>
  }
  pbuf_free(q);
 8011a58:	69f8      	ldr	r0, [r7, #28]
 8011a5a:	f7fe fb43 	bl	80100e4 <pbuf_free>
 8011a5e:	e000      	b.n	8011a62 <icmp_send_response+0xbe>
    return;
 8011a60:	bf00      	nop
}
 8011a62:	3720      	adds	r7, #32
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}
 8011a68:	08017414 	.word	0x08017414
 8011a6c:	080174e0 	.word	0x080174e0
 8011a70:	08017484 	.word	0x08017484

08011a74 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8011a74:	b480      	push	{r7}
 8011a76:	b085      	sub	sp, #20
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	6078      	str	r0, [r7, #4]
    return ip4_default_multicast_netif;
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */

  /* iterate through netifs */
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011a7c:	4b30      	ldr	r3, [pc, #192]	; (8011b40 <ip4_route+0xcc>)
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	60fb      	str	r3, [r7, #12]
 8011a82:	e036      	b.n	8011af2 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011a8a:	f003 0301 	and.w	r3, r3, #1
 8011a8e:	b2db      	uxtb	r3, r3
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d02b      	beq.n	8011aec <ip4_route+0x78>
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011a9a:	089b      	lsrs	r3, r3, #2
 8011a9c:	f003 0301 	and.w	r3, r3, #1
 8011aa0:	b2db      	uxtb	r3, r3
 8011aa2:	2b00      	cmp	r3, #0
 8011aa4:	d022      	beq.n	8011aec <ip4_route+0x78>
 8011aa6:	68fb      	ldr	r3, [r7, #12]
 8011aa8:	3304      	adds	r3, #4
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	2b00      	cmp	r3, #0
 8011aae:	d01d      	beq.n	8011aec <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 8011ab0:	687b      	ldr	r3, [r7, #4]
 8011ab2:	681a      	ldr	r2, [r3, #0]
 8011ab4:	68fb      	ldr	r3, [r7, #12]
 8011ab6:	3304      	adds	r3, #4
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	405a      	eors	r2, r3
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	3308      	adds	r3, #8
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	4013      	ands	r3, r2
 8011ac4:	2b00      	cmp	r3, #0
 8011ac6:	d101      	bne.n	8011acc <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	e033      	b.n	8011b34 <ip4_route+0xc0>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011ad2:	f003 0302 	and.w	r3, r3, #2
 8011ad6:	2b00      	cmp	r3, #0
 8011ad8:	d108      	bne.n	8011aec <ip4_route+0x78>
 8011ada:	687b      	ldr	r3, [r7, #4]
 8011adc:	681a      	ldr	r2, [r3, #0]
 8011ade:	68fb      	ldr	r3, [r7, #12]
 8011ae0:	330c      	adds	r3, #12
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	429a      	cmp	r2, r3
 8011ae6:	d101      	bne.n	8011aec <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8011ae8:	68fb      	ldr	r3, [r7, #12]
 8011aea:	e023      	b.n	8011b34 <ip4_route+0xc0>
  for (netif = netif_list; netif != NULL; netif = netif->next) {
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	681b      	ldr	r3, [r3, #0]
 8011af0:	60fb      	str	r3, [r7, #12]
 8011af2:	68fb      	ldr	r3, [r7, #12]
 8011af4:	2b00      	cmp	r3, #0
 8011af6:	d1c5      	bne.n	8011a84 <ip4_route+0x10>
  if (netif != NULL) {
    return netif;
  }
#endif

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011af8:	4b12      	ldr	r3, [pc, #72]	; (8011b44 <ip4_route+0xd0>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d015      	beq.n	8011b2c <ip4_route+0xb8>
 8011b00:	4b10      	ldr	r3, [pc, #64]	; (8011b44 <ip4_route+0xd0>)
 8011b02:	681b      	ldr	r3, [r3, #0]
 8011b04:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011b08:	f003 0301 	and.w	r3, r3, #1
 8011b0c:	2b00      	cmp	r3, #0
 8011b0e:	d00d      	beq.n	8011b2c <ip4_route+0xb8>
 8011b10:	4b0c      	ldr	r3, [pc, #48]	; (8011b44 <ip4_route+0xd0>)
 8011b12:	681b      	ldr	r3, [r3, #0]
 8011b14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011b18:	f003 0304 	and.w	r3, r3, #4
 8011b1c:	2b00      	cmp	r3, #0
 8011b1e:	d005      	beq.n	8011b2c <ip4_route+0xb8>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default))) {
 8011b20:	4b08      	ldr	r3, [pc, #32]	; (8011b44 <ip4_route+0xd0>)
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	3304      	adds	r3, #4
 8011b26:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	d101      	bne.n	8011b30 <ip4_route+0xbc>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
      ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	e001      	b.n	8011b34 <ip4_route+0xc0>
  }

  return netif_default;
 8011b30:	4b04      	ldr	r3, [pc, #16]	; (8011b44 <ip4_route+0xd0>)
 8011b32:	681b      	ldr	r3, [r3, #0]
}
 8011b34:	4618      	mov	r0, r3
 8011b36:	3714      	adds	r7, #20
 8011b38:	46bd      	mov	sp, r7
 8011b3a:	bc80      	pop	{r7}
 8011b3c:	4770      	bx	lr
 8011b3e:	bf00      	nop
 8011b40:	200076f0 	.word	0x200076f0
 8011b44:	200076f4 	.word	0x200076f4

08011b48 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b086      	sub	sp, #24
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
 8011b50:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 8011b52:	687b      	ldr	r3, [r7, #4]
 8011b54:	685b      	ldr	r3, [r3, #4]
 8011b56:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 8011b58:	697b      	ldr	r3, [r7, #20]
 8011b5a:	781b      	ldrb	r3, [r3, #0]
 8011b5c:	091b      	lsrs	r3, r3, #4
 8011b5e:	b2db      	uxtb	r3, r3
 8011b60:	2b04      	cmp	r3, #4
 8011b62:	d004      	beq.n	8011b6e <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 8011b64:	6878      	ldr	r0, [r7, #4]
 8011b66:	f7fe fabd 	bl	80100e4 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 8011b6a:	2300      	movs	r3, #0
 8011b6c:	e11a      	b.n	8011da4 <ip4_input+0x25c>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in number of 32-bit words */
  iphdr_hlen = IPH_HL(iphdr);
 8011b6e:	697b      	ldr	r3, [r7, #20]
 8011b70:	781b      	ldrb	r3, [r3, #0]
 8011b72:	b29b      	uxth	r3, r3
 8011b74:	f003 030f 	and.w	r3, r3, #15
 8011b78:	817b      	strh	r3, [r7, #10]
  /* calculate IP header length in bytes */
  iphdr_hlen *= 4;
 8011b7a:	897b      	ldrh	r3, [r7, #10]
 8011b7c:	009b      	lsls	r3, r3, #2
 8011b7e:	817b      	strh	r3, [r7, #10]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 8011b80:	697b      	ldr	r3, [r7, #20]
 8011b82:	885b      	ldrh	r3, [r3, #2]
 8011b84:	b29b      	uxth	r3, r3
 8011b86:	4618      	mov	r0, r3
 8011b88:	f7fd f9d6 	bl	800ef38 <lwip_htons>
 8011b8c:	4603      	mov	r3, r0
 8011b8e:	813b      	strh	r3, [r7, #8]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	891b      	ldrh	r3, [r3, #8]
 8011b94:	893a      	ldrh	r2, [r7, #8]
 8011b96:	429a      	cmp	r2, r3
 8011b98:	d204      	bcs.n	8011ba4 <ip4_input+0x5c>
    pbuf_realloc(p, iphdr_len);
 8011b9a:	893b      	ldrh	r3, [r7, #8]
 8011b9c:	4619      	mov	r1, r3
 8011b9e:	6878      	ldr	r0, [r7, #4]
 8011ba0:	f7fe f92c 	bl	800fdfc <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	895b      	ldrh	r3, [r3, #10]
 8011ba8:	897a      	ldrh	r2, [r7, #10]
 8011baa:	429a      	cmp	r2, r3
 8011bac:	d807      	bhi.n	8011bbe <ip4_input+0x76>
 8011bae:	687b      	ldr	r3, [r7, #4]
 8011bb0:	891b      	ldrh	r3, [r3, #8]
 8011bb2:	893a      	ldrh	r2, [r7, #8]
 8011bb4:	429a      	cmp	r2, r3
 8011bb6:	d802      	bhi.n	8011bbe <ip4_input+0x76>
 8011bb8:	897b      	ldrh	r3, [r7, #10]
 8011bba:	2b13      	cmp	r3, #19
 8011bbc:	d804      	bhi.n	8011bc8 <ip4_input+0x80>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
        ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
        iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8011bbe:	6878      	ldr	r0, [r7, #4]
 8011bc0:	f7fe fa90 	bl	80100e4 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8011bc4:	2300      	movs	r3, #0
 8011bc6:	e0ed      	b.n	8011da4 <ip4_input+0x25c>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8011bc8:	697b      	ldr	r3, [r7, #20]
 8011bca:	691b      	ldr	r3, [r3, #16]
 8011bcc:	4a77      	ldr	r2, [pc, #476]	; (8011dac <ip4_input+0x264>)
 8011bce:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 8011bd0:	697b      	ldr	r3, [r7, #20]
 8011bd2:	68db      	ldr	r3, [r3, #12]
 8011bd4:	4a75      	ldr	r2, [pc, #468]	; (8011dac <ip4_input+0x264>)
 8011bd6:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011bd8:	4b74      	ldr	r3, [pc, #464]	; (8011dac <ip4_input+0x264>)
 8011bda:	695b      	ldr	r3, [r3, #20]
 8011bdc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8011be0:	2be0      	cmp	r3, #224	; 0xe0
 8011be2:	d112      	bne.n	8011c0a <ip4_input+0xc2>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8011be4:	683b      	ldr	r3, [r7, #0]
 8011be6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011bea:	f003 0301 	and.w	r3, r3, #1
 8011bee:	b2db      	uxtb	r3, r3
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	d007      	beq.n	8011c04 <ip4_input+0xbc>
 8011bf4:	683b      	ldr	r3, [r7, #0]
 8011bf6:	3304      	adds	r3, #4
 8011bf8:	681b      	ldr	r3, [r3, #0]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d002      	beq.n	8011c04 <ip4_input+0xbc>
      netif = inp;
 8011bfe:	683b      	ldr	r3, [r7, #0]
 8011c00:	613b      	str	r3, [r7, #16]
 8011c02:	e041      	b.n	8011c88 <ip4_input+0x140>
    } else {
      netif = NULL;
 8011c04:	2300      	movs	r3, #0
 8011c06:	613b      	str	r3, [r7, #16]
 8011c08:	e03e      	b.n	8011c88 <ip4_input+0x140>
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs.
       'first' is used as a boolean to mark whether we started walking the list */
    int first = 1;
 8011c0a:	2301      	movs	r3, #1
 8011c0c:	60fb      	str	r3, [r7, #12]
    netif = inp;
 8011c0e:	683b      	ldr	r3, [r7, #0]
 8011c10:	613b      	str	r3, [r7, #16]
          ip4_addr_get_u32(&iphdr->dest) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
          ip4_addr_get_u32(&iphdr->dest) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

      /* interface is up and configured? */
      if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8011c12:	693b      	ldr	r3, [r7, #16]
 8011c14:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011c18:	f003 0301 	and.w	r3, r3, #1
 8011c1c:	b2db      	uxtb	r3, r3
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d014      	beq.n	8011c4c <ip4_input+0x104>
 8011c22:	693b      	ldr	r3, [r7, #16]
 8011c24:	3304      	adds	r3, #4
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	2b00      	cmp	r3, #0
 8011c2a:	d00f      	beq.n	8011c4c <ip4_input+0x104>
        /* unicast to this interface address? */
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011c2c:	4b5f      	ldr	r3, [pc, #380]	; (8011dac <ip4_input+0x264>)
 8011c2e:	695a      	ldr	r2, [r3, #20]
 8011c30:	693b      	ldr	r3, [r7, #16]
 8011c32:	3304      	adds	r3, #4
 8011c34:	681b      	ldr	r3, [r3, #0]
 8011c36:	429a      	cmp	r2, r3
 8011c38:	d026      	beq.n	8011c88 <ip4_input+0x140>
            /* or broadcast on this interface network address? */
            ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8011c3a:	4b5c      	ldr	r3, [pc, #368]	; (8011dac <ip4_input+0x264>)
 8011c3c:	695b      	ldr	r3, [r3, #20]
 8011c3e:	6939      	ldr	r1, [r7, #16]
 8011c40:	4618      	mov	r0, r3
 8011c42:	f000 f989 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 8011c46:	4603      	mov	r3, r0
        if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8011c48:	2b00      	cmp	r3, #0
 8011c4a:	d11d      	bne.n	8011c88 <ip4_input+0x140>
          /* break out of for loop */
          break;
        }
#endif /* LWIP_AUTOIP */
      }
      if (first) {
 8011c4c:	68fb      	ldr	r3, [r7, #12]
 8011c4e:	2b00      	cmp	r3, #0
 8011c50:	d00d      	beq.n	8011c6e <ip4_input+0x126>
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
        /* Packets sent to the loopback address must not be accepted on an
         * interface that does not have the loopback address assigned to it,
         * unless a non-loopback interface is used for loopback traffic. */
        if (ip4_addr_isloopback(ip4_current_dest_addr())) {
 8011c52:	4b56      	ldr	r3, [pc, #344]	; (8011dac <ip4_input+0x264>)
 8011c54:	695b      	ldr	r3, [r3, #20]
 8011c56:	b2db      	uxtb	r3, r3
 8011c58:	2b7f      	cmp	r3, #127	; 0x7f
 8011c5a:	d102      	bne.n	8011c62 <ip4_input+0x11a>
          netif = NULL;
 8011c5c:	2300      	movs	r3, #0
 8011c5e:	613b      	str	r3, [r7, #16]
          break;
 8011c60:	e012      	b.n	8011c88 <ip4_input+0x140>
        }
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
        first = 0;
 8011c62:	2300      	movs	r3, #0
 8011c64:	60fb      	str	r3, [r7, #12]
        netif = netif_list;
 8011c66:	4b52      	ldr	r3, [pc, #328]	; (8011db0 <ip4_input+0x268>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	613b      	str	r3, [r7, #16]
 8011c6c:	e002      	b.n	8011c74 <ip4_input+0x12c>
      } else {
        netif = netif->next;
 8011c6e:	693b      	ldr	r3, [r7, #16]
 8011c70:	681b      	ldr	r3, [r3, #0]
 8011c72:	613b      	str	r3, [r7, #16]
      }
      if (netif == inp) {
 8011c74:	693a      	ldr	r2, [r7, #16]
 8011c76:	683b      	ldr	r3, [r7, #0]
 8011c78:	429a      	cmp	r2, r3
 8011c7a:	d102      	bne.n	8011c82 <ip4_input+0x13a>
        netif = netif->next;
 8011c7c:	693b      	ldr	r3, [r7, #16]
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	613b      	str	r3, [r7, #16]
      }
    } while (netif != NULL);
 8011c82:	693b      	ldr	r3, [r7, #16]
 8011c84:	2b00      	cmp	r3, #0
 8011c86:	d1c4      	bne.n	8011c12 <ip4_input+0xca>
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011c88:	4b48      	ldr	r3, [pc, #288]	; (8011dac <ip4_input+0x264>)
 8011c8a:	691b      	ldr	r3, [r3, #16]
 8011c8c:	6839      	ldr	r1, [r7, #0]
 8011c8e:	4618      	mov	r0, r3
 8011c90:	f000 f962 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 8011c94:	4603      	mov	r3, r0
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d105      	bne.n	8011ca6 <ip4_input+0x15e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 8011c9a:	4b44      	ldr	r3, [pc, #272]	; (8011dac <ip4_input+0x264>)
 8011c9c:	691b      	ldr	r3, [r3, #16]
 8011c9e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 8011ca2:	2be0      	cmp	r3, #224	; 0xe0
 8011ca4:	d104      	bne.n	8011cb0 <ip4_input+0x168>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 8011ca6:	6878      	ldr	r0, [r7, #4]
 8011ca8:	f7fe fa1c 	bl	80100e4 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 8011cac:	2300      	movs	r3, #0
 8011cae:	e079      	b.n	8011da4 <ip4_input+0x25c>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8011cb0:	693b      	ldr	r3, [r7, #16]
 8011cb2:	2b00      	cmp	r3, #0
 8011cb4:	d104      	bne.n	8011cc0 <ip4_input+0x178>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8011cb6:	6878      	ldr	r0, [r7, #4]
 8011cb8:	f7fe fa14 	bl	80100e4 <pbuf_free>
    return ERR_OK;
 8011cbc:	2300      	movs	r3, #0
 8011cbe:	e071      	b.n	8011da4 <ip4_input+0x25c>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8011cc0:	697b      	ldr	r3, [r7, #20]
 8011cc2:	88db      	ldrh	r3, [r3, #6]
 8011cc4:	b29b      	uxth	r3, r3
 8011cc6:	461a      	mov	r2, r3
 8011cc8:	f64f 733f 	movw	r3, #65343	; 0xff3f
 8011ccc:	4013      	ands	r3, r2
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	d00b      	beq.n	8011cea <ip4_input+0x1a2>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
      lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK)*8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8011cd2:	6878      	ldr	r0, [r7, #4]
 8011cd4:	f000 fc84 	bl	80125e0 <ip4_reass>
 8011cd8:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8011cda:	687b      	ldr	r3, [r7, #4]
 8011cdc:	2b00      	cmp	r3, #0
 8011cde:	d101      	bne.n	8011ce4 <ip4_input+0x19c>
      return ERR_OK;
 8011ce0:	2300      	movs	r3, #0
 8011ce2:	e05f      	b.n	8011da4 <ip4_input+0x25c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	685b      	ldr	r3, [r3, #4]
 8011ce8:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8011cea:	4a30      	ldr	r2, [pc, #192]	; (8011dac <ip4_input+0x264>)
 8011cec:	693b      	ldr	r3, [r7, #16]
 8011cee:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8011cf0:	4a2e      	ldr	r2, [pc, #184]	; (8011dac <ip4_input+0x264>)
 8011cf2:	683b      	ldr	r3, [r7, #0]
 8011cf4:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8011cf6:	4a2d      	ldr	r2, [pc, #180]	; (8011dac <ip4_input+0x264>)
 8011cf8:	697b      	ldr	r3, [r7, #20]
 8011cfa:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL(iphdr) * 4;
 8011cfc:	697b      	ldr	r3, [r7, #20]
 8011cfe:	781b      	ldrb	r3, [r3, #0]
 8011d00:	b29b      	uxth	r3, r3
 8011d02:	f003 030f 	and.w	r3, r3, #15
 8011d06:	b29b      	uxth	r3, r3
 8011d08:	009b      	lsls	r3, r3, #2
 8011d0a:	b29a      	uxth	r2, r3
 8011d0c:	4b27      	ldr	r3, [pc, #156]	; (8011dac <ip4_input+0x264>)
 8011d0e:	819a      	strh	r2, [r3, #12]
#if LWIP_RAW
  /* raw input did not eat the packet? */
  if (raw_input(p, inp) == 0)
#endif /* LWIP_RAW */
  {
    pbuf_header(p, -(s16_t)iphdr_hlen); /* Move to payload, no check necessary. */
 8011d10:	897b      	ldrh	r3, [r7, #10]
 8011d12:	425b      	negs	r3, r3
 8011d14:	b29b      	uxth	r3, r3
 8011d16:	b21b      	sxth	r3, r3
 8011d18:	4619      	mov	r1, r3
 8011d1a:	6878      	ldr	r0, [r7, #4]
 8011d1c:	f7fe f9be 	bl	801009c <pbuf_header>

    switch (IPH_PROTO(iphdr)) {
 8011d20:	697b      	ldr	r3, [r7, #20]
 8011d22:	7a5b      	ldrb	r3, [r3, #9]
 8011d24:	2b01      	cmp	r3, #1
 8011d26:	d006      	beq.n	8011d36 <ip4_input+0x1ee>
 8011d28:	2b11      	cmp	r3, #17
 8011d2a:	d109      	bne.n	8011d40 <ip4_input+0x1f8>
    case IP_PROTO_UDP:
#if LWIP_UDPLITE
    case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
      MIB2_STATS_INC(mib2.ipindelivers);
      udp_input(p, inp);
 8011d2c:	6839      	ldr	r1, [r7, #0]
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f7fe fce8 	bl	8010704 <udp_input>
      break;
 8011d34:	e023      	b.n	8011d7e <ip4_input+0x236>
      break;
#endif /* LWIP_TCP */
#if LWIP_ICMP
    case IP_PROTO_ICMP:
      MIB2_STATS_INC(mib2.ipindelivers);
      icmp_input(p, inp);
 8011d36:	6839      	ldr	r1, [r7, #0]
 8011d38:	6878      	ldr	r0, [r7, #4]
 8011d3a:	f7ff fd0d 	bl	8011758 <icmp_input>
      break;
 8011d3e:	e01e      	b.n	8011d7e <ip4_input+0x236>
      break;
#endif /* LWIP_IGMP */
    default:
#if LWIP_ICMP
      /* send ICMP destination protocol unreachable unless is was a broadcast */
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011d40:	4b1a      	ldr	r3, [pc, #104]	; (8011dac <ip4_input+0x264>)
 8011d42:	695b      	ldr	r3, [r3, #20]
 8011d44:	6939      	ldr	r1, [r7, #16]
 8011d46:	4618      	mov	r0, r3
 8011d48:	f000 f906 	bl	8011f58 <ip4_addr_isbroadcast_u32>
 8011d4c:	4603      	mov	r3, r0
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	d112      	bne.n	8011d78 <ip4_input+0x230>
          !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8011d52:	4b16      	ldr	r3, [pc, #88]	; (8011dac <ip4_input+0x264>)
 8011d54:	695b      	ldr	r3, [r3, #20]
 8011d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 8011d5a:	2be0      	cmp	r3, #224	; 0xe0
 8011d5c:	d00c      	beq.n	8011d78 <ip4_input+0x230>
        pbuf_header_force(p, iphdr_hlen); /* Move to ip header, no check necessary. */
 8011d5e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8011d62:	4619      	mov	r1, r3
 8011d64:	6878      	ldr	r0, [r7, #4]
 8011d66:	f7fe f9ab 	bl	80100c0 <pbuf_header_force>
        p->payload = iphdr;
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	697a      	ldr	r2, [r7, #20]
 8011d6e:	605a      	str	r2, [r3, #4]
        icmp_dest_unreach(p, ICMP_DUR_PROTO);
 8011d70:	2102      	movs	r1, #2
 8011d72:	6878      	ldr	r0, [r7, #4]
 8011d74:	f7ff fdf6 	bl	8011964 <icmp_dest_unreach>
      }
#endif /* LWIP_ICMP */
      pbuf_free(p);
 8011d78:	6878      	ldr	r0, [r7, #4]
 8011d7a:	f7fe f9b3 	bl	80100e4 <pbuf_free>
      MIB2_STATS_INC(mib2.ipinunknownprotos);
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 8011d7e:	4b0b      	ldr	r3, [pc, #44]	; (8011dac <ip4_input+0x264>)
 8011d80:	2200      	movs	r2, #0
 8011d82:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 8011d84:	4b09      	ldr	r3, [pc, #36]	; (8011dac <ip4_input+0x264>)
 8011d86:	2200      	movs	r2, #0
 8011d88:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 8011d8a:	4b08      	ldr	r3, [pc, #32]	; (8011dac <ip4_input+0x264>)
 8011d8c:	2200      	movs	r2, #0
 8011d8e:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 8011d90:	4b06      	ldr	r3, [pc, #24]	; (8011dac <ip4_input+0x264>)
 8011d92:	2200      	movs	r2, #0
 8011d94:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 8011d96:	4b05      	ldr	r3, [pc, #20]	; (8011dac <ip4_input+0x264>)
 8011d98:	2200      	movs	r2, #0
 8011d9a:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 8011d9c:	4b03      	ldr	r3, [pc, #12]	; (8011dac <ip4_input+0x264>)
 8011d9e:	2200      	movs	r2, #0
 8011da0:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 8011da2:	2300      	movs	r3, #0
}
 8011da4:	4618      	mov	r0, r3
 8011da6:	3718      	adds	r7, #24
 8011da8:	46bd      	mov	sp, r7
 8011daa:	bd80      	pop	{r7, pc}
 8011dac:	200046c4 	.word	0x200046c4
 8011db0:	200076f0 	.word	0x200076f0

08011db4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8011db4:	b580      	push	{r7, lr}
 8011db6:	b08a      	sub	sp, #40	; 0x28
 8011db8:	af04      	add	r7, sp, #16
 8011dba:	60f8      	str	r0, [r7, #12]
 8011dbc:	60b9      	str	r1, [r7, #8]
 8011dbe:	607a      	str	r2, [r7, #4]
 8011dc0:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
       u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
       u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8011dc2:	68bb      	ldr	r3, [r7, #8]
 8011dc4:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2b00      	cmp	r3, #0
 8011dca:	d009      	beq.n	8011de0 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8011dcc:	68bb      	ldr	r3, [r7, #8]
 8011dce:	2b00      	cmp	r3, #0
 8011dd0:	d003      	beq.n	8011dda <ip4_output_if+0x26>
 8011dd2:	68bb      	ldr	r3, [r7, #8]
 8011dd4:	681b      	ldr	r3, [r3, #0]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d102      	bne.n	8011de0 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8011dda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ddc:	3304      	adds	r3, #4
 8011dde:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
    ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8011de0:	78fa      	ldrb	r2, [r7, #3]
 8011de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011de4:	9302      	str	r3, [sp, #8]
 8011de6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8011dea:	9301      	str	r3, [sp, #4]
 8011dec:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011df0:	9300      	str	r3, [sp, #0]
 8011df2:	4613      	mov	r3, r2
 8011df4:	687a      	ldr	r2, [r7, #4]
 8011df6:	6979      	ldr	r1, [r7, #20]
 8011df8:	68f8      	ldr	r0, [r7, #12]
 8011dfa:	f000 f805 	bl	8011e08 <ip4_output_if_src>
 8011dfe:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8011e00:	4618      	mov	r0, r3
 8011e02:	3718      	adds	r7, #24
 8011e04:	46bd      	mov	sp, r7
 8011e06:	bd80      	pop	{r7, pc}

08011e08 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
             u8_t ttl, u8_t tos,
             u8_t proto, struct netif *netif)
{
 8011e08:	b580      	push	{r7, lr}
 8011e0a:	b088      	sub	sp, #32
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	60f8      	str	r0, [r7, #12]
 8011e10:	60b9      	str	r1, [r7, #8]
 8011e12:	607a      	str	r2, [r7, #4]
 8011e14:	70fb      	strb	r3, [r7, #3]
  ip4_addr_t dest_addr;
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8011e16:	68fb      	ldr	r3, [r7, #12]
 8011e18:	89db      	ldrh	r3, [r3, #14]
 8011e1a:	2b01      	cmp	r3, #1
 8011e1c:	d006      	beq.n	8011e2c <ip4_output_if_src+0x24>
 8011e1e:	4b48      	ldr	r3, [pc, #288]	; (8011f40 <ip4_output_if_src+0x138>)
 8011e20:	f240 3233 	movw	r2, #819	; 0x333
 8011e24:	4947      	ldr	r1, [pc, #284]	; (8011f44 <ip4_output_if_src+0x13c>)
 8011e26:	4848      	ldr	r0, [pc, #288]	; (8011f48 <ip4_output_if_src+0x140>)
 8011e28:	f002 fc3a 	bl	80146a0 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	2b00      	cmp	r3, #0
 8011e30:	d060      	beq.n	8011ef4 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8011e32:	2314      	movs	r3, #20
 8011e34:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_header(p, IP_HLEN)) {
 8011e36:	2114      	movs	r1, #20
 8011e38:	68f8      	ldr	r0, [r7, #12]
 8011e3a:	f7fe f92f 	bl	801009c <pbuf_header>
 8011e3e:	4603      	mov	r3, r0
 8011e40:	2b00      	cmp	r3, #0
 8011e42:	d002      	beq.n	8011e4a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8011e44:	f06f 0301 	mvn.w	r3, #1
 8011e48:	e075      	b.n	8011f36 <ip4_output_if_src+0x12e>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	685b      	ldr	r3, [r3, #4]
 8011e4e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8011e50:	68fb      	ldr	r3, [r7, #12]
 8011e52:	895b      	ldrh	r3, [r3, #10]
 8011e54:	2b13      	cmp	r3, #19
 8011e56:	d806      	bhi.n	8011e66 <ip4_output_if_src+0x5e>
 8011e58:	4b39      	ldr	r3, [pc, #228]	; (8011f40 <ip4_output_if_src+0x138>)
 8011e5a:	f240 3261 	movw	r2, #865	; 0x361
 8011e5e:	493b      	ldr	r1, [pc, #236]	; (8011f4c <ip4_output_if_src+0x144>)
 8011e60:	4839      	ldr	r0, [pc, #228]	; (8011f48 <ip4_output_if_src+0x140>)
 8011e62:	f002 fc1d 	bl	80146a0 <iprintf>
               (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8011e66:	69fb      	ldr	r3, [r7, #28]
 8011e68:	78fa      	ldrb	r2, [r7, #3]
 8011e6a:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8011e6c:	69fb      	ldr	r3, [r7, #28]
 8011e6e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8011e72:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	681a      	ldr	r2, [r3, #0]
 8011e78:	69fb      	ldr	r3, [r7, #28]
 8011e7a:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8011e7c:	8b7b      	ldrh	r3, [r7, #26]
 8011e7e:	089b      	lsrs	r3, r3, #2
 8011e80:	b29b      	uxth	r3, r3
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011e88:	b2da      	uxtb	r2, r3
 8011e8a:	69fb      	ldr	r3, [r7, #28]
 8011e8c:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8011e8e:	69fb      	ldr	r3, [r7, #28]
 8011e90:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8011e94:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8011e96:	68fb      	ldr	r3, [r7, #12]
 8011e98:	891b      	ldrh	r3, [r3, #8]
 8011e9a:	4618      	mov	r0, r3
 8011e9c:	f7fd f84c 	bl	800ef38 <lwip_htons>
 8011ea0:	4603      	mov	r3, r0
 8011ea2:	461a      	mov	r2, r3
 8011ea4:	69fb      	ldr	r3, [r7, #28]
 8011ea6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8011ea8:	69fb      	ldr	r3, [r7, #28]
 8011eaa:	2200      	movs	r2, #0
 8011eac:	719a      	strb	r2, [r3, #6]
 8011eae:	2200      	movs	r2, #0
 8011eb0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8011eb2:	4b27      	ldr	r3, [pc, #156]	; (8011f50 <ip4_output_if_src+0x148>)
 8011eb4:	881b      	ldrh	r3, [r3, #0]
 8011eb6:	4618      	mov	r0, r3
 8011eb8:	f7fd f83e 	bl	800ef38 <lwip_htons>
 8011ebc:	4603      	mov	r3, r0
 8011ebe:	461a      	mov	r2, r3
 8011ec0:	69fb      	ldr	r3, [r7, #28]
 8011ec2:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8011ec4:	4b22      	ldr	r3, [pc, #136]	; (8011f50 <ip4_output_if_src+0x148>)
 8011ec6:	881b      	ldrh	r3, [r3, #0]
 8011ec8:	3301      	adds	r3, #1
 8011eca:	b29a      	uxth	r2, r3
 8011ecc:	4b20      	ldr	r3, [pc, #128]	; (8011f50 <ip4_output_if_src+0x148>)
 8011ece:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8011ed0:	68bb      	ldr	r3, [r7, #8]
 8011ed2:	2b00      	cmp	r3, #0
 8011ed4:	d104      	bne.n	8011ee0 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8011ed6:	4b1f      	ldr	r3, [pc, #124]	; (8011f54 <ip4_output_if_src+0x14c>)
 8011ed8:	681a      	ldr	r2, [r3, #0]
 8011eda:	69fb      	ldr	r3, [r7, #28]
 8011edc:	60da      	str	r2, [r3, #12]
 8011ede:	e003      	b.n	8011ee8 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8011ee0:	68bb      	ldr	r3, [r7, #8]
 8011ee2:	681a      	ldr	r2, [r3, #0]
 8011ee4:	69fb      	ldr	r3, [r7, #28]
 8011ee6:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8011ee8:	69fb      	ldr	r3, [r7, #28]
 8011eea:	2200      	movs	r2, #0
 8011eec:	729a      	strb	r2, [r3, #10]
 8011eee:	2200      	movs	r2, #0
 8011ef0:	72da      	strb	r2, [r3, #11]
 8011ef2:	e008      	b.n	8011f06 <ip4_output_if_src+0xfe>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    iphdr = (struct ip_hdr *)p->payload;
 8011ef4:	68fb      	ldr	r3, [r7, #12]
 8011ef6:	685b      	ldr	r3, [r3, #4]
 8011ef8:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8011efa:	69fb      	ldr	r3, [r7, #28]
 8011efc:	691b      	ldr	r3, [r3, #16]
 8011efe:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8011f00:	f107 0314 	add.w	r3, r7, #20
 8011f04:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8011f06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f08:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011f0a:	2b00      	cmp	r3, #0
 8011f0c:	d00c      	beq.n	8011f28 <ip4_output_if_src+0x120>
 8011f0e:	68fb      	ldr	r3, [r7, #12]
 8011f10:	891a      	ldrh	r2, [r3, #8]
 8011f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8011f16:	429a      	cmp	r2, r3
 8011f18:	d906      	bls.n	8011f28 <ip4_output_if_src+0x120>
    return ip4_frag(p, netif, dest);
 8011f1a:	687a      	ldr	r2, [r7, #4]
 8011f1c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8011f1e:	68f8      	ldr	r0, [r7, #12]
 8011f20:	f000 fd08 	bl	8012934 <ip4_frag>
 8011f24:	4603      	mov	r3, r0
 8011f26:	e006      	b.n	8011f36 <ip4_output_if_src+0x12e>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8011f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f2a:	695b      	ldr	r3, [r3, #20]
 8011f2c:	687a      	ldr	r2, [r7, #4]
 8011f2e:	68f9      	ldr	r1, [r7, #12]
 8011f30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011f32:	4798      	blx	r3
 8011f34:	4603      	mov	r3, r0
}
 8011f36:	4618      	mov	r0, r3
 8011f38:	3720      	adds	r7, #32
 8011f3a:	46bd      	mov	sp, r7
 8011f3c:	bd80      	pop	{r7, pc}
 8011f3e:	bf00      	nop
 8011f40:	0801750c 	.word	0x0801750c
 8011f44:	08017540 	.word	0x08017540
 8011f48:	0801754c 	.word	0x0801754c
 8011f4c:	08017574 	.word	0x08017574
 8011f50:	2000059a 	.word	0x2000059a
 8011f54:	08017a50 	.word	0x08017a50

08011f58 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8011f58:	b480      	push	{r7}
 8011f5a:	b085      	sub	sp, #20
 8011f5c:	af00      	add	r7, sp, #0
 8011f5e:	6078      	str	r0, [r7, #4]
 8011f60:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8011f66:	687b      	ldr	r3, [r7, #4]
 8011f68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f6c:	d002      	beq.n	8011f74 <ip4_addr_isbroadcast_u32+0x1c>
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	2b00      	cmp	r3, #0
 8011f72:	d101      	bne.n	8011f78 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8011f74:	2301      	movs	r3, #1
 8011f76:	e02a      	b.n	8011fce <ip4_addr_isbroadcast_u32+0x76>
  /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8011f78:	683b      	ldr	r3, [r7, #0]
 8011f7a:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8011f7e:	f003 0302 	and.w	r3, r3, #2
 8011f82:	2b00      	cmp	r3, #0
 8011f84:	d101      	bne.n	8011f8a <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8011f86:	2300      	movs	r3, #0
 8011f88:	e021      	b.n	8011fce <ip4_addr_isbroadcast_u32+0x76>
  /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8011f8a:	683b      	ldr	r3, [r7, #0]
 8011f8c:	3304      	adds	r3, #4
 8011f8e:	681b      	ldr	r3, [r3, #0]
 8011f90:	687a      	ldr	r2, [r7, #4]
 8011f92:	429a      	cmp	r2, r3
 8011f94:	d101      	bne.n	8011f9a <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8011f96:	2300      	movs	r3, #0
 8011f98:	e019      	b.n	8011fce <ip4_addr_isbroadcast_u32+0x76>
  /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8011f9a:	68fa      	ldr	r2, [r7, #12]
 8011f9c:	683b      	ldr	r3, [r7, #0]
 8011f9e:	3304      	adds	r3, #4
 8011fa0:	681b      	ldr	r3, [r3, #0]
 8011fa2:	405a      	eors	r2, r3
 8011fa4:	683b      	ldr	r3, [r7, #0]
 8011fa6:	3308      	adds	r3, #8
 8011fa8:	681b      	ldr	r3, [r3, #0]
 8011faa:	4013      	ands	r3, r2
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d10d      	bne.n	8011fcc <ip4_addr_isbroadcast_u32+0x74>
         /* ...and host identifier bits are all ones? =>... */
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011fb0:	683b      	ldr	r3, [r7, #0]
 8011fb2:	3308      	adds	r3, #8
 8011fb4:	681b      	ldr	r3, [r3, #0]
 8011fb6:	43da      	mvns	r2, r3
 8011fb8:	687b      	ldr	r3, [r7, #4]
 8011fba:	401a      	ands	r2, r3
           (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8011fbc:	683b      	ldr	r3, [r7, #0]
 8011fbe:	3308      	adds	r3, #8
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	43db      	mvns	r3, r3
          && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8011fc4:	429a      	cmp	r2, r3
 8011fc6:	d101      	bne.n	8011fcc <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8011fc8:	2301      	movs	r3, #1
 8011fca:	e000      	b.n	8011fce <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8011fcc:	2300      	movs	r3, #0
  }
}
 8011fce:	4618      	mov	r0, r3
 8011fd0:	3714      	adds	r7, #20
 8011fd2:	46bd      	mov	sp, r7
 8011fd4:	bc80      	pop	{r7}
 8011fd6:	4770      	bx	lr

08011fd8 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8011fd8:	b580      	push	{r7, lr}
 8011fda:	b084      	sub	sp, #16
 8011fdc:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8011fde:	2300      	movs	r3, #0
 8011fe0:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8011fe2:	4b12      	ldr	r3, [pc, #72]	; (801202c <ip_reass_tmr+0x54>)
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8011fe8:	e018      	b.n	801201c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8011fea:	68fb      	ldr	r3, [r7, #12]
 8011fec:	7fdb      	ldrb	r3, [r3, #31]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d00b      	beq.n	801200a <ip_reass_tmr+0x32>
      r->timer--;
 8011ff2:	68fb      	ldr	r3, [r7, #12]
 8011ff4:	7fdb      	ldrb	r3, [r3, #31]
 8011ff6:	3b01      	subs	r3, #1
 8011ff8:	b2da      	uxtb	r2, r3
 8011ffa:	68fb      	ldr	r3, [r7, #12]
 8011ffc:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n",(u16_t)r->timer));
      prev = r;
 8011ffe:	68fb      	ldr	r3, [r7, #12]
 8012000:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8012002:	68fb      	ldr	r3, [r7, #12]
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	60fb      	str	r3, [r7, #12]
 8012008:	e008      	b.n	801201c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801200a:	68fb      	ldr	r3, [r7, #12]
 801200c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801200e:	68fb      	ldr	r3, [r7, #12]
 8012010:	681b      	ldr	r3, [r3, #0]
 8012012:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8012014:	68b9      	ldr	r1, [r7, #8]
 8012016:	6878      	ldr	r0, [r7, #4]
 8012018:	f000 f80a 	bl	8012030 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801201c:	68fb      	ldr	r3, [r7, #12]
 801201e:	2b00      	cmp	r3, #0
 8012020:	d1e3      	bne.n	8011fea <ip_reass_tmr+0x12>
     }
   }
}
 8012022:	bf00      	nop
 8012024:	3710      	adds	r7, #16
 8012026:	46bd      	mov	sp, r7
 8012028:	bd80      	pop	{r7, pc}
 801202a:	bf00      	nop
 801202c:	2000059c 	.word	0x2000059c

08012030 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8012030:	b580      	push	{r7, lr}
 8012032:	b088      	sub	sp, #32
 8012034:	af00      	add	r7, sp, #0
 8012036:	6078      	str	r0, [r7, #4]
 8012038:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801203a:	2300      	movs	r3, #0
 801203c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801203e:	683a      	ldr	r2, [r7, #0]
 8012040:	687b      	ldr	r3, [r7, #4]
 8012042:	429a      	cmp	r2, r3
 8012044:	d105      	bne.n	8012052 <ip_reass_free_complete_datagram+0x22>
 8012046:	4b45      	ldr	r3, [pc, #276]	; (801215c <ip_reass_free_complete_datagram+0x12c>)
 8012048:	22ab      	movs	r2, #171	; 0xab
 801204a:	4945      	ldr	r1, [pc, #276]	; (8012160 <ip_reass_free_complete_datagram+0x130>)
 801204c:	4845      	ldr	r0, [pc, #276]	; (8012164 <ip_reass_free_complete_datagram+0x134>)
 801204e:	f002 fb27 	bl	80146a0 <iprintf>
  if (prev != NULL) {
 8012052:	683b      	ldr	r3, [r7, #0]
 8012054:	2b00      	cmp	r3, #0
 8012056:	d00a      	beq.n	801206e <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8012058:	683b      	ldr	r3, [r7, #0]
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	687a      	ldr	r2, [r7, #4]
 801205e:	429a      	cmp	r2, r3
 8012060:	d005      	beq.n	801206e <ip_reass_free_complete_datagram+0x3e>
 8012062:	4b3e      	ldr	r3, [pc, #248]	; (801215c <ip_reass_free_complete_datagram+0x12c>)
 8012064:	22ad      	movs	r2, #173	; 0xad
 8012066:	4940      	ldr	r1, [pc, #256]	; (8012168 <ip_reass_free_complete_datagram+0x138>)
 8012068:	483e      	ldr	r0, [pc, #248]	; (8012164 <ip_reass_free_complete_datagram+0x134>)
 801206a:	f002 fb19 	bl	80146a0 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801206e:	687b      	ldr	r3, [r7, #4]
 8012070:	685b      	ldr	r3, [r3, #4]
 8012072:	685b      	ldr	r3, [r3, #4]
 8012074:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8012076:	697b      	ldr	r3, [r7, #20]
 8012078:	889b      	ldrh	r3, [r3, #4]
 801207a:	b29b      	uxth	r3, r3
 801207c:	2b00      	cmp	r3, #0
 801207e:	d12a      	bne.n	80120d6 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	685b      	ldr	r3, [r3, #4]
 8012084:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8012086:	697b      	ldr	r3, [r7, #20]
 8012088:	681a      	ldr	r2, [r3, #0]
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801208e:	69bb      	ldr	r3, [r7, #24]
 8012090:	6858      	ldr	r0, [r3, #4]
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	3308      	adds	r3, #8
 8012096:	2214      	movs	r2, #20
 8012098:	4619      	mov	r1, r3
 801209a:	f001 fdf8 	bl	8013c8e <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801209e:	2101      	movs	r1, #1
 80120a0:	69b8      	ldr	r0, [r7, #24]
 80120a2:	f7ff fc6f 	bl	8011984 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80120a6:	69b8      	ldr	r0, [r7, #24]
 80120a8:	f7fe f8b0 	bl	801020c <pbuf_clen>
 80120ac:	4603      	mov	r3, r0
 80120ae:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80120b0:	8bfa      	ldrh	r2, [r7, #30]
 80120b2:	8a7b      	ldrh	r3, [r7, #18]
 80120b4:	4413      	add	r3, r2
 80120b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80120ba:	db05      	blt.n	80120c8 <ip_reass_free_complete_datagram+0x98>
 80120bc:	4b27      	ldr	r3, [pc, #156]	; (801215c <ip_reass_free_complete_datagram+0x12c>)
 80120be:	22bc      	movs	r2, #188	; 0xbc
 80120c0:	492a      	ldr	r1, [pc, #168]	; (801216c <ip_reass_free_complete_datagram+0x13c>)
 80120c2:	4828      	ldr	r0, [pc, #160]	; (8012164 <ip_reass_free_complete_datagram+0x134>)
 80120c4:	f002 faec 	bl	80146a0 <iprintf>
    pbufs_freed += clen;
 80120c8:	8bfa      	ldrh	r2, [r7, #30]
 80120ca:	8a7b      	ldrh	r3, [r7, #18]
 80120cc:	4413      	add	r3, r2
 80120ce:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 80120d0:	69b8      	ldr	r0, [r7, #24]
 80120d2:	f7fe f807 	bl	80100e4 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 80120d6:	687b      	ldr	r3, [r7, #4]
 80120d8:	685b      	ldr	r3, [r3, #4]
 80120da:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 80120dc:	e01f      	b.n	801211e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 80120de:	69bb      	ldr	r3, [r7, #24]
 80120e0:	685b      	ldr	r3, [r3, #4]
 80120e2:	617b      	str	r3, [r7, #20]
    pcur = p;
 80120e4:	69bb      	ldr	r3, [r7, #24]
 80120e6:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 80120e8:	697b      	ldr	r3, [r7, #20]
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 80120ee:	68f8      	ldr	r0, [r7, #12]
 80120f0:	f7fe f88c 	bl	801020c <pbuf_clen>
 80120f4:	4603      	mov	r3, r0
 80120f6:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 80120f8:	8bfa      	ldrh	r2, [r7, #30]
 80120fa:	8a7b      	ldrh	r3, [r7, #18]
 80120fc:	4413      	add	r3, r2
 80120fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012102:	db05      	blt.n	8012110 <ip_reass_free_complete_datagram+0xe0>
 8012104:	4b15      	ldr	r3, [pc, #84]	; (801215c <ip_reass_free_complete_datagram+0x12c>)
 8012106:	22cc      	movs	r2, #204	; 0xcc
 8012108:	4918      	ldr	r1, [pc, #96]	; (801216c <ip_reass_free_complete_datagram+0x13c>)
 801210a:	4816      	ldr	r0, [pc, #88]	; (8012164 <ip_reass_free_complete_datagram+0x134>)
 801210c:	f002 fac8 	bl	80146a0 <iprintf>
    pbufs_freed += clen;
 8012110:	8bfa      	ldrh	r2, [r7, #30]
 8012112:	8a7b      	ldrh	r3, [r7, #18]
 8012114:	4413      	add	r3, r2
 8012116:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8012118:	68f8      	ldr	r0, [r7, #12]
 801211a:	f7fd ffe3 	bl	80100e4 <pbuf_free>
  while (p != NULL) {
 801211e:	69bb      	ldr	r3, [r7, #24]
 8012120:	2b00      	cmp	r3, #0
 8012122:	d1dc      	bne.n	80120de <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8012124:	6839      	ldr	r1, [r7, #0]
 8012126:	6878      	ldr	r0, [r7, #4]
 8012128:	f000 f8c2 	bl	80122b0 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= pbufs_freed);
 801212c:	4b10      	ldr	r3, [pc, #64]	; (8012170 <ip_reass_free_complete_datagram+0x140>)
 801212e:	881b      	ldrh	r3, [r3, #0]
 8012130:	8bfa      	ldrh	r2, [r7, #30]
 8012132:	429a      	cmp	r2, r3
 8012134:	d905      	bls.n	8012142 <ip_reass_free_complete_datagram+0x112>
 8012136:	4b09      	ldr	r3, [pc, #36]	; (801215c <ip_reass_free_complete_datagram+0x12c>)
 8012138:	22d2      	movs	r2, #210	; 0xd2
 801213a:	490e      	ldr	r1, [pc, #56]	; (8012174 <ip_reass_free_complete_datagram+0x144>)
 801213c:	4809      	ldr	r0, [pc, #36]	; (8012164 <ip_reass_free_complete_datagram+0x134>)
 801213e:	f002 faaf 	bl	80146a0 <iprintf>
  ip_reass_pbufcount -= pbufs_freed;
 8012142:	4b0b      	ldr	r3, [pc, #44]	; (8012170 <ip_reass_free_complete_datagram+0x140>)
 8012144:	881a      	ldrh	r2, [r3, #0]
 8012146:	8bfb      	ldrh	r3, [r7, #30]
 8012148:	1ad3      	subs	r3, r2, r3
 801214a:	b29a      	uxth	r2, r3
 801214c:	4b08      	ldr	r3, [pc, #32]	; (8012170 <ip_reass_free_complete_datagram+0x140>)
 801214e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8012150:	8bfb      	ldrh	r3, [r7, #30]
}
 8012152:	4618      	mov	r0, r3
 8012154:	3720      	adds	r7, #32
 8012156:	46bd      	mov	sp, r7
 8012158:	bd80      	pop	{r7, pc}
 801215a:	bf00      	nop
 801215c:	080175a4 	.word	0x080175a4
 8012160:	080175e0 	.word	0x080175e0
 8012164:	080175ec 	.word	0x080175ec
 8012168:	08017614 	.word	0x08017614
 801216c:	08017628 	.word	0x08017628
 8012170:	200005a0 	.word	0x200005a0
 8012174:	08017648 	.word	0x08017648

08012178 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8012178:	b580      	push	{r7, lr}
 801217a:	b08a      	sub	sp, #40	; 0x28
 801217c:	af00      	add	r7, sp, #0
 801217e:	6078      	str	r0, [r7, #4]
 8012180:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8012182:	2300      	movs	r3, #0
 8012184:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8012186:	2300      	movs	r3, #0
 8012188:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801218a:	2300      	movs	r3, #0
 801218c:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801218e:	2300      	movs	r3, #0
 8012190:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8012192:	2300      	movs	r3, #0
 8012194:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8012196:	4b28      	ldr	r3, [pc, #160]	; (8012238 <ip_reass_remove_oldest_datagram+0xc0>)
 8012198:	681b      	ldr	r3, [r3, #0]
 801219a:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801219c:	e030      	b.n	8012200 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801219e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121a0:	695a      	ldr	r2, [r3, #20]
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	68db      	ldr	r3, [r3, #12]
 80121a6:	429a      	cmp	r2, r3
 80121a8:	d10c      	bne.n	80121c4 <ip_reass_remove_oldest_datagram+0x4c>
 80121aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121ac:	699a      	ldr	r2, [r3, #24]
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	691b      	ldr	r3, [r3, #16]
 80121b2:	429a      	cmp	r2, r3
 80121b4:	d106      	bne.n	80121c4 <ip_reass_remove_oldest_datagram+0x4c>
 80121b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121b8:	899a      	ldrh	r2, [r3, #12]
 80121ba:	687b      	ldr	r3, [r7, #4]
 80121bc:	889b      	ldrh	r3, [r3, #4]
 80121be:	b29b      	uxth	r3, r3
 80121c0:	429a      	cmp	r2, r3
 80121c2:	d014      	beq.n	80121ee <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 80121c4:	693b      	ldr	r3, [r7, #16]
 80121c6:	3301      	adds	r3, #1
 80121c8:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 80121ca:	6a3b      	ldr	r3, [r7, #32]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d104      	bne.n	80121da <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 80121d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121d2:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80121d4:	69fb      	ldr	r3, [r7, #28]
 80121d6:	61bb      	str	r3, [r7, #24]
 80121d8:	e009      	b.n	80121ee <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 80121da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121dc:	7fda      	ldrb	r2, [r3, #31]
 80121de:	6a3b      	ldr	r3, [r7, #32]
 80121e0:	7fdb      	ldrb	r3, [r3, #31]
 80121e2:	429a      	cmp	r2, r3
 80121e4:	d803      	bhi.n	80121ee <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 80121e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121e8:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 80121ea:	69fb      	ldr	r3, [r7, #28]
 80121ec:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 80121ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121f0:	681b      	ldr	r3, [r3, #0]
 80121f2:	2b00      	cmp	r3, #0
 80121f4:	d001      	beq.n	80121fa <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 80121f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121f8:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 80121fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80121fc:	681b      	ldr	r3, [r3, #0]
 80121fe:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 8012200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012202:	2b00      	cmp	r3, #0
 8012204:	d1cb      	bne.n	801219e <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8012206:	6a3b      	ldr	r3, [r7, #32]
 8012208:	2b00      	cmp	r3, #0
 801220a:	d008      	beq.n	801221e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801220c:	69b9      	ldr	r1, [r7, #24]
 801220e:	6a38      	ldr	r0, [r7, #32]
 8012210:	f7ff ff0e 	bl	8012030 <ip_reass_free_complete_datagram>
 8012214:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8012216:	697a      	ldr	r2, [r7, #20]
 8012218:	68fb      	ldr	r3, [r7, #12]
 801221a:	4413      	add	r3, r2
 801221c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801221e:	697a      	ldr	r2, [r7, #20]
 8012220:	683b      	ldr	r3, [r7, #0]
 8012222:	429a      	cmp	r2, r3
 8012224:	da02      	bge.n	801222c <ip_reass_remove_oldest_datagram+0xb4>
 8012226:	693b      	ldr	r3, [r7, #16]
 8012228:	2b01      	cmp	r3, #1
 801222a:	dcac      	bgt.n	8012186 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801222c:	697b      	ldr	r3, [r7, #20]
}
 801222e:	4618      	mov	r0, r3
 8012230:	3728      	adds	r7, #40	; 0x28
 8012232:	46bd      	mov	sp, r7
 8012234:	bd80      	pop	{r7, pc}
 8012236:	bf00      	nop
 8012238:	2000059c 	.word	0x2000059c

0801223c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata*
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801223c:	b580      	push	{r7, lr}
 801223e:	b084      	sub	sp, #16
 8012240:	af00      	add	r7, sp, #0
 8012242:	6078      	str	r0, [r7, #4]
 8012244:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012246:	2001      	movs	r0, #1
 8012248:	f7fd fa04 	bl	800f654 <memp_malloc>
 801224c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	2b00      	cmp	r3, #0
 8012252:	d110      	bne.n	8012276 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8012254:	6839      	ldr	r1, [r7, #0]
 8012256:	6878      	ldr	r0, [r7, #4]
 8012258:	f7ff ff8e 	bl	8012178 <ip_reass_remove_oldest_datagram>
 801225c:	4602      	mov	r2, r0
 801225e:	683b      	ldr	r3, [r7, #0]
 8012260:	4293      	cmp	r3, r2
 8012262:	dc03      	bgt.n	801226c <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8012264:	2001      	movs	r0, #1
 8012266:	f7fd f9f5 	bl	800f654 <memp_malloc>
 801226a:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801226c:	68fb      	ldr	r3, [r7, #12]
 801226e:	2b00      	cmp	r3, #0
 8012270:	d101      	bne.n	8012276 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG,("Failed to alloc reassdata struct\n"));
      return NULL;
 8012272:	2300      	movs	r3, #0
 8012274:	e016      	b.n	80122a4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8012276:	2220      	movs	r2, #32
 8012278:	2100      	movs	r1, #0
 801227a:	68f8      	ldr	r0, [r7, #12]
 801227c:	f001 fd12 	bl	8013ca4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	2203      	movs	r2, #3
 8012284:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8012286:	4b09      	ldr	r3, [pc, #36]	; (80122ac <ip_reass_enqueue_new_datagram+0x70>)
 8012288:	681a      	ldr	r2, [r3, #0]
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801228e:	4a07      	ldr	r2, [pc, #28]	; (80122ac <ip_reass_enqueue_new_datagram+0x70>)
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8012294:	68fb      	ldr	r3, [r7, #12]
 8012296:	3308      	adds	r3, #8
 8012298:	2214      	movs	r2, #20
 801229a:	6879      	ldr	r1, [r7, #4]
 801229c:	4618      	mov	r0, r3
 801229e:	f001 fcf6 	bl	8013c8e <memcpy>
  return ipr;
 80122a2:	68fb      	ldr	r3, [r7, #12]
}
 80122a4:	4618      	mov	r0, r3
 80122a6:	3710      	adds	r7, #16
 80122a8:	46bd      	mov	sp, r7
 80122aa:	bd80      	pop	{r7, pc}
 80122ac:	2000059c 	.word	0x2000059c

080122b0 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 80122b0:	b580      	push	{r7, lr}
 80122b2:	b082      	sub	sp, #8
 80122b4:	af00      	add	r7, sp, #0
 80122b6:	6078      	str	r0, [r7, #4]
 80122b8:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 80122ba:	4b10      	ldr	r3, [pc, #64]	; (80122fc <ip_reass_dequeue_datagram+0x4c>)
 80122bc:	681b      	ldr	r3, [r3, #0]
 80122be:	687a      	ldr	r2, [r7, #4]
 80122c0:	429a      	cmp	r2, r3
 80122c2:	d104      	bne.n	80122ce <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	681b      	ldr	r3, [r3, #0]
 80122c8:	4a0c      	ldr	r2, [pc, #48]	; (80122fc <ip_reass_dequeue_datagram+0x4c>)
 80122ca:	6013      	str	r3, [r2, #0]
 80122cc:	e00d      	b.n	80122ea <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 80122ce:	683b      	ldr	r3, [r7, #0]
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d106      	bne.n	80122e2 <ip_reass_dequeue_datagram+0x32>
 80122d4:	4b0a      	ldr	r3, [pc, #40]	; (8012300 <ip_reass_dequeue_datagram+0x50>)
 80122d6:	f240 1245 	movw	r2, #325	; 0x145
 80122da:	490a      	ldr	r1, [pc, #40]	; (8012304 <ip_reass_dequeue_datagram+0x54>)
 80122dc:	480a      	ldr	r0, [pc, #40]	; (8012308 <ip_reass_dequeue_datagram+0x58>)
 80122de:	f002 f9df 	bl	80146a0 <iprintf>
    prev->next = ipr->next;
 80122e2:	687b      	ldr	r3, [r7, #4]
 80122e4:	681a      	ldr	r2, [r3, #0]
 80122e6:	683b      	ldr	r3, [r7, #0]
 80122e8:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 80122ea:	6879      	ldr	r1, [r7, #4]
 80122ec:	2001      	movs	r0, #1
 80122ee:	f7fd f9fd 	bl	800f6ec <memp_free>
}
 80122f2:	bf00      	nop
 80122f4:	3708      	adds	r7, #8
 80122f6:	46bd      	mov	sp, r7
 80122f8:	bd80      	pop	{r7, pc}
 80122fa:	bf00      	nop
 80122fc:	2000059c 	.word	0x2000059c
 8012300:	080175a4 	.word	0x080175a4
 8012304:	08017664 	.word	0x08017664
 8012308:	080175ec 	.word	0x080175ec

0801230c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801230c:	b580      	push	{r7, lr}
 801230e:	b08c      	sub	sp, #48	; 0x30
 8012310:	af00      	add	r7, sp, #0
 8012312:	60f8      	str	r0, [r7, #12]
 8012314:	60b9      	str	r1, [r7, #8]
 8012316:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev=NULL;
 8012318:	2300      	movs	r3, #0
 801231a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801231c:	2301      	movs	r3, #1
 801231e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr*)new_p->payload;
 8012320:	68bb      	ldr	r3, [r7, #8]
 8012322:	685b      	ldr	r3, [r3, #4]
 8012324:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8012326:	69fb      	ldr	r3, [r7, #28]
 8012328:	885b      	ldrh	r3, [r3, #2]
 801232a:	b29b      	uxth	r3, r3
 801232c:	4618      	mov	r0, r3
 801232e:	f7fc fe03 	bl	800ef38 <lwip_htons>
 8012332:	4603      	mov	r3, r0
 8012334:	461a      	mov	r2, r3
 8012336:	69fb      	ldr	r3, [r7, #28]
 8012338:	781b      	ldrb	r3, [r3, #0]
 801233a:	b29b      	uxth	r3, r3
 801233c:	f003 030f 	and.w	r3, r3, #15
 8012340:	b29b      	uxth	r3, r3
 8012342:	009b      	lsls	r3, r3, #2
 8012344:	b29b      	uxth	r3, r3
 8012346:	1ad3      	subs	r3, r2, r3
 8012348:	837b      	strh	r3, [r7, #26]
  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 801234a:	69fb      	ldr	r3, [r7, #28]
 801234c:	88db      	ldrh	r3, [r3, #6]
 801234e:	b29b      	uxth	r3, r3
 8012350:	4618      	mov	r0, r3
 8012352:	f7fc fdf1 	bl	800ef38 <lwip_htons>
 8012356:	4603      	mov	r3, r0
 8012358:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801235c:	b29b      	uxth	r3, r3
 801235e:	00db      	lsls	r3, r3, #3
 8012360:	833b      	strh	r3, [r7, #24]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper*)new_p->payload;
 8012362:	68bb      	ldr	r3, [r7, #8]
 8012364:	685b      	ldr	r3, [r3, #4]
 8012366:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 8012368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801236a:	2200      	movs	r2, #0
 801236c:	701a      	strb	r2, [r3, #0]
 801236e:	2200      	movs	r2, #0
 8012370:	705a      	strb	r2, [r3, #1]
 8012372:	2200      	movs	r2, #0
 8012374:	709a      	strb	r2, [r3, #2]
 8012376:	2200      	movs	r2, #0
 8012378:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801237a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801237c:	8b3a      	ldrh	r2, [r7, #24]
 801237e:	809a      	strh	r2, [r3, #4]
  iprh->end = offset + len;
 8012380:	8b3a      	ldrh	r2, [r7, #24]
 8012382:	8b7b      	ldrh	r3, [r7, #26]
 8012384:	4413      	add	r3, r2
 8012386:	b29a      	uxth	r2, r3
 8012388:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801238a:	80da      	strh	r2, [r3, #6]

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801238c:	68fb      	ldr	r3, [r7, #12]
 801238e:	685b      	ldr	r3, [r3, #4]
 8012390:	627b      	str	r3, [r7, #36]	; 0x24
 8012392:	e061      	b.n	8012458 <ip_reass_chain_frag_into_datagram_and_validate+0x14c>
    iprh_tmp = (struct ip_reass_helper*)q->payload;
 8012394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012396:	685b      	ldr	r3, [r3, #4]
 8012398:	617b      	str	r3, [r7, #20]
    if (iprh->start < iprh_tmp->start) {
 801239a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801239c:	889b      	ldrh	r3, [r3, #4]
 801239e:	b29a      	uxth	r2, r3
 80123a0:	697b      	ldr	r3, [r7, #20]
 80123a2:	889b      	ldrh	r3, [r3, #4]
 80123a4:	b29b      	uxth	r3, r3
 80123a6:	429a      	cmp	r2, r3
 80123a8:	d232      	bcs.n	8012410 <ip_reass_chain_frag_into_datagram_and_validate+0x104>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 80123aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80123ae:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 80123b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123b2:	2b00      	cmp	r3, #0
 80123b4:	d01f      	beq.n	80123f6 <ip_reass_chain_frag_into_datagram_and_validate+0xea>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 80123b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123b8:	889b      	ldrh	r3, [r3, #4]
 80123ba:	b29a      	uxth	r2, r3
 80123bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123be:	88db      	ldrh	r3, [r3, #6]
 80123c0:	b29b      	uxth	r3, r3
 80123c2:	429a      	cmp	r2, r3
 80123c4:	f0c0 80e3 	bcc.w	801258e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
 80123c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123ca:	88db      	ldrh	r3, [r3, #6]
 80123cc:	b29a      	uxth	r2, r3
 80123ce:	697b      	ldr	r3, [r7, #20]
 80123d0:	889b      	ldrh	r3, [r3, #4]
 80123d2:	b29b      	uxth	r3, r3
 80123d4:	429a      	cmp	r2, r3
 80123d6:	f200 80da 	bhi.w	801258e <ip_reass_chain_frag_into_datagram_and_validate+0x282>
          /* fragment overlaps with previous or following, throw away */
          goto freepbuf;
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 80123da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123dc:	68ba      	ldr	r2, [r7, #8]
 80123de:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 80123e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80123e2:	88db      	ldrh	r3, [r3, #6]
 80123e4:	b29a      	uxth	r2, r3
 80123e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123e8:	889b      	ldrh	r3, [r3, #4]
 80123ea:	b29b      	uxth	r3, r3
 80123ec:	429a      	cmp	r2, r3
 80123ee:	d037      	beq.n	8012460 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80123f0:	2300      	movs	r3, #0
 80123f2:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 80123f4:	e034      	b.n	8012460 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
        if (iprh->end > iprh_tmp->start) {
 80123f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80123f8:	88db      	ldrh	r3, [r3, #6]
 80123fa:	b29a      	uxth	r2, r3
 80123fc:	697b      	ldr	r3, [r7, #20]
 80123fe:	889b      	ldrh	r3, [r3, #4]
 8012400:	b29b      	uxth	r3, r3
 8012402:	429a      	cmp	r2, r3
 8012404:	f200 80c5 	bhi.w	8012592 <ip_reass_chain_frag_into_datagram_and_validate+0x286>
        ipr->p = new_p;
 8012408:	68fb      	ldr	r3, [r7, #12]
 801240a:	68ba      	ldr	r2, [r7, #8]
 801240c:	605a      	str	r2, [r3, #4]
      break;
 801240e:	e027      	b.n	8012460 <ip_reass_chain_frag_into_datagram_and_validate+0x154>
    } else if (iprh->start == iprh_tmp->start) {
 8012410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012412:	889b      	ldrh	r3, [r3, #4]
 8012414:	b29a      	uxth	r2, r3
 8012416:	697b      	ldr	r3, [r7, #20]
 8012418:	889b      	ldrh	r3, [r3, #4]
 801241a:	b29b      	uxth	r3, r3
 801241c:	429a      	cmp	r2, r3
 801241e:	f000 80ba 	beq.w	8012596 <ip_reass_chain_frag_into_datagram_and_validate+0x28a>
      /* received the same datagram twice: no need to keep the datagram */
      goto freepbuf;
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8012422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012424:	889b      	ldrh	r3, [r3, #4]
 8012426:	b29a      	uxth	r2, r3
 8012428:	697b      	ldr	r3, [r7, #20]
 801242a:	88db      	ldrh	r3, [r3, #6]
 801242c:	b29b      	uxth	r3, r3
 801242e:	429a      	cmp	r2, r3
 8012430:	f0c0 80b3 	bcc.w	801259a <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
      /* overlap: no need to keep the new datagram */
      goto freepbuf;
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8012434:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012436:	2b00      	cmp	r3, #0
 8012438:	d009      	beq.n	801244e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
        if (iprh_prev->end != iprh_tmp->start) {
 801243a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801243c:	88db      	ldrh	r3, [r3, #6]
 801243e:	b29a      	uxth	r2, r3
 8012440:	697b      	ldr	r3, [r7, #20]
 8012442:	889b      	ldrh	r3, [r3, #4]
 8012444:	b29b      	uxth	r3, r3
 8012446:	429a      	cmp	r2, r3
 8012448:	d001      	beq.n	801244e <ip_reass_chain_frag_into_datagram_and_validate+0x142>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801244a:	2300      	movs	r3, #0
 801244c:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801244e:	697b      	ldr	r3, [r7, #20]
 8012450:	681b      	ldr	r3, [r3, #0]
 8012452:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 8012454:	697b      	ldr	r3, [r7, #20]
 8012456:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 8012458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801245a:	2b00      	cmp	r3, #0
 801245c:	d19a      	bne.n	8012394 <ip_reass_chain_frag_into_datagram_and_validate+0x88>
 801245e:	e000      	b.n	8012462 <ip_reass_chain_frag_into_datagram_and_validate+0x156>
      break;
 8012460:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8012462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012464:	2b00      	cmp	r3, #0
 8012466:	d12d      	bne.n	80124c4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
    if (iprh_prev != NULL) {
 8012468:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801246a:	2b00      	cmp	r3, #0
 801246c:	d01c      	beq.n	80124a8 <ip_reass_chain_frag_into_datagram_and_validate+0x19c>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801246e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012470:	88db      	ldrh	r3, [r3, #6]
 8012472:	b29a      	uxth	r2, r3
 8012474:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012476:	889b      	ldrh	r3, [r3, #4]
 8012478:	b29b      	uxth	r3, r3
 801247a:	429a      	cmp	r2, r3
 801247c:	d906      	bls.n	801248c <ip_reass_chain_frag_into_datagram_and_validate+0x180>
 801247e:	4b51      	ldr	r3, [pc, #324]	; (80125c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8012480:	f240 12ab 	movw	r2, #427	; 0x1ab
 8012484:	4950      	ldr	r1, [pc, #320]	; (80125c8 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8012486:	4851      	ldr	r0, [pc, #324]	; (80125cc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8012488:	f002 f90a 	bl	80146a0 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801248c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801248e:	68ba      	ldr	r2, [r7, #8]
 8012490:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8012492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012494:	88db      	ldrh	r3, [r3, #6]
 8012496:	b29a      	uxth	r2, r3
 8012498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801249a:	889b      	ldrh	r3, [r3, #4]
 801249c:	b29b      	uxth	r3, r3
 801249e:	429a      	cmp	r2, r3
 80124a0:	d010      	beq.n	80124c4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
        valid = 0;
 80124a2:	2300      	movs	r3, #0
 80124a4:	623b      	str	r3, [r7, #32]
 80124a6:	e00d      	b.n	80124c4 <ip_reass_chain_frag_into_datagram_and_validate+0x1b8>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 80124a8:	68fb      	ldr	r3, [r7, #12]
 80124aa:	685b      	ldr	r3, [r3, #4]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d006      	beq.n	80124be <ip_reass_chain_frag_into_datagram_and_validate+0x1b2>
 80124b0:	4b44      	ldr	r3, [pc, #272]	; (80125c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 80124b2:	f44f 72da 	mov.w	r2, #436	; 0x1b4
 80124b6:	4946      	ldr	r1, [pc, #280]	; (80125d0 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80124b8:	4844      	ldr	r0, [pc, #272]	; (80125cc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 80124ba:	f002 f8f1 	bl	80146a0 <iprintf>
        ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 80124be:	68fb      	ldr	r3, [r7, #12]
 80124c0:	68ba      	ldr	r2, [r7, #8]
 80124c2:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 80124c4:	687b      	ldr	r3, [r7, #4]
 80124c6:	2b00      	cmp	r3, #0
 80124c8:	d105      	bne.n	80124d6 <ip_reass_chain_frag_into_datagram_and_validate+0x1ca>
 80124ca:	68fb      	ldr	r3, [r7, #12]
 80124cc:	7f9b      	ldrb	r3, [r3, #30]
 80124ce:	f003 0301 	and.w	r3, r3, #1
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d059      	beq.n	801258a <ip_reass_chain_frag_into_datagram_and_validate+0x27e>
    /* and had no holes so far */
    if (valid) {
 80124d6:	6a3b      	ldr	r3, [r7, #32]
 80124d8:	2b00      	cmp	r3, #0
 80124da:	d04f      	beq.n	801257c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper*)ipr->p->payload)->start != 0)) {
 80124dc:	68fb      	ldr	r3, [r7, #12]
 80124de:	685b      	ldr	r3, [r3, #4]
 80124e0:	2b00      	cmp	r3, #0
 80124e2:	d006      	beq.n	80124f2 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 80124e4:	68fb      	ldr	r3, [r7, #12]
 80124e6:	685b      	ldr	r3, [r3, #4]
 80124e8:	685b      	ldr	r3, [r3, #4]
 80124ea:	889b      	ldrh	r3, [r3, #4]
 80124ec:	b29b      	uxth	r3, r3
 80124ee:	2b00      	cmp	r3, #0
 80124f0:	d002      	beq.n	80124f8 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 80124f2:	2300      	movs	r3, #0
 80124f4:	623b      	str	r3, [r7, #32]
 80124f6:	e041      	b.n	801257c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 80124f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124fa:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 80124fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80124fe:	681b      	ldr	r3, [r3, #0]
 8012500:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 8012502:	e012      	b.n	801252a <ip_reass_chain_frag_into_datagram_and_validate+0x21e>
          iprh = (struct ip_reass_helper*)q->payload;
 8012504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012506:	685b      	ldr	r3, [r3, #4]
 8012508:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801250a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801250c:	88db      	ldrh	r3, [r3, #6]
 801250e:	b29a      	uxth	r2, r3
 8012510:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012512:	889b      	ldrh	r3, [r3, #4]
 8012514:	b29b      	uxth	r3, r3
 8012516:	429a      	cmp	r2, r3
 8012518:	d002      	beq.n	8012520 <ip_reass_chain_frag_into_datagram_and_validate+0x214>
            valid = 0;
 801251a:	2300      	movs	r3, #0
 801251c:	623b      	str	r3, [r7, #32]
            break;
 801251e:	e007      	b.n	8012530 <ip_reass_chain_frag_into_datagram_and_validate+0x224>
          }
          iprh_prev = iprh;
 8012520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012522:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 8012524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801252a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801252c:	2b00      	cmp	r3, #0
 801252e:	d1e9      	bne.n	8012504 <ip_reass_chain_frag_into_datagram_and_validate+0x1f8>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8012530:	6a3b      	ldr	r3, [r7, #32]
 8012532:	2b00      	cmp	r3, #0
 8012534:	d022      	beq.n	801257c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8012536:	68fb      	ldr	r3, [r7, #12]
 8012538:	685b      	ldr	r3, [r3, #4]
 801253a:	2b00      	cmp	r3, #0
 801253c:	d106      	bne.n	801254c <ip_reass_chain_frag_into_datagram_and_validate+0x240>
 801253e:	4b21      	ldr	r3, [pc, #132]	; (80125c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8012540:	f44f 72ea 	mov.w	r2, #468	; 0x1d4
 8012544:	4923      	ldr	r1, [pc, #140]	; (80125d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8012546:	4821      	ldr	r0, [pc, #132]	; (80125cc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8012548:	f002 f8aa 	bl	80146a0 <iprintf>
          LWIP_ASSERT("sanity check",
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	685b      	ldr	r3, [r3, #4]
 8012550:	685b      	ldr	r3, [r3, #4]
 8012552:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012554:	429a      	cmp	r2, r3
 8012556:	d106      	bne.n	8012566 <ip_reass_chain_frag_into_datagram_and_validate+0x25a>
 8012558:	4b1a      	ldr	r3, [pc, #104]	; (80125c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 801255a:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 801255e:	491d      	ldr	r1, [pc, #116]	; (80125d4 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8012560:	481a      	ldr	r0, [pc, #104]	; (80125cc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8012562:	f002 f89d 	bl	80146a0 <iprintf>
            ((struct ip_reass_helper*)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8012566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012568:	681b      	ldr	r3, [r3, #0]
 801256a:	2b00      	cmp	r3, #0
 801256c:	d006      	beq.n	801257c <ip_reass_chain_frag_into_datagram_and_validate+0x270>
 801256e:	4b15      	ldr	r3, [pc, #84]	; (80125c4 <ip_reass_chain_frag_into_datagram_and_validate+0x2b8>)
 8012570:	f44f 72ec 	mov.w	r2, #472	; 0x1d8
 8012574:	4918      	ldr	r1, [pc, #96]	; (80125d8 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8012576:	4815      	ldr	r0, [pc, #84]	; (80125cc <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8012578:	f002 f892 	bl	80146a0 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801257c:	6a3b      	ldr	r3, [r7, #32]
 801257e:	2b00      	cmp	r3, #0
 8012580:	bf14      	ite	ne
 8012582:	2301      	movne	r3, #1
 8012584:	2300      	moveq	r3, #0
 8012586:	b2db      	uxtb	r3, r3
 8012588:	e018      	b.n	80125bc <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801258a:	2300      	movs	r3, #0
 801258c:	e016      	b.n	80125bc <ip_reass_chain_frag_into_datagram_and_validate+0x2b0>
#if IP_REASS_CHECK_OVERLAP
freepbuf:
 801258e:	bf00      	nop
 8012590:	e004      	b.n	801259c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
          goto freepbuf;
 8012592:	bf00      	nop
 8012594:	e002      	b.n	801259c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 8012596:	bf00      	nop
 8012598:	e000      	b.n	801259c <ip_reass_chain_frag_into_datagram_and_validate+0x290>
      goto freepbuf;
 801259a:	bf00      	nop
  ip_reass_pbufcount -= pbuf_clen(new_p);
 801259c:	68b8      	ldr	r0, [r7, #8]
 801259e:	f7fd fe35 	bl	801020c <pbuf_clen>
 80125a2:	4603      	mov	r3, r0
 80125a4:	461a      	mov	r2, r3
 80125a6:	4b0d      	ldr	r3, [pc, #52]	; (80125dc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80125a8:	881b      	ldrh	r3, [r3, #0]
 80125aa:	1a9b      	subs	r3, r3, r2
 80125ac:	b29a      	uxth	r2, r3
 80125ae:	4b0b      	ldr	r3, [pc, #44]	; (80125dc <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 80125b0:	801a      	strh	r2, [r3, #0]
  pbuf_free(new_p);
 80125b2:	68b8      	ldr	r0, [r7, #8]
 80125b4:	f7fd fd96 	bl	80100e4 <pbuf_free>
  return IP_REASS_VALIDATE_PBUF_DROPPED;
 80125b8:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* IP_REASS_CHECK_OVERLAP */
}
 80125bc:	4618      	mov	r0, r3
 80125be:	3730      	adds	r7, #48	; 0x30
 80125c0:	46bd      	mov	sp, r7
 80125c2:	bd80      	pop	{r7, pc}
 80125c4:	080175a4 	.word	0x080175a4
 80125c8:	08017680 	.word	0x08017680
 80125cc:	080175ec 	.word	0x080175ec
 80125d0:	080176a0 	.word	0x080176a0
 80125d4:	080176d8 	.word	0x080176d8
 80125d8:	080176e8 	.word	0x080176e8
 80125dc:	200005a0 	.word	0x200005a0

080125e0 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 80125e0:	b580      	push	{r7, lr}
 80125e2:	b08e      	sub	sp, #56	; 0x38
 80125e4:	af00      	add	r7, sp, #0
 80125e6:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr*)p->payload;
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	685b      	ldr	r3, [r3, #4]
 80125ec:	62bb      	str	r3, [r7, #40]	; 0x28

  if ((IPH_HL(fraghdr) * 4) != IP_HLEN) {
 80125ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80125f0:	781b      	ldrb	r3, [r3, #0]
 80125f2:	f003 030f 	and.w	r3, r3, #15
 80125f6:	009b      	lsls	r3, r3, #2
 80125f8:	2b14      	cmp	r3, #20
 80125fa:	f040 8131 	bne.w	8012860 <ip4_reass+0x280>
    LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = (lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) * 8;
 80125fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012600:	88db      	ldrh	r3, [r3, #6]
 8012602:	b29b      	uxth	r3, r3
 8012604:	4618      	mov	r0, r3
 8012606:	f7fc fc97 	bl	800ef38 <lwip_htons>
 801260a:	4603      	mov	r3, r0
 801260c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012610:	b29b      	uxth	r3, r3
 8012612:	00db      	lsls	r3, r3, #3
 8012614:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr)) - IPH_HL(fraghdr) * 4;
 8012616:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012618:	885b      	ldrh	r3, [r3, #2]
 801261a:	b29b      	uxth	r3, r3
 801261c:	4618      	mov	r0, r3
 801261e:	f7fc fc8b 	bl	800ef38 <lwip_htons>
 8012622:	4603      	mov	r3, r0
 8012624:	461a      	mov	r2, r3
 8012626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012628:	781b      	ldrb	r3, [r3, #0]
 801262a:	b29b      	uxth	r3, r3
 801262c:	f003 030f 	and.w	r3, r3, #15
 8012630:	b29b      	uxth	r3, r3
 8012632:	009b      	lsls	r3, r3, #2
 8012634:	b29b      	uxth	r3, r3
 8012636:	1ad3      	subs	r3, r2, r3
 8012638:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801263a:	6878      	ldr	r0, [r7, #4]
 801263c:	f7fd fde6 	bl	801020c <pbuf_clen>
 8012640:	4603      	mov	r3, r0
 8012642:	847b      	strh	r3, [r7, #34]	; 0x22
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8012644:	4b8d      	ldr	r3, [pc, #564]	; (801287c <ip4_reass+0x29c>)
 8012646:	881b      	ldrh	r3, [r3, #0]
 8012648:	461a      	mov	r2, r3
 801264a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801264c:	4413      	add	r3, r2
 801264e:	2b0a      	cmp	r3, #10
 8012650:	dd10      	ble.n	8012674 <ip4_reass+0x94>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8012652:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8012654:	4619      	mov	r1, r3
 8012656:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012658:	f7ff fd8e 	bl	8012178 <ip_reass_remove_oldest_datagram>
 801265c:	4603      	mov	r3, r0
 801265e:	2b00      	cmp	r3, #0
 8012660:	f000 8100 	beq.w	8012864 <ip4_reass+0x284>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8012664:	4b85      	ldr	r3, [pc, #532]	; (801287c <ip4_reass+0x29c>)
 8012666:	881b      	ldrh	r3, [r3, #0]
 8012668:	461a      	mov	r2, r3
 801266a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801266c:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801266e:	2b0a      	cmp	r3, #10
 8012670:	f300 80f8 	bgt.w	8012864 <ip4_reass+0x284>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8012674:	4b82      	ldr	r3, [pc, #520]	; (8012880 <ip4_reass+0x2a0>)
 8012676:	681b      	ldr	r3, [r3, #0]
 8012678:	633b      	str	r3, [r7, #48]	; 0x30
 801267a:	e015      	b.n	80126a8 <ip4_reass+0xc8>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801267c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801267e:	695a      	ldr	r2, [r3, #20]
 8012680:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012682:	68db      	ldr	r3, [r3, #12]
 8012684:	429a      	cmp	r2, r3
 8012686:	d10c      	bne.n	80126a2 <ip4_reass+0xc2>
 8012688:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801268a:	699a      	ldr	r2, [r3, #24]
 801268c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801268e:	691b      	ldr	r3, [r3, #16]
 8012690:	429a      	cmp	r2, r3
 8012692:	d106      	bne.n	80126a2 <ip4_reass+0xc2>
 8012694:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012696:	899a      	ldrh	r2, [r3, #12]
 8012698:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801269a:	889b      	ldrh	r3, [r3, #4]
 801269c:	b29b      	uxth	r3, r3
 801269e:	429a      	cmp	r2, r3
 80126a0:	d006      	beq.n	80126b0 <ip4_reass+0xd0>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80126a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126a4:	681b      	ldr	r3, [r3, #0]
 80126a6:	633b      	str	r3, [r7, #48]	; 0x30
 80126a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126aa:	2b00      	cmp	r3, #0
 80126ac:	d1e6      	bne.n	801267c <ip4_reass+0x9c>
 80126ae:	e000      	b.n	80126b2 <ip4_reass+0xd2>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
        lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 80126b0:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 80126b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126b4:	2b00      	cmp	r3, #0
 80126b6:	d109      	bne.n	80126cc <ip4_reass+0xec>
  /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 80126b8:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80126ba:	4619      	mov	r1, r3
 80126bc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80126be:	f7ff fdbd 	bl	801223c <ip_reass_enqueue_new_datagram>
 80126c2:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 80126c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d11c      	bne.n	8012704 <ip4_reass+0x124>
      goto nullreturn;
 80126ca:	e0ce      	b.n	801286a <ip4_reass+0x28a>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80126cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126ce:	88db      	ldrh	r3, [r3, #6]
 80126d0:	b29b      	uxth	r3, r3
 80126d2:	4618      	mov	r0, r3
 80126d4:	f7fc fc30 	bl	800ef38 <lwip_htons>
 80126d8:	4603      	mov	r3, r0
 80126da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80126de:	2b00      	cmp	r3, #0
 80126e0:	d110      	bne.n	8012704 <ip4_reass+0x124>
      ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 80126e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126e4:	89db      	ldrh	r3, [r3, #14]
 80126e6:	4618      	mov	r0, r3
 80126e8:	f7fc fc26 	bl	800ef38 <lwip_htons>
 80126ec:	4603      	mov	r3, r0
 80126ee:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d006      	beq.n	8012704 <ip4_reass+0x124>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 80126f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126f8:	3308      	adds	r3, #8
 80126fa:	2214      	movs	r2, #20
 80126fc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80126fe:	4618      	mov	r0, r3
 8012700:	f001 fac5 	bl	8013c8e <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8012704:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012706:	88db      	ldrh	r3, [r3, #6]
 8012708:	b29b      	uxth	r3, r3
 801270a:	f003 0320 	and.w	r3, r3, #32
 801270e:	2b00      	cmp	r3, #0
 8012710:	bf0c      	ite	eq
 8012712:	2301      	moveq	r3, #1
 8012714:	2300      	movne	r3, #0
 8012716:	b2db      	uxtb	r3, r3
 8012718:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801271a:	69fb      	ldr	r3, [r7, #28]
 801271c:	2b00      	cmp	r3, #0
 801271e:	d00e      	beq.n	801273e <ip4_reass+0x15e>
    u16_t datagram_len = (u16_t)(offset + len);
 8012720:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8012722:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8012724:	4413      	add	r3, r2
 8012726:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8012728:	8b7a      	ldrh	r2, [r7, #26]
 801272a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801272c:	429a      	cmp	r2, r3
 801272e:	f0c0 8099 	bcc.w	8012864 <ip4_reass+0x284>
 8012732:	8b7b      	ldrh	r3, [r7, #26]
 8012734:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 8012738:	4293      	cmp	r3, r2
 801273a:	f200 8093 	bhi.w	8012864 <ip4_reass+0x284>
      goto nullreturn;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801273e:	69fa      	ldr	r2, [r7, #28]
 8012740:	6879      	ldr	r1, [r7, #4]
 8012742:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8012744:	f7ff fde2 	bl	801230c <ip_reass_chain_frag_into_datagram_and_validate>
 8012748:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801274a:	697b      	ldr	r3, [r7, #20]
 801274c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012750:	f000 808a 	beq.w	8012868 <ip4_reass+0x288>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8012754:	4b49      	ldr	r3, [pc, #292]	; (801287c <ip4_reass+0x29c>)
 8012756:	881a      	ldrh	r2, [r3, #0]
 8012758:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801275a:	4413      	add	r3, r2
 801275c:	b29a      	uxth	r2, r3
 801275e:	4b47      	ldr	r3, [pc, #284]	; (801287c <ip4_reass+0x29c>)
 8012760:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8012762:	69fb      	ldr	r3, [r7, #28]
 8012764:	2b00      	cmp	r3, #0
 8012766:	d00d      	beq.n	8012784 <ip4_reass+0x1a4>
    u16_t datagram_len = (u16_t)(offset + len);
 8012768:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801276a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801276c:	4413      	add	r3, r2
 801276e:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8012770:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012772:	8a7a      	ldrh	r2, [r7, #18]
 8012774:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8012776:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012778:	7f9b      	ldrb	r3, [r3, #30]
 801277a:	f043 0301 	orr.w	r3, r3, #1
 801277e:	b2da      	uxtb	r2, r3
 8012780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012782:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
     ("ip4_reass: last fragment seen, total len %"S16_F"\n",
      ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8012784:	697b      	ldr	r3, [r7, #20]
 8012786:	2b01      	cmp	r3, #1
 8012788:	d168      	bne.n	801285c <ip4_reass+0x27c>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    ipr->datagram_len += IP_HLEN;
 801278a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801278c:	8b9b      	ldrh	r3, [r3, #28]
 801278e:	3314      	adds	r3, #20
 8012790:	b29a      	uxth	r2, r3
 8012792:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012794:	839a      	strh	r2, [r3, #28]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper*)ipr->p->payload)->next_pbuf;
 8012796:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012798:	685b      	ldr	r3, [r3, #4]
 801279a:	685b      	ldr	r3, [r3, #4]
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr*)(ipr->p->payload);
 80127a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127a2:	685b      	ldr	r3, [r3, #4]
 80127a4:	685b      	ldr	r3, [r3, #4]
 80127a6:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 80127a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127aa:	3308      	adds	r3, #8
 80127ac:	2214      	movs	r2, #20
 80127ae:	4619      	mov	r1, r3
 80127b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80127b2:	f001 fa6c 	bl	8013c8e <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(ipr->datagram_len));
 80127b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127b8:	8b9b      	ldrh	r3, [r3, #28]
 80127ba:	4618      	mov	r0, r3
 80127bc:	f7fc fbbc 	bl	800ef38 <lwip_htons>
 80127c0:	4603      	mov	r3, r0
 80127c2:	461a      	mov	r2, r3
 80127c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127c6:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 80127c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127ca:	2200      	movs	r2, #0
 80127cc:	719a      	strb	r2, [r3, #6]
 80127ce:	2200      	movs	r2, #0
 80127d0:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 80127d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80127d4:	2200      	movs	r2, #0
 80127d6:	729a      	strb	r2, [r3, #10]
 80127d8:	2200      	movs	r2, #0
 80127da:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 80127dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80127de:	685b      	ldr	r3, [r3, #4]
 80127e0:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 80127e2:	e00e      	b.n	8012802 <ip4_reass+0x222>
      iprh = (struct ip_reass_helper*)r->payload;
 80127e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80127e6:	685b      	ldr	r3, [r3, #4]
 80127e8:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_header(r, -IP_HLEN);
 80127ea:	f06f 0113 	mvn.w	r1, #19
 80127ee:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80127f0:	f7fd fc54 	bl	801009c <pbuf_header>
      pbuf_cat(p, r);
 80127f4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80127f6:	6878      	ldr	r0, [r7, #4]
 80127f8:	f7fd fd40 	bl	801027c <pbuf_cat>
      r = iprh->next_pbuf;
 80127fc:	68fb      	ldr	r3, [r7, #12]
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 8012802:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012804:	2b00      	cmp	r3, #0
 8012806:	d1ed      	bne.n	80127e4 <ip4_reass+0x204>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8012808:	4b1d      	ldr	r3, [pc, #116]	; (8012880 <ip4_reass+0x2a0>)
 801280a:	681b      	ldr	r3, [r3, #0]
 801280c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801280e:	429a      	cmp	r2, r3
 8012810:	d102      	bne.n	8012818 <ip4_reass+0x238>
      ipr_prev = NULL;
 8012812:	2300      	movs	r3, #0
 8012814:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012816:	e010      	b.n	801283a <ip4_reass+0x25a>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8012818:	4b19      	ldr	r3, [pc, #100]	; (8012880 <ip4_reass+0x2a0>)
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801281e:	e007      	b.n	8012830 <ip4_reass+0x250>
        if (ipr_prev->next == ipr) {
 8012820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012826:	429a      	cmp	r2, r3
 8012828:	d006      	beq.n	8012838 <ip4_reass+0x258>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801282a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801282c:	681b      	ldr	r3, [r3, #0]
 801282e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8012830:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012832:	2b00      	cmp	r3, #0
 8012834:	d1f4      	bne.n	8012820 <ip4_reass+0x240>
 8012836:	e000      	b.n	801283a <ip4_reass+0x25a>
          break;
 8012838:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801283a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801283c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801283e:	f7ff fd37 	bl	80122b0 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    ip_reass_pbufcount -= pbuf_clen(p);
 8012842:	6878      	ldr	r0, [r7, #4]
 8012844:	f7fd fce2 	bl	801020c <pbuf_clen>
 8012848:	4603      	mov	r3, r0
 801284a:	461a      	mov	r2, r3
 801284c:	4b0b      	ldr	r3, [pc, #44]	; (801287c <ip4_reass+0x29c>)
 801284e:	881b      	ldrh	r3, [r3, #0]
 8012850:	1a9b      	subs	r3, r3, r2
 8012852:	b29a      	uxth	r2, r3
 8012854:	4b09      	ldr	r3, [pc, #36]	; (801287c <ip4_reass+0x29c>)
 8012856:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	e00a      	b.n	8012872 <ip4_reass+0x292>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801285c:	2300      	movs	r3, #0
 801285e:	e008      	b.n	8012872 <ip4_reass+0x292>
    goto nullreturn;
 8012860:	bf00      	nop
 8012862:	e002      	b.n	801286a <ip4_reass+0x28a>

nullreturn:
 8012864:	bf00      	nop
 8012866:	e000      	b.n	801286a <ip4_reass+0x28a>
    goto nullreturn;
 8012868:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG,("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801286a:	6878      	ldr	r0, [r7, #4]
 801286c:	f7fd fc3a 	bl	80100e4 <pbuf_free>
  return NULL;
 8012870:	2300      	movs	r3, #0
}
 8012872:	4618      	mov	r0, r3
 8012874:	3738      	adds	r7, #56	; 0x38
 8012876:	46bd      	mov	sp, r7
 8012878:	bd80      	pop	{r7, pc}
 801287a:	bf00      	nop
 801287c:	200005a0 	.word	0x200005a0
 8012880:	2000059c 	.word	0x2000059c

08012884 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref*
ip_frag_alloc_pbuf_custom_ref(void)
{
 8012884:	b580      	push	{r7, lr}
 8012886:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref*)memp_malloc(MEMP_FRAG_PBUF);
 8012888:	2002      	movs	r0, #2
 801288a:	f7fc fee3 	bl	800f654 <memp_malloc>
 801288e:	4603      	mov	r3, r0
}
 8012890:	4618      	mov	r0, r3
 8012892:	bd80      	pop	{r7, pc}

08012894 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref* p)
{
 8012894:	b580      	push	{r7, lr}
 8012896:	b082      	sub	sp, #8
 8012898:	af00      	add	r7, sp, #0
 801289a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	2b00      	cmp	r3, #0
 80128a0:	d106      	bne.n	80128b0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80128a2:	4b07      	ldr	r3, [pc, #28]	; (80128c0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80128a4:	f240 22ae 	movw	r2, #686	; 0x2ae
 80128a8:	4906      	ldr	r1, [pc, #24]	; (80128c4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80128aa:	4807      	ldr	r0, [pc, #28]	; (80128c8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80128ac:	f001 fef8 	bl	80146a0 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80128b0:	6879      	ldr	r1, [r7, #4]
 80128b2:	2002      	movs	r0, #2
 80128b4:	f7fc ff1a 	bl	800f6ec <memp_free>
}
 80128b8:	bf00      	nop
 80128ba:	3708      	adds	r7, #8
 80128bc:	46bd      	mov	sp, r7
 80128be:	bd80      	pop	{r7, pc}
 80128c0:	080175a4 	.word	0x080175a4
 80128c4:	0801770c 	.word	0x0801770c
 80128c8:	080175ec 	.word	0x080175ec

080128cc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80128cc:	b580      	push	{r7, lr}
 80128ce:	b084      	sub	sp, #16
 80128d0:	af00      	add	r7, sp, #0
 80128d2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref*)p;
 80128d4:	687b      	ldr	r3, [r7, #4]
 80128d6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80128d8:	68fb      	ldr	r3, [r7, #12]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d106      	bne.n	80128ec <ipfrag_free_pbuf_custom+0x20>
 80128de:	4b11      	ldr	r3, [pc, #68]	; (8012924 <ipfrag_free_pbuf_custom+0x58>)
 80128e0:	f44f 722e 	mov.w	r2, #696	; 0x2b8
 80128e4:	4910      	ldr	r1, [pc, #64]	; (8012928 <ipfrag_free_pbuf_custom+0x5c>)
 80128e6:	4811      	ldr	r0, [pc, #68]	; (801292c <ipfrag_free_pbuf_custom+0x60>)
 80128e8:	f001 feda 	bl	80146a0 <iprintf>
  LWIP_ASSERT("pcr == p", (void*)pcr == (void*)p);
 80128ec:	68fa      	ldr	r2, [r7, #12]
 80128ee:	687b      	ldr	r3, [r7, #4]
 80128f0:	429a      	cmp	r2, r3
 80128f2:	d006      	beq.n	8012902 <ipfrag_free_pbuf_custom+0x36>
 80128f4:	4b0b      	ldr	r3, [pc, #44]	; (8012924 <ipfrag_free_pbuf_custom+0x58>)
 80128f6:	f240 22b9 	movw	r2, #697	; 0x2b9
 80128fa:	490d      	ldr	r1, [pc, #52]	; (8012930 <ipfrag_free_pbuf_custom+0x64>)
 80128fc:	480b      	ldr	r0, [pc, #44]	; (801292c <ipfrag_free_pbuf_custom+0x60>)
 80128fe:	f001 fecf 	bl	80146a0 <iprintf>
  if (pcr->original != NULL) {
 8012902:	68fb      	ldr	r3, [r7, #12]
 8012904:	695b      	ldr	r3, [r3, #20]
 8012906:	2b00      	cmp	r3, #0
 8012908:	d004      	beq.n	8012914 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	695b      	ldr	r3, [r3, #20]
 801290e:	4618      	mov	r0, r3
 8012910:	f7fd fbe8 	bl	80100e4 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8012914:	68f8      	ldr	r0, [r7, #12]
 8012916:	f7ff ffbd 	bl	8012894 <ip_frag_free_pbuf_custom_ref>
}
 801291a:	bf00      	nop
 801291c:	3710      	adds	r7, #16
 801291e:	46bd      	mov	sp, r7
 8012920:	bd80      	pop	{r7, pc}
 8012922:	bf00      	nop
 8012924:	080175a4 	.word	0x080175a4
 8012928:	08017718 	.word	0x08017718
 801292c:	080175ec 	.word	0x080175ec
 8012930:	08017724 	.word	0x08017724

08012934 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8012934:	b580      	push	{r7, lr}
 8012936:	b092      	sub	sp, #72	; 0x48
 8012938:	af02      	add	r7, sp, #8
 801293a:	60f8      	str	r0, [r7, #12]
 801293c:	60b9      	str	r1, [r7, #8]
 801293e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8012940:	2300      	movs	r3, #0
 8012942:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (netif->mtu - IP_HLEN) / 8;
 8012944:	68bb      	ldr	r3, [r7, #8]
 8012946:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012948:	3b14      	subs	r3, #20
 801294a:	2b00      	cmp	r3, #0
 801294c:	da00      	bge.n	8012950 <ip4_frag+0x1c>
 801294e:	3307      	adds	r3, #7
 8012950:	10db      	asrs	r3, r3, #3
 8012952:	867b      	strh	r3, [r7, #50]	; 0x32
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8012954:	2314      	movs	r3, #20
 8012956:	86fb      	strh	r3, [r7, #54]	; 0x36
  u16_t tmp;

  original_iphdr = (struct ip_hdr *)p->payload;
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	685b      	ldr	r3, [r3, #4]
 801295c:	62fb      	str	r3, [r7, #44]	; 0x2c
  iphdr = original_iphdr;
 801295e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012960:	62bb      	str	r3, [r7, #40]	; 0x28
  LWIP_ERROR("ip4_frag() does not support IP options", IPH_HL(iphdr) * 4 == IP_HLEN, return ERR_VAL);
 8012962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012964:	781b      	ldrb	r3, [r3, #0]
 8012966:	f003 030f 	and.w	r3, r3, #15
 801296a:	009b      	lsls	r3, r3, #2
 801296c:	2b14      	cmp	r3, #20
 801296e:	d009      	beq.n	8012984 <ip4_frag+0x50>
 8012970:	4b79      	ldr	r3, [pc, #484]	; (8012b58 <ip4_frag+0x224>)
 8012972:	f240 22e1 	movw	r2, #737	; 0x2e1
 8012976:	4979      	ldr	r1, [pc, #484]	; (8012b5c <ip4_frag+0x228>)
 8012978:	4879      	ldr	r0, [pc, #484]	; (8012b60 <ip4_frag+0x22c>)
 801297a:	f001 fe91 	bl	80146a0 <iprintf>
 801297e:	f06f 0305 	mvn.w	r3, #5
 8012982:	e0e5      	b.n	8012b50 <ip4_frag+0x21c>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8012984:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012986:	88db      	ldrh	r3, [r3, #6]
 8012988:	b29b      	uxth	r3, r3
 801298a:	4618      	mov	r0, r3
 801298c:	f7fc fad4 	bl	800ef38 <lwip_htons>
 8012990:	4603      	mov	r3, r0
 8012992:	86bb      	strh	r3, [r7, #52]	; 0x34
  ofo = tmp & IP_OFFMASK;
 8012994:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012996:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801299a:	873b      	strh	r3, [r7, #56]	; 0x38
  LWIP_ERROR("ip_frag(): MF already set", (tmp & IP_MF) == 0, return ERR_VAL);
 801299c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801299e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80129a2:	2b00      	cmp	r3, #0
 80129a4:	d009      	beq.n	80129ba <ip4_frag+0x86>
 80129a6:	4b6c      	ldr	r3, [pc, #432]	; (8012b58 <ip4_frag+0x224>)
 80129a8:	f240 22e6 	movw	r2, #742	; 0x2e6
 80129ac:	496d      	ldr	r1, [pc, #436]	; (8012b64 <ip4_frag+0x230>)
 80129ae:	486c      	ldr	r0, [pc, #432]	; (8012b60 <ip4_frag+0x22c>)
 80129b0:	f001 fe76 	bl	80146a0 <iprintf>
 80129b4:	f06f 0305 	mvn.w	r3, #5
 80129b8:	e0ca      	b.n	8012b50 <ip4_frag+0x21c>

  left = p->tot_len - IP_HLEN;
 80129ba:	68fb      	ldr	r3, [r7, #12]
 80129bc:	891b      	ldrh	r3, [r3, #8]
 80129be:	3b14      	subs	r3, #20
 80129c0:	877b      	strh	r3, [r7, #58]	; 0x3a

  while (left) {
 80129c2:	e0bc      	b.n	8012b3e <ip4_frag+0x20a>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, nfb * 8);
 80129c4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80129c6:	00da      	lsls	r2, r3, #3
 80129c8:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80129ca:	4293      	cmp	r3, r2
 80129cc:	bfa8      	it	ge
 80129ce:	4613      	movge	r3, r2
 80129d0:	84fb      	strh	r3, [r7, #38]	; 0x26
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80129d2:	2200      	movs	r2, #0
 80129d4:	2114      	movs	r1, #20
 80129d6:	2002      	movs	r0, #2
 80129d8:	f7fd f816 	bl	800fa08 <pbuf_alloc>
 80129dc:	6238      	str	r0, [r7, #32]
    if (rambuf == NULL) {
 80129de:	6a3b      	ldr	r3, [r7, #32]
 80129e0:	2b00      	cmp	r3, #0
 80129e2:	f000 80b2 	beq.w	8012b4a <ip4_frag+0x216>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80129e6:	68fb      	ldr	r3, [r7, #12]
 80129e8:	895b      	ldrh	r3, [r3, #10]
 80129ea:	2b13      	cmp	r3, #19
 80129ec:	d806      	bhi.n	80129fc <ip4_frag+0xc8>
 80129ee:	4b5a      	ldr	r3, [pc, #360]	; (8012b58 <ip4_frag+0x224>)
 80129f0:	f240 3209 	movw	r2, #777	; 0x309
 80129f4:	495c      	ldr	r1, [pc, #368]	; (8012b68 <ip4_frag+0x234>)
 80129f6:	485a      	ldr	r0, [pc, #360]	; (8012b60 <ip4_frag+0x22c>)
 80129f8:	f001 fe52 	bl	80146a0 <iprintf>
                (p->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80129fc:	6a3b      	ldr	r3, [r7, #32]
 80129fe:	685b      	ldr	r3, [r3, #4]
 8012a00:	2214      	movs	r2, #20
 8012a02:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8012a04:	4618      	mov	r0, r3
 8012a06:	f001 f942 	bl	8013c8e <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8012a0a:	6a3b      	ldr	r3, [r7, #32]
 8012a0c:	685b      	ldr	r3, [r3, #4]
 8012a0e:	62bb      	str	r3, [r7, #40]	; 0x28

    left_to_copy = fragsize;
 8012a10:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012a12:	87bb      	strh	r3, [r7, #60]	; 0x3c
    while (left_to_copy) {
 8012a14:	e04f      	b.n	8012ab6 <ip4_frag+0x182>
      struct pbuf_custom_ref *pcr;
      u16_t plen = p->len - poff;
 8012a16:	68fb      	ldr	r3, [r7, #12]
 8012a18:	895a      	ldrh	r2, [r3, #10]
 8012a1a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012a1c:	1ad3      	subs	r3, r2, r3
 8012a1e:	837b      	strh	r3, [r7, #26]
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8012a20:	8b7a      	ldrh	r2, [r7, #26]
 8012a22:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012a24:	4293      	cmp	r3, r2
 8012a26:	bf28      	it	cs
 8012a28:	4613      	movcs	r3, r2
 8012a2a:	87fb      	strh	r3, [r7, #62]	; 0x3e
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8012a2c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	d105      	bne.n	8012a3e <ip4_frag+0x10a>
        poff = 0;
 8012a32:	2300      	movs	r3, #0
 8012a34:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8012a36:	68fb      	ldr	r3, [r7, #12]
 8012a38:	681b      	ldr	r3, [r3, #0]
 8012a3a:	60fb      	str	r3, [r7, #12]
        continue;
 8012a3c:	e03b      	b.n	8012ab6 <ip4_frag+0x182>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8012a3e:	f7ff ff21 	bl	8012884 <ip_frag_alloc_pbuf_custom_ref>
 8012a42:	6178      	str	r0, [r7, #20]
      if (pcr == NULL) {
 8012a44:	697b      	ldr	r3, [r7, #20]
 8012a46:	2b00      	cmp	r3, #0
 8012a48:	d103      	bne.n	8012a52 <ip4_frag+0x11e>
        pbuf_free(rambuf);
 8012a4a:	6a38      	ldr	r0, [r7, #32]
 8012a4c:	f7fd fb4a 	bl	80100e4 <pbuf_free>
        goto memerr;
 8012a50:	e07c      	b.n	8012b4c <ip4_frag+0x218>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012a52:	6978      	ldr	r0, [r7, #20]
        (u8_t*)p->payload + poff, newpbuflen);
 8012a54:	68fb      	ldr	r3, [r7, #12]
 8012a56:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8012a58:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8012a5a:	4413      	add	r3, r2
 8012a5c:	8ff9      	ldrh	r1, [r7, #62]	; 0x3e
 8012a5e:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8012a60:	9201      	str	r2, [sp, #4]
 8012a62:	9300      	str	r3, [sp, #0]
 8012a64:	4603      	mov	r3, r0
 8012a66:	2202      	movs	r2, #2
 8012a68:	2004      	movs	r0, #4
 8012a6a:	f7fd f95d 	bl	800fd28 <pbuf_alloced_custom>
 8012a6e:	6138      	str	r0, [r7, #16]
      if (newpbuf == NULL) {
 8012a70:	693b      	ldr	r3, [r7, #16]
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d106      	bne.n	8012a84 <ip4_frag+0x150>
        ip_frag_free_pbuf_custom_ref(pcr);
 8012a76:	6978      	ldr	r0, [r7, #20]
 8012a78:	f7ff ff0c 	bl	8012894 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8012a7c:	6a38      	ldr	r0, [r7, #32]
 8012a7e:	f7fd fb31 	bl	80100e4 <pbuf_free>
        goto memerr;
 8012a82:	e063      	b.n	8012b4c <ip4_frag+0x218>
      }
      pbuf_ref(p);
 8012a84:	68f8      	ldr	r0, [r7, #12]
 8012a86:	f7fd fbd7 	bl	8010238 <pbuf_ref>
      pcr->original = p;
 8012a8a:	697b      	ldr	r3, [r7, #20]
 8012a8c:	68fa      	ldr	r2, [r7, #12]
 8012a8e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 8012a90:	697b      	ldr	r3, [r7, #20]
 8012a92:	4a36      	ldr	r2, [pc, #216]	; (8012b6c <ip4_frag+0x238>)
 8012a94:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 8012a96:	6939      	ldr	r1, [r7, #16]
 8012a98:	6a38      	ldr	r0, [r7, #32]
 8012a9a:	f7fd fbef 	bl	801027c <pbuf_cat>
      left_to_copy -= newpbuflen;
 8012a9e:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8012aa0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012aa2:	1ad3      	subs	r3, r2, r3
 8012aa4:	87bb      	strh	r3, [r7, #60]	; 0x3c
      if (left_to_copy) {
 8012aa6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d004      	beq.n	8012ab6 <ip4_frag+0x182>
        poff = 0;
 8012aac:	2300      	movs	r3, #0
 8012aae:	86fb      	strh	r3, [r7, #54]	; 0x36
        p = p->next;
 8012ab0:	68fb      	ldr	r3, [r7, #12]
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 8012ab6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8012ab8:	2b00      	cmp	r3, #0
 8012aba:	d1ac      	bne.n	8012a16 <ip4_frag+0xe2>
      }
    }
    poff += newpbuflen;
 8012abc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8012abe:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8012ac0:	4413      	add	r3, r2
 8012ac2:	86fb      	strh	r3, [r7, #54]	; 0x36
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 8012ac4:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012ac6:	68bb      	ldr	r3, [r7, #8]
 8012ac8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8012aca:	3b14      	subs	r3, #20
 8012acc:	429a      	cmp	r2, r3
 8012ace:	bfd4      	ite	le
 8012ad0:	2301      	movle	r3, #1
 8012ad2:	2300      	movgt	r3, #0
 8012ad4:	b2db      	uxtb	r3, r3
 8012ad6:	61fb      	str	r3, [r7, #28]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8012ad8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8012ada:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8012ade:	86bb      	strh	r3, [r7, #52]	; 0x34
    if (!last) {
 8012ae0:	69fb      	ldr	r3, [r7, #28]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d103      	bne.n	8012aee <ip4_frag+0x1ba>
      tmp = tmp | IP_MF;
 8012ae6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012ae8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8012aec:	86bb      	strh	r3, [r7, #52]	; 0x34
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8012aee:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012af0:	4618      	mov	r0, r3
 8012af2:	f7fc fa21 	bl	800ef38 <lwip_htons>
 8012af6:	4603      	mov	r3, r0
 8012af8:	461a      	mov	r2, r3
 8012afa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012afc:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons(fragsize + IP_HLEN));
 8012afe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012b00:	3314      	adds	r3, #20
 8012b02:	b29b      	uxth	r3, r3
 8012b04:	4618      	mov	r0, r3
 8012b06:	f7fc fa17 	bl	800ef38 <lwip_htons>
 8012b0a:	4603      	mov	r3, r0
 8012b0c:	461a      	mov	r2, r3
 8012b0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b10:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8012b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012b14:	2200      	movs	r2, #0
 8012b16:	729a      	strb	r2, [r3, #10]
 8012b18:	2200      	movs	r2, #0
 8012b1a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8012b1c:	68bb      	ldr	r3, [r7, #8]
 8012b1e:	695b      	ldr	r3, [r3, #20]
 8012b20:	687a      	ldr	r2, [r7, #4]
 8012b22:	6a39      	ldr	r1, [r7, #32]
 8012b24:	68b8      	ldr	r0, [r7, #8]
 8012b26:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8012b28:	6a38      	ldr	r0, [r7, #32]
 8012b2a:	f7fd fadb 	bl	80100e4 <pbuf_free>
    left -= fragsize;
 8012b2e:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8012b30:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8012b32:	1ad3      	subs	r3, r2, r3
 8012b34:	877b      	strh	r3, [r7, #58]	; 0x3a
    ofo += nfb;
 8012b36:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8012b38:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8012b3a:	4413      	add	r3, r2
 8012b3c:	873b      	strh	r3, [r7, #56]	; 0x38
  while (left) {
 8012b3e:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8012b40:	2b00      	cmp	r3, #0
 8012b42:	f47f af3f 	bne.w	80129c4 <ip4_frag+0x90>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8012b46:	2300      	movs	r3, #0
 8012b48:	e002      	b.n	8012b50 <ip4_frag+0x21c>
      goto memerr;
 8012b4a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8012b4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8012b50:	4618      	mov	r0, r3
 8012b52:	3740      	adds	r7, #64	; 0x40
 8012b54:	46bd      	mov	sp, r7
 8012b56:	bd80      	pop	{r7, pc}
 8012b58:	080175a4 	.word	0x080175a4
 8012b5c:	08017730 	.word	0x08017730
 8012b60:	080175ec 	.word	0x080175ec
 8012b64:	08017758 	.word	0x08017758
 8012b68:	08017774 	.word	0x08017774
 8012b6c:	080128cd 	.word	0x080128cd

08012b70 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b086      	sub	sp, #24
 8012b74:	af00      	add	r7, sp, #0
 8012b76:	6078      	str	r0, [r7, #4]
 8012b78:	6039      	str	r1, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  s16_t ip_hdr_offset = SIZEOF_ETH_HDR;
 8012b7a:	230e      	movs	r3, #14
 8012b7c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  if (p->len <= SIZEOF_ETH_HDR) {
 8012b7e:	687b      	ldr	r3, [r7, #4]
 8012b80:	895b      	ldrh	r3, [r3, #10]
 8012b82:	2b0e      	cmp	r3, #14
 8012b84:	d977      	bls.n	8012c76 <ethernet_input+0x106>
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	685b      	ldr	r3, [r3, #4]
 8012b8a:	613b      	str	r3, [r7, #16]
     (unsigned)ethhdr->dest.addr[3], (unsigned)ethhdr->dest.addr[4], (unsigned)ethhdr->dest.addr[5],
     (unsigned)ethhdr->src.addr[0],  (unsigned)ethhdr->src.addr[1],  (unsigned)ethhdr->src.addr[2],
     (unsigned)ethhdr->src.addr[3],  (unsigned)ethhdr->src.addr[4],  (unsigned)ethhdr->src.addr[5],
     lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8012b8c:	693b      	ldr	r3, [r7, #16]
 8012b8e:	7b1a      	ldrb	r2, [r3, #12]
 8012b90:	7b5b      	ldrb	r3, [r3, #13]
 8012b92:	021b      	lsls	r3, r3, #8
 8012b94:	4313      	orrs	r3, r2
 8012b96:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8012b98:	693b      	ldr	r3, [r7, #16]
 8012b9a:	781b      	ldrb	r3, [r3, #0]
 8012b9c:	f003 0301 	and.w	r3, r3, #1
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d023      	beq.n	8012bec <ethernet_input+0x7c>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8012ba4:	693b      	ldr	r3, [r7, #16]
 8012ba6:	781b      	ldrb	r3, [r3, #0]
 8012ba8:	2b01      	cmp	r3, #1
 8012baa:	d10f      	bne.n	8012bcc <ethernet_input+0x5c>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012bac:	693b      	ldr	r3, [r7, #16]
 8012bae:	785b      	ldrb	r3, [r3, #1]
 8012bb0:	2b00      	cmp	r3, #0
 8012bb2:	d11b      	bne.n	8012bec <ethernet_input+0x7c>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8012bb4:	693b      	ldr	r3, [r7, #16]
 8012bb6:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8012bb8:	2b5e      	cmp	r3, #94	; 0x5e
 8012bba:	d117      	bne.n	8012bec <ethernet_input+0x7c>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	7b5b      	ldrb	r3, [r3, #13]
 8012bc0:	f043 0310 	orr.w	r3, r3, #16
 8012bc4:	b2da      	uxtb	r2, r3
 8012bc6:	687b      	ldr	r3, [r7, #4]
 8012bc8:	735a      	strb	r2, [r3, #13]
 8012bca:	e00f      	b.n	8012bec <ethernet_input+0x7c>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8012bcc:	693b      	ldr	r3, [r7, #16]
 8012bce:	2206      	movs	r2, #6
 8012bd0:	4930      	ldr	r1, [pc, #192]	; (8012c94 <ethernet_input+0x124>)
 8012bd2:	4618      	mov	r0, r3
 8012bd4:	f001 f84c 	bl	8013c70 <memcmp>
 8012bd8:	4603      	mov	r3, r0
 8012bda:	2b00      	cmp	r3, #0
 8012bdc:	d106      	bne.n	8012bec <ethernet_input+0x7c>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	7b5b      	ldrb	r3, [r3, #13]
 8012be2:	f043 0308 	orr.w	r3, r3, #8
 8012be6:	b2da      	uxtb	r2, r3
 8012be8:	687b      	ldr	r3, [r7, #4]
 8012bea:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8012bec:	89fb      	ldrh	r3, [r7, #14]
 8012bee:	2b08      	cmp	r3, #8
 8012bf0:	d003      	beq.n	8012bfa <ethernet_input+0x8a>
 8012bf2:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 8012bf6:	d01e      	beq.n	8012c36 <ethernet_input+0xc6>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8012bf8:	e044      	b.n	8012c84 <ethernet_input+0x114>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012bfa:	683b      	ldr	r3, [r7, #0]
 8012bfc:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012c00:	f003 0308 	and.w	r3, r3, #8
 8012c04:	2b00      	cmp	r3, #0
 8012c06:	d038      	beq.n	8012c7a <ethernet_input+0x10a>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	895b      	ldrh	r3, [r3, #10]
 8012c0c:	461a      	mov	r2, r3
 8012c0e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012c12:	429a      	cmp	r2, r3
 8012c14:	db33      	blt.n	8012c7e <ethernet_input+0x10e>
 8012c16:	8afb      	ldrh	r3, [r7, #22]
 8012c18:	425b      	negs	r3, r3
 8012c1a:	b29b      	uxth	r3, r3
 8012c1c:	b21b      	sxth	r3, r3
 8012c1e:	4619      	mov	r1, r3
 8012c20:	6878      	ldr	r0, [r7, #4]
 8012c22:	f7fd fa3b 	bl	801009c <pbuf_header>
 8012c26:	4603      	mov	r3, r0
 8012c28:	2b00      	cmp	r3, #0
 8012c2a:	d128      	bne.n	8012c7e <ethernet_input+0x10e>
        ip4_input(p, netif);
 8012c2c:	6839      	ldr	r1, [r7, #0]
 8012c2e:	6878      	ldr	r0, [r7, #4]
 8012c30:	f7fe ff8a 	bl	8011b48 <ip4_input>
      break;
 8012c34:	e01d      	b.n	8012c72 <ethernet_input+0x102>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8012c36:	683b      	ldr	r3, [r7, #0]
 8012c38:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8012c3c:	f003 0308 	and.w	r3, r3, #8
 8012c40:	2b00      	cmp	r3, #0
 8012c42:	d01e      	beq.n	8012c82 <ethernet_input+0x112>
      if ((p->len < ip_hdr_offset) || pbuf_header(p, (s16_t)-ip_hdr_offset)) {
 8012c44:	687b      	ldr	r3, [r7, #4]
 8012c46:	895b      	ldrh	r3, [r3, #10]
 8012c48:	461a      	mov	r2, r3
 8012c4a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8012c4e:	429a      	cmp	r2, r3
 8012c50:	db15      	blt.n	8012c7e <ethernet_input+0x10e>
 8012c52:	8afb      	ldrh	r3, [r7, #22]
 8012c54:	425b      	negs	r3, r3
 8012c56:	b29b      	uxth	r3, r3
 8012c58:	b21b      	sxth	r3, r3
 8012c5a:	4619      	mov	r1, r3
 8012c5c:	6878      	ldr	r0, [r7, #4]
 8012c5e:	f7fd fa1d 	bl	801009c <pbuf_header>
 8012c62:	4603      	mov	r3, r0
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	d10a      	bne.n	8012c7e <ethernet_input+0x10e>
        etharp_input(p, netif);
 8012c68:	6839      	ldr	r1, [r7, #0]
 8012c6a:	6878      	ldr	r0, [r7, #4]
 8012c6c:	f7fe f958 	bl	8010f20 <etharp_input>
      break;
 8012c70:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8012c72:	2300      	movs	r3, #0
 8012c74:	e00a      	b.n	8012c8c <ethernet_input+0x11c>
    goto free_and_return;
 8012c76:	bf00      	nop
 8012c78:	e004      	b.n	8012c84 <ethernet_input+0x114>
        goto free_and_return;
 8012c7a:	bf00      	nop
 8012c7c:	e002      	b.n	8012c84 <ethernet_input+0x114>

free_and_return:
 8012c7e:	bf00      	nop
 8012c80:	e000      	b.n	8012c84 <ethernet_input+0x114>
        goto free_and_return;
 8012c82:	bf00      	nop
  pbuf_free(p);
 8012c84:	6878      	ldr	r0, [r7, #4]
 8012c86:	f7fd fa2d 	bl	80100e4 <pbuf_free>
  return ERR_OK;
 8012c8a:	2300      	movs	r3, #0
}
 8012c8c:	4618      	mov	r0, r3
 8012c8e:	3718      	adds	r7, #24
 8012c90:	46bd      	mov	sp, r7
 8012c92:	bd80      	pop	{r7, pc}
 8012c94:	08017a54 	.word	0x08017a54

08012c98 <ethernet_output>:
 */
err_t
ethernet_output(struct netif* netif, struct pbuf* p,
                const struct eth_addr* src, const struct eth_addr* dst,
                u16_t eth_type)
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b086      	sub	sp, #24
 8012c9c:	af00      	add	r7, sp, #0
 8012c9e:	60f8      	str	r0, [r7, #12]
 8012ca0:	60b9      	str	r1, [r7, #8]
 8012ca2:	607a      	str	r2, [r7, #4]
 8012ca4:	603b      	str	r3, [r7, #0]
  struct eth_hdr* ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8012ca6:	8c3b      	ldrh	r3, [r7, #32]
 8012ca8:	4618      	mov	r0, r3
 8012caa:	f7fc f945 	bl	800ef38 <lwip_htons>
 8012cae:	4603      	mov	r3, r0
 8012cb0:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_header(p, SIZEOF_ETH_HDR) != 0) {
 8012cb2:	210e      	movs	r1, #14
 8012cb4:	68b8      	ldr	r0, [r7, #8]
 8012cb6:	f7fd f9f1 	bl	801009c <pbuf_header>
 8012cba:	4603      	mov	r3, r0
 8012cbc:	2b00      	cmp	r3, #0
 8012cbe:	d125      	bne.n	8012d0c <ethernet_output+0x74>
      goto pbuf_header_failed;
    }
  }

  ethhdr = (struct eth_hdr*)p->payload;
 8012cc0:	68bb      	ldr	r3, [r7, #8]
 8012cc2:	685b      	ldr	r3, [r3, #4]
 8012cc4:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8012cc6:	693b      	ldr	r3, [r7, #16]
 8012cc8:	8afa      	ldrh	r2, [r7, #22]
 8012cca:	819a      	strh	r2, [r3, #12]
  ETHADDR32_COPY(&ethhdr->dest, dst);
 8012ccc:	693b      	ldr	r3, [r7, #16]
 8012cce:	2206      	movs	r2, #6
 8012cd0:	6839      	ldr	r1, [r7, #0]
 8012cd2:	4618      	mov	r0, r3
 8012cd4:	f000 ffdb 	bl	8013c8e <memcpy>
  ETHADDR16_COPY(&ethhdr->src,  src);
 8012cd8:	693b      	ldr	r3, [r7, #16]
 8012cda:	3306      	adds	r3, #6
 8012cdc:	2206      	movs	r2, #6
 8012cde:	6879      	ldr	r1, [r7, #4]
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	f000 ffd4 	bl	8013c8e <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8012ce6:	68fb      	ldr	r3, [r7, #12]
 8012ce8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012cec:	2b06      	cmp	r3, #6
 8012cee:	d006      	beq.n	8012cfe <ethernet_output+0x66>
 8012cf0:	4b0a      	ldr	r3, [pc, #40]	; (8012d1c <ethernet_output+0x84>)
 8012cf2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8012cf6:	490a      	ldr	r1, [pc, #40]	; (8012d20 <ethernet_output+0x88>)
 8012cf8:	480a      	ldr	r0, [pc, #40]	; (8012d24 <ethernet_output+0x8c>)
 8012cfa:	f001 fcd1 	bl	80146a0 <iprintf>
    (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
    ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8012cfe:	68fb      	ldr	r3, [r7, #12]
 8012d00:	699b      	ldr	r3, [r3, #24]
 8012d02:	68b9      	ldr	r1, [r7, #8]
 8012d04:	68f8      	ldr	r0, [r7, #12]
 8012d06:	4798      	blx	r3
 8012d08:	4603      	mov	r3, r0
 8012d0a:	e002      	b.n	8012d12 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8012d0c:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
    ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8012d0e:	f06f 0301 	mvn.w	r3, #1
}
 8012d12:	4618      	mov	r0, r3
 8012d14:	3718      	adds	r7, #24
 8012d16:	46bd      	mov	sp, r7
 8012d18:	bd80      	pop	{r7, pc}
 8012d1a:	bf00      	nop
 8012d1c:	08017794 	.word	0x08017794
 8012d20:	080177cc 	.word	0x080177cc
 8012d24:	08017800 	.word	0x08017800

08012d28 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012d28:	b580      	push	{r7, lr}
 8012d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012d2c:	2200      	movs	r2, #0
 8012d2e:	4912      	ldr	r1, [pc, #72]	; (8012d78 <MX_USB_DEVICE_Init+0x50>)
 8012d30:	4812      	ldr	r0, [pc, #72]	; (8012d7c <MX_USB_DEVICE_Init+0x54>)
 8012d32:	f7fa fef4 	bl	800db1e <USBD_Init>
 8012d36:	4603      	mov	r3, r0
 8012d38:	2b00      	cmp	r3, #0
 8012d3a:	d001      	beq.n	8012d40 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012d3c:	f7ee fed8 	bl	8001af0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012d40:	490f      	ldr	r1, [pc, #60]	; (8012d80 <MX_USB_DEVICE_Init+0x58>)
 8012d42:	480e      	ldr	r0, [pc, #56]	; (8012d7c <MX_USB_DEVICE_Init+0x54>)
 8012d44:	f7fa ff16 	bl	800db74 <USBD_RegisterClass>
 8012d48:	4603      	mov	r3, r0
 8012d4a:	2b00      	cmp	r3, #0
 8012d4c:	d001      	beq.n	8012d52 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012d4e:	f7ee fecf 	bl	8001af0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012d52:	490c      	ldr	r1, [pc, #48]	; (8012d84 <MX_USB_DEVICE_Init+0x5c>)
 8012d54:	4809      	ldr	r0, [pc, #36]	; (8012d7c <MX_USB_DEVICE_Init+0x54>)
 8012d56:	f7fa fe47 	bl	800d9e8 <USBD_CDC_RegisterInterface>
 8012d5a:	4603      	mov	r3, r0
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d001      	beq.n	8012d64 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012d60:	f7ee fec6 	bl	8001af0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012d64:	4805      	ldr	r0, [pc, #20]	; (8012d7c <MX_USB_DEVICE_Init+0x54>)
 8012d66:	f7fa ff1e 	bl	800dba6 <USBD_Start>
 8012d6a:	4603      	mov	r3, r0
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d001      	beq.n	8012d74 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012d70:	f7ee febe 	bl	8001af0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012d74:	bf00      	nop
 8012d76:	bd80      	pop	{r7, pc}
 8012d78:	2000021c 	.word	0x2000021c
 8012d7c:	200076fc 	.word	0x200076fc
 8012d80:	2000001c 	.word	0x2000001c
 8012d84:	20000204 	.word	0x20000204

08012d88 <LL_TIM_EnableCounter>:
{
 8012d88:	b480      	push	{r7}
 8012d8a:	b083      	sub	sp, #12
 8012d8c:	af00      	add	r7, sp, #0
 8012d8e:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	f043 0201 	orr.w	r2, r3, #1
 8012d98:	687b      	ldr	r3, [r7, #4]
 8012d9a:	601a      	str	r2, [r3, #0]
}
 8012d9c:	bf00      	nop
 8012d9e:	370c      	adds	r7, #12
 8012da0:	46bd      	mov	sp, r7
 8012da2:	bc80      	pop	{r7}
 8012da4:	4770      	bx	lr

08012da6 <LL_TIM_ClearFlag_UPDATE>:
{
 8012da6:	b480      	push	{r7}
 8012da8:	b083      	sub	sp, #12
 8012daa:	af00      	add	r7, sp, #0
 8012dac:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	f06f 0201 	mvn.w	r2, #1
 8012db4:	611a      	str	r2, [r3, #16]
}
 8012db6:	bf00      	nop
 8012db8:	370c      	adds	r7, #12
 8012dba:	46bd      	mov	sp, r7
 8012dbc:	bc80      	pop	{r7}
 8012dbe:	4770      	bx	lr

08012dc0 <CDC_Init_FS>:
/**
 * @brief  Initializes the CDC media low layer over the FS USB IP
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Init_FS(void)
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 3 */
	/* Set Application Buffers */
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012dc4:	2200      	movs	r2, #0
 8012dc6:	4905      	ldr	r1, [pc, #20]	; (8012ddc <CDC_Init_FS+0x1c>)
 8012dc8:	4805      	ldr	r0, [pc, #20]	; (8012de0 <CDC_Init_FS+0x20>)
 8012dca:	f7fa fe23 	bl	800da14 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012dce:	4905      	ldr	r1, [pc, #20]	; (8012de4 <CDC_Init_FS+0x24>)
 8012dd0:	4803      	ldr	r0, [pc, #12]	; (8012de0 <CDC_Init_FS+0x20>)
 8012dd2:	f7fa fe38 	bl	800da46 <USBD_CDC_SetRxBuffer>
	return (USBD_OK);
 8012dd6:	2300      	movs	r3, #0
	/* USER CODE END 3 */
}
 8012dd8:	4618      	mov	r0, r3
 8012dda:	bd80      	pop	{r7, pc}
 8012ddc:	20007bb8 	.word	0x20007bb8
 8012de0:	200076fc 	.word	0x200076fc
 8012de4:	20007a8c 	.word	0x20007a8c

08012de8 <CDC_DeInit_FS>:
/**
 * @brief  DeInitializes the CDC media low layer
 * @retval USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_DeInit_FS(void)
{
 8012de8:	b480      	push	{r7}
 8012dea:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 4 */
	return (USBD_OK);
 8012dec:	2300      	movs	r3, #0
	/* USER CODE END 4 */
}
 8012dee:	4618      	mov	r0, r3
 8012df0:	46bd      	mov	sp, r7
 8012df2:	bc80      	pop	{r7}
 8012df4:	4770      	bx	lr
	...

08012df8 <CDC_Control_FS>:
 * @param  pbuf: Buffer containing command data (request parameters)
 * @param  length: Number of data to be sent (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t *pbuf, uint16_t length)
{
 8012df8:	b480      	push	{r7}
 8012dfa:	b083      	sub	sp, #12
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	4603      	mov	r3, r0
 8012e00:	6039      	str	r1, [r7, #0]
 8012e02:	71fb      	strb	r3, [r7, #7]
 8012e04:	4613      	mov	r3, r2
 8012e06:	80bb      	strh	r3, [r7, #4]
	/* USER CODE BEGIN 5 */
	switch (cmd)
 8012e08:	79fb      	ldrb	r3, [r7, #7]
 8012e0a:	2b23      	cmp	r3, #35	; 0x23
 8012e0c:	d85c      	bhi.n	8012ec8 <CDC_Control_FS+0xd0>
 8012e0e:	a201      	add	r2, pc, #4	; (adr r2, 8012e14 <CDC_Control_FS+0x1c>)
 8012e10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e14:	08012ec9 	.word	0x08012ec9
 8012e18:	08012ec9 	.word	0x08012ec9
 8012e1c:	08012ec9 	.word	0x08012ec9
 8012e20:	08012ec9 	.word	0x08012ec9
 8012e24:	08012ec9 	.word	0x08012ec9
 8012e28:	08012ec9 	.word	0x08012ec9
 8012e2c:	08012ec9 	.word	0x08012ec9
 8012e30:	08012ec9 	.word	0x08012ec9
 8012e34:	08012ec9 	.word	0x08012ec9
 8012e38:	08012ec9 	.word	0x08012ec9
 8012e3c:	08012ec9 	.word	0x08012ec9
 8012e40:	08012ec9 	.word	0x08012ec9
 8012e44:	08012ec9 	.word	0x08012ec9
 8012e48:	08012ec9 	.word	0x08012ec9
 8012e4c:	08012ec9 	.word	0x08012ec9
 8012e50:	08012ec9 	.word	0x08012ec9
 8012e54:	08012ec9 	.word	0x08012ec9
 8012e58:	08012ec9 	.word	0x08012ec9
 8012e5c:	08012ec9 	.word	0x08012ec9
 8012e60:	08012ec9 	.word	0x08012ec9
 8012e64:	08012ec9 	.word	0x08012ec9
 8012e68:	08012ec9 	.word	0x08012ec9
 8012e6c:	08012ec9 	.word	0x08012ec9
 8012e70:	08012ec9 	.word	0x08012ec9
 8012e74:	08012ec9 	.word	0x08012ec9
 8012e78:	08012ec9 	.word	0x08012ec9
 8012e7c:	08012ec9 	.word	0x08012ec9
 8012e80:	08012ec9 	.word	0x08012ec9
 8012e84:	08012ec9 	.word	0x08012ec9
 8012e88:	08012ec9 	.word	0x08012ec9
 8012e8c:	08012ec9 	.word	0x08012ec9
 8012e90:	08012ec9 	.word	0x08012ec9
 8012e94:	08012ea5 	.word	0x08012ea5
 8012e98:	08012eb7 	.word	0x08012eb7
 8012e9c:	08012ec9 	.word	0x08012ec9
 8012ea0:	08012ec9 	.word	0x08012ec9
		/*******************************************************************************/
		static uint8_t lineCoding[7] // 115200bps, 1stop, no parity, 8bit
		=
		{ 0x00, 0xC2, 0x01, 0x00, 0x00, 0x00, 0x08 }; // 0001c200 >> 115200 arr[3],arr[2],arr[1],arr[0]
	case CDC_SET_LINE_CODING:
		memcpy(lineCoding, pbuf, sizeof(lineCoding));
 8012ea4:	4b0c      	ldr	r3, [pc, #48]	; (8012ed8 <CDC_Control_FS+0xe0>)
 8012ea6:	683a      	ldr	r2, [r7, #0]
 8012ea8:	6810      	ldr	r0, [r2, #0]
 8012eaa:	6018      	str	r0, [r3, #0]
 8012eac:	8891      	ldrh	r1, [r2, #4]
 8012eae:	7992      	ldrb	r2, [r2, #6]
 8012eb0:	8099      	strh	r1, [r3, #4]
 8012eb2:	719a      	strb	r2, [r3, #6]
		break;
 8012eb4:	e009      	b.n	8012eca <CDC_Control_FS+0xd2>

	case CDC_GET_LINE_CODING:
		memcpy(pbuf, lineCoding, sizeof(lineCoding));
 8012eb6:	683b      	ldr	r3, [r7, #0]
 8012eb8:	4a07      	ldr	r2, [pc, #28]	; (8012ed8 <CDC_Control_FS+0xe0>)
 8012eba:	6810      	ldr	r0, [r2, #0]
 8012ebc:	6018      	str	r0, [r3, #0]
 8012ebe:	8891      	ldrh	r1, [r2, #4]
 8012ec0:	7992      	ldrb	r2, [r2, #6]
 8012ec2:	8099      	strh	r1, [r3, #4]
 8012ec4:	719a      	strb	r2, [r3, #6]
		break;
 8012ec6:	e000      	b.n	8012eca <CDC_Control_FS+0xd2>
	case CDC_SEND_BREAK:

		break;

	default:
		break;
 8012ec8:	bf00      	nop
	}

	return (USBD_OK);
 8012eca:	2300      	movs	r3, #0
	/* USER CODE END 5 */
}
 8012ecc:	4618      	mov	r0, r3
 8012ece:	370c      	adds	r7, #12
 8012ed0:	46bd      	mov	sp, r7
 8012ed2:	bc80      	pop	{r7}
 8012ed4:	4770      	bx	lr
 8012ed6:	bf00      	nop
 8012ed8:	20000214 	.word	0x20000214

08012edc <CDC_Receive_FS>:
 * @param  Buf: Buffer of data to be received
 * @param  Len: Number of data received (in bytes)
 * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
 */
static int8_t CDC_Receive_FS(uint8_t *Buf, uint32_t *Len)
{
 8012edc:	b5b0      	push	{r4, r5, r7, lr}
 8012ede:	b08e      	sub	sp, #56	; 0x38
 8012ee0:	af02      	add	r7, sp, #8
 8012ee2:	6078      	str	r0, [r7, #4]
 8012ee4:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012ee6:	6879      	ldr	r1, [r7, #4]
 8012ee8:	489f      	ldr	r0, [pc, #636]	; (8013168 <CDC_Receive_FS+0x28c>)
 8012eea:	f7fa fdac 	bl	800da46 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012eee:	489e      	ldr	r0, [pc, #632]	; (8013168 <CDC_Receive_FS+0x28c>)
 8012ef0:	f7fa fdeb 	bl	800daca <USBD_CDC_ReceivePacket>
	WheelParam wP;
	memcpy(&wP, (void*) (BACKUP_FLASH_ADDR), sizeof(WheelParam));
 8012ef4:	4b9d      	ldr	r3, [pc, #628]	; (801316c <CDC_Receive_FS+0x290>)
 8012ef6:	681b      	ldr	r3, [r3, #0]
 8012ef8:	627b      	str	r3, [r7, #36]	; 0x24
	if (UFlag == 0)
 8012efa:	4b9d      	ldr	r3, [pc, #628]	; (8013170 <CDC_Receive_FS+0x294>)
 8012efc:	781b      	ldrb	r3, [r3, #0]
 8012efe:	2b00      	cmp	r3, #0
 8012f00:	f040 81d2 	bne.w	80132a8 <CDC_Receive_FS+0x3cc>
	{
		// Manual
		if (strncmp((const char*) Buf, "m", 1) == 0
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	781a      	ldrb	r2, [r3, #0]
 8012f08:	4b9a      	ldr	r3, [pc, #616]	; (8013174 <CDC_Receive_FS+0x298>)
 8012f0a:	781b      	ldrb	r3, [r3, #0]
 8012f0c:	1ad3      	subs	r3, r2, r3
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d006      	beq.n	8012f20 <CDC_Receive_FS+0x44>
				|| strncmp((const char*) Buf, "M", 1) == 0)
 8012f12:	687b      	ldr	r3, [r7, #4]
 8012f14:	781a      	ldrb	r2, [r3, #0]
 8012f16:	4b98      	ldr	r3, [pc, #608]	; (8013178 <CDC_Receive_FS+0x29c>)
 8012f18:	781b      	ldrb	r3, [r3, #0]
 8012f1a:	1ad3      	subs	r3, r2, r3
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d10c      	bne.n	8012f3a <CDC_Receive_FS+0x5e>
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8012f20:	4896      	ldr	r0, [pc, #600]	; (801317c <CDC_Receive_FS+0x2a0>)
 8012f22:	f7ed f951 	bl	80001c8 <strlen>
 8012f26:	4603      	mov	r3, r0
 8012f28:	b29b      	uxth	r3, r3
 8012f2a:	4619      	mov	r1, r3
 8012f2c:	4893      	ldr	r0, [pc, #588]	; (801317c <CDC_Receive_FS+0x2a0>)
 8012f2e:	f000 fa27 	bl	8013380 <CDC_Transmit_FS>
			bufptr = URxbuf;
 8012f32:	4b93      	ldr	r3, [pc, #588]	; (8013180 <CDC_Receive_FS+0x2a4>)
 8012f34:	4a93      	ldr	r2, [pc, #588]	; (8013184 <CDC_Receive_FS+0x2a8>)
 8012f36:	601a      	str	r2, [r3, #0]
 8012f38:	e02a      	b.n	8012f90 <CDC_Receive_FS+0xb4>
		}

		// Print Status
		else if (strncmp((const char*) Buf, "p", 1) == 0
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	781a      	ldrb	r2, [r3, #0]
 8012f3e:	4b92      	ldr	r3, [pc, #584]	; (8013188 <CDC_Receive_FS+0x2ac>)
 8012f40:	781b      	ldrb	r3, [r3, #0]
 8012f42:	1ad3      	subs	r3, r2, r3
 8012f44:	2b00      	cmp	r3, #0
 8012f46:	d006      	beq.n	8012f56 <CDC_Receive_FS+0x7a>
				|| strncmp((const char*) Buf, "P", 1) == 0)
 8012f48:	687b      	ldr	r3, [r7, #4]
 8012f4a:	781a      	ldrb	r2, [r3, #0]
 8012f4c:	4b8f      	ldr	r3, [pc, #572]	; (801318c <CDC_Receive_FS+0x2b0>)
 8012f4e:	781b      	ldrb	r3, [r3, #0]
 8012f50:	1ad3      	subs	r3, r2, r3
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d11c      	bne.n	8012f90 <CDC_Receive_FS+0xb4>
		{
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 8012f56:	4b8e      	ldr	r3, [pc, #568]	; (8013190 <CDC_Receive_FS+0x2b4>)
 8012f58:	6819      	ldr	r1, [r3, #0]
 8012f5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012f5c:	4b8d      	ldr	r3, [pc, #564]	; (8013194 <CDC_Receive_FS+0x2b8>)
 8012f5e:	681b      	ldr	r3, [r3, #0]
					"Memory : EncoderTargetCount= %d\r\n"
					"USB Select= %d.0 (default : 2.0)\r\n"
					"Auto triggering= %s\r\n", encoderval,
					wP.encoderTargetCount, usbselect,
					(bFlag == true) ? ("Started\r\n") : ("Disabled\r\n"));
 8012f60:	4a8d      	ldr	r2, [pc, #564]	; (8013198 <CDC_Receive_FS+0x2bc>)
 8012f62:	7812      	ldrb	r2, [r2, #0]
			sprintf(UTxbuf, "Input : EncoderTargetCount= %d\r\n"
 8012f64:	2a01      	cmp	r2, #1
 8012f66:	d101      	bne.n	8012f6c <CDC_Receive_FS+0x90>
 8012f68:	4a8c      	ldr	r2, [pc, #560]	; (801319c <CDC_Receive_FS+0x2c0>)
 8012f6a:	e000      	b.n	8012f6e <CDC_Receive_FS+0x92>
 8012f6c:	4a8c      	ldr	r2, [pc, #560]	; (80131a0 <CDC_Receive_FS+0x2c4>)
 8012f6e:	9201      	str	r2, [sp, #4]
 8012f70:	9300      	str	r3, [sp, #0]
 8012f72:	4603      	mov	r3, r0
 8012f74:	460a      	mov	r2, r1
 8012f76:	498b      	ldr	r1, [pc, #556]	; (80131a4 <CDC_Receive_FS+0x2c8>)
 8012f78:	488b      	ldr	r0, [pc, #556]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 8012f7a:	f001 fbb9 	bl	80146f0 <siprintf>
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 8012f7e:	488a      	ldr	r0, [pc, #552]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 8012f80:	f7ed f922 	bl	80001c8 <strlen>
 8012f84:	4603      	mov	r3, r0
 8012f86:	b29b      	uxth	r3, r3
 8012f88:	4619      	mov	r1, r3
 8012f8a:	4887      	ldr	r0, [pc, #540]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 8012f8c:	f000 f9f8 	bl	8013380 <CDC_Transmit_FS>
		}

		// Input Data
		if (strncmp((const char*) Buf, "i", 1) == 0
 8012f90:	687b      	ldr	r3, [r7, #4]
 8012f92:	781a      	ldrb	r2, [r3, #0]
 8012f94:	4b85      	ldr	r3, [pc, #532]	; (80131ac <CDC_Receive_FS+0x2d0>)
 8012f96:	781b      	ldrb	r3, [r3, #0]
 8012f98:	1ad3      	subs	r3, r2, r3
 8012f9a:	2b00      	cmp	r3, #0
 8012f9c:	d006      	beq.n	8012fac <CDC_Receive_FS+0xd0>
				|| strncmp((const char*) Buf, "I", 1) == 0)
 8012f9e:	687b      	ldr	r3, [r7, #4]
 8012fa0:	781a      	ldrb	r2, [r3, #0]
 8012fa2:	4b83      	ldr	r3, [pc, #524]	; (80131b0 <CDC_Receive_FS+0x2d4>)
 8012fa4:	781b      	ldrb	r3, [r3, #0]
 8012fa6:	1ad3      	subs	r3, r2, r3
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	d103      	bne.n	8012fb4 <CDC_Receive_FS+0xd8>
		{
			UFlag = 1;
 8012fac:	4b70      	ldr	r3, [pc, #448]	; (8013170 <CDC_Receive_FS+0x294>)
 8012fae:	2201      	movs	r2, #1
 8012fb0:	701a      	strb	r2, [r3, #0]
 8012fb2:	e1b9      	b.n	8013328 <CDC_Receive_FS+0x44c>
		}

		// Save
		else if (strncmp((const char*) Buf, "h", 1) == 0
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	781a      	ldrb	r2, [r3, #0]
 8012fb8:	4b7e      	ldr	r3, [pc, #504]	; (80131b4 <CDC_Receive_FS+0x2d8>)
 8012fba:	781b      	ldrb	r3, [r3, #0]
 8012fbc:	1ad3      	subs	r3, r2, r3
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d007      	beq.n	8012fd2 <CDC_Receive_FS+0xf6>
				|| strncmp((const char*) Buf, "H", 1) == 0)
 8012fc2:	687b      	ldr	r3, [r7, #4]
 8012fc4:	781a      	ldrb	r2, [r3, #0]
 8012fc6:	4b7c      	ldr	r3, [pc, #496]	; (80131b8 <CDC_Receive_FS+0x2dc>)
 8012fc8:	781b      	ldrb	r3, [r3, #0]
 8012fca:	1ad3      	subs	r3, r2, r3
 8012fcc:	2b00      	cmp	r3, #0
 8012fce:	f040 80a2 	bne.w	8013116 <CDC_Receive_FS+0x23a>

			 }
			 }
			 HAL_FLASH_Lock();
			 */
			wP.encoderTargetCount = encoderval;
 8012fd2:	4b6f      	ldr	r3, [pc, #444]	; (8013190 <CDC_Receive_FS+0x2b4>)
 8012fd4:	681b      	ldr	r3, [r3, #0]
 8012fd6:	627b      	str	r3, [r7, #36]	; 0x24
			uint32_t SectorError = 0;
 8012fd8:	2300      	movs	r3, #0
 8012fda:	623b      	str	r3, [r7, #32]
			HAL_FLASH_Unlock();
 8012fdc:	f7f2 fec0 	bl	8005d60 <HAL_FLASH_Unlock>
			FLASH_EraseInitTypeDef EraseInitStruct;
			EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	60fb      	str	r3, [r7, #12]
			EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8012fe4:	2302      	movs	r3, #2
 8012fe6:	61fb      	str	r3, [r7, #28]
			EraseInitStruct.Banks = FLASH_BANK_1;
 8012fe8:	2301      	movs	r3, #1
 8012fea:	613b      	str	r3, [r7, #16]
			EraseInitStruct.Sector = FLASH_SECTOR_11;
 8012fec:	230b      	movs	r3, #11
 8012fee:	617b      	str	r3, [r7, #20]
			EraseInitStruct.NbSectors = 1;
 8012ff0:	2301      	movs	r3, #1
 8012ff2:	61bb      	str	r3, [r7, #24]
			if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK)
 8012ff4:	f107 0220 	add.w	r2, r7, #32
 8012ff8:	f107 030c 	add.w	r3, r7, #12
 8012ffc:	4611      	mov	r1, r2
 8012ffe:	4618      	mov	r0, r3
 8013000:	f7f3 f814 	bl	800602c <HAL_FLASHEx_Erase>
 8013004:	4603      	mov	r3, r0
 8013006:	2b00      	cmp	r3, #0
 8013008:	d013      	beq.n	8013032 <CDC_Receive_FS+0x156>
			{
				int errorcode = HAL_FLASH_GetError();
 801300a:	f7f2 fedb 	bl	8005dc4 <HAL_FLASH_GetError>
 801300e:	4603      	mov	r3, r0
 8013010:	62bb      	str	r3, [r7, #40]	; 0x28
				sprintf(UTxbuf, "Error Code : %d\r\n", errorcode);
 8013012:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8013014:	4969      	ldr	r1, [pc, #420]	; (80131bc <CDC_Receive_FS+0x2e0>)
 8013016:	4864      	ldr	r0, [pc, #400]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 8013018:	f001 fb6a 	bl	80146f0 <siprintf>
				CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 801301c:	4862      	ldr	r0, [pc, #392]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 801301e:	f7ed f8d3 	bl	80001c8 <strlen>
 8013022:	4603      	mov	r3, r0
 8013024:	b29b      	uxth	r3, r3
 8013026:	4619      	mov	r1, r3
 8013028:	485f      	ldr	r0, [pc, #380]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 801302a:	f000 f9a9 	bl	8013380 <CDC_Transmit_FS>
				return HAL_ERROR;
 801302e:	2301      	movs	r3, #1
 8013030:	e17b      	b.n	801332a <CDC_Receive_FS+0x44e>
			}

			/* Clear cache for flash */
			__HAL_FLASH_DATA_CACHE_DISABLE();
 8013032:	4b63      	ldr	r3, [pc, #396]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013034:	681b      	ldr	r3, [r3, #0]
 8013036:	4a62      	ldr	r2, [pc, #392]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013038:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 801303c:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 801303e:	4b60      	ldr	r3, [pc, #384]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013040:	681b      	ldr	r3, [r3, #0]
 8013042:	4a5f      	ldr	r2, [pc, #380]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013044:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8013048:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_DATA_CACHE_RESET();
 801304a:	4b5d      	ldr	r3, [pc, #372]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	4a5c      	ldr	r2, [pc, #368]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013050:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8013054:	6013      	str	r3, [r2, #0]
 8013056:	4b5a      	ldr	r3, [pc, #360]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	4a59      	ldr	r2, [pc, #356]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 801305c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013060:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8013062:	4b57      	ldr	r3, [pc, #348]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	4a56      	ldr	r2, [pc, #344]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013068:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801306c:	6013      	str	r3, [r2, #0]
 801306e:	4b54      	ldr	r3, [pc, #336]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013070:	681b      	ldr	r3, [r3, #0]
 8013072:	4a53      	ldr	r2, [pc, #332]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8013078:	6013      	str	r3, [r2, #0]

			__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 801307a:	4b51      	ldr	r3, [pc, #324]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 801307c:	681b      	ldr	r3, [r3, #0]
 801307e:	4a50      	ldr	r2, [pc, #320]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013080:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8013084:	6013      	str	r3, [r2, #0]
			__HAL_FLASH_DATA_CACHE_ENABLE();
 8013086:	4b4e      	ldr	r3, [pc, #312]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	4a4d      	ldr	r2, [pc, #308]	; (80131c0 <CDC_Receive_FS+0x2e4>)
 801308c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8013090:	6013      	str	r3, [r2, #0]

			HAL_StatusTypeDef FlashStatus = HAL_OK;
 8013092:	2300      	movs	r3, #0
 8013094:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			register uint32_t *_targetAddr = (uint32_t*) (&wP);
 8013098:	f107 0524 	add.w	r5, r7, #36	; 0x24
			 uint32_t errorcode = HAL_FLASH_GetError();
			 return HAL_ERROR;
			 }
			 }
			 */
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 801309c:	2300      	movs	r3, #0
 801309e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80130a2:	e01c      	b.n	80130de <CDC_Receive_FS+0x202>
					sizeof(uint32_t))
			{
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 80130a4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130a8:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80130ac:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80130b0:	4619      	mov	r1, r3
				BACKUP_FLASH_ADDR + i, _targetAddr[i / sizeof(uint32_t)]);
 80130b2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130b6:	089b      	lsrs	r3, r3, #2
 80130b8:	b2db      	uxtb	r3, r3
 80130ba:	009b      	lsls	r3, r3, #2
 80130bc:	442b      	add	r3, r5
 80130be:	681b      	ldr	r3, [r3, #0]
				FlashStatus = HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
 80130c0:	f04f 0400 	mov.w	r4, #0
 80130c4:	461a      	mov	r2, r3
 80130c6:	4623      	mov	r3, r4
 80130c8:	2002      	movs	r0, #2
 80130ca:	f7f2 fdf5 	bl	8005cb8 <HAL_FLASH_Program>
 80130ce:	4603      	mov	r3, r0
 80130d0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
			for (uint8_t i = 0; i <= (sizeof(WheelParam) * 2); i +=
 80130d4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130d8:	3304      	adds	r3, #4
 80130da:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80130de:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 80130e2:	2b08      	cmp	r3, #8
 80130e4:	d9de      	bls.n	80130a4 <CDC_Receive_FS+0x1c8>
				//while (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD,
				//FLASH_USER_START_ADDR + i, _targetAddr[i / sizeof(uint32_t)])
				//	!= HAL_OK)
				//;
			}
			HAL_FLASH_Lock();
 80130e6:	f7f2 fe5d 	bl	8005da4 <HAL_FLASH_Lock>
			sprintf(UTxbuf, "Save %s",
 80130ea:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	d101      	bne.n	80130f6 <CDC_Receive_FS+0x21a>
 80130f2:	4b34      	ldr	r3, [pc, #208]	; (80131c4 <CDC_Receive_FS+0x2e8>)
 80130f4:	e000      	b.n	80130f8 <CDC_Receive_FS+0x21c>
 80130f6:	4b34      	ldr	r3, [pc, #208]	; (80131c8 <CDC_Receive_FS+0x2ec>)
 80130f8:	461a      	mov	r2, r3
 80130fa:	4934      	ldr	r1, [pc, #208]	; (80131cc <CDC_Receive_FS+0x2f0>)
 80130fc:	482a      	ldr	r0, [pc, #168]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 80130fe:	f001 faf7 	bl	80146f0 <siprintf>
					(FlashStatus == HAL_OK) ? ("Complete\r\n") : ("Fail\r\n"));
			CDC_Transmit_FS((uint8_t*) UTxbuf, strlen(UTxbuf));
 8013102:	4829      	ldr	r0, [pc, #164]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 8013104:	f7ed f860 	bl	80001c8 <strlen>
 8013108:	4603      	mov	r3, r0
 801310a:	b29b      	uxth	r3, r3
 801310c:	4619      	mov	r1, r3
 801310e:	4826      	ldr	r0, [pc, #152]	; (80131a8 <CDC_Receive_FS+0x2cc>)
 8013110:	f000 f936 	bl	8013380 <CDC_Transmit_FS>
		{
 8013114:	e108      	b.n	8013328 <CDC_Receive_FS+0x44c>
		}

		// USB 2.0
		else if (strncmp((const char*) Buf, "2", 1) == 0)
 8013116:	687b      	ldr	r3, [r7, #4]
 8013118:	781a      	ldrb	r2, [r3, #0]
 801311a:	4b2d      	ldr	r3, [pc, #180]	; (80131d0 <CDC_Receive_FS+0x2f4>)
 801311c:	781b      	ldrb	r3, [r3, #0]
 801311e:	1ad3      	subs	r3, r2, r3
 8013120:	2b00      	cmp	r3, #0
 8013122:	d10c      	bne.n	801313e <CDC_Receive_FS+0x262>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 2.0\r\n", 16);
 8013124:	2110      	movs	r1, #16
 8013126:	482b      	ldr	r0, [pc, #172]	; (80131d4 <CDC_Receive_FS+0x2f8>)
 8013128:	f000 f92a 	bl	8013380 <CDC_Transmit_FS>
			usbselect = 2;
 801312c:	4b19      	ldr	r3, [pc, #100]	; (8013194 <CDC_Receive_FS+0x2b8>)
 801312e:	2202      	movs	r2, #2
 8013130:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 8013132:	4b18      	ldr	r3, [pc, #96]	; (8013194 <CDC_Receive_FS+0x2b8>)
 8013134:	681b      	ldr	r3, [r3, #0]
 8013136:	4618      	mov	r0, r3
 8013138:	f7ed ffe0 	bl	80010fc <CAN_Transmit>
 801313c:	e0f4      	b.n	8013328 <CDC_Receive_FS+0x44c>
		}
		// USB 3.0
		else if (strncmp((const char*) Buf, "3", 1) == 0)
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	781a      	ldrb	r2, [r3, #0]
 8013142:	4b25      	ldr	r3, [pc, #148]	; (80131d8 <CDC_Receive_FS+0x2fc>)
 8013144:	781b      	ldrb	r3, [r3, #0]
 8013146:	1ad3      	subs	r3, r2, r3
 8013148:	2b00      	cmp	r3, #0
 801314a:	d149      	bne.n	80131e0 <CDC_Receive_FS+0x304>
		{
			CDC_Transmit_FS((uint8_t*) "USB Select 3.0\r\n", 16);
 801314c:	2110      	movs	r1, #16
 801314e:	4823      	ldr	r0, [pc, #140]	; (80131dc <CDC_Receive_FS+0x300>)
 8013150:	f000 f916 	bl	8013380 <CDC_Transmit_FS>
			usbselect = 3;
 8013154:	4b0f      	ldr	r3, [pc, #60]	; (8013194 <CDC_Receive_FS+0x2b8>)
 8013156:	2203      	movs	r2, #3
 8013158:	601a      	str	r2, [r3, #0]
			CAN_Transmit(usbselect);
 801315a:	4b0e      	ldr	r3, [pc, #56]	; (8013194 <CDC_Receive_FS+0x2b8>)
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	4618      	mov	r0, r3
 8013160:	f7ed ffcc 	bl	80010fc <CAN_Transmit>
 8013164:	e0e0      	b.n	8013328 <CDC_Receive_FS+0x44c>
 8013166:	bf00      	nop
 8013168:	200076fc 	.word	0x200076fc
 801316c:	080e0000 	.word	0x080e0000
 8013170:	2000045d 	.word	0x2000045d
 8013174:	08017828 	.word	0x08017828
 8013178:	0801782c 	.word	0x0801782c
 801317c:	20000120 	.word	0x20000120
 8013180:	200079c0 	.word	0x200079c0
 8013184:	200079c4 	.word	0x200079c4
 8013188:	08017830 	.word	0x08017830
 801318c:	08017834 	.word	0x08017834
 8013190:	20000460 	.word	0x20000460
 8013194:	20000000 	.word	0x20000000
 8013198:	2000045c 	.word	0x2000045c
 801319c:	08017838 	.word	0x08017838
 80131a0:	08017844 	.word	0x08017844
 80131a4:	08017850 	.word	0x08017850
 80131a8:	200005ac 	.word	0x200005ac
 80131ac:	080178cc 	.word	0x080178cc
 80131b0:	080178d0 	.word	0x080178d0
 80131b4:	080178d4 	.word	0x080178d4
 80131b8:	080178d8 	.word	0x080178d8
 80131bc:	080178dc 	.word	0x080178dc
 80131c0:	40023c00 	.word	0x40023c00
 80131c4:	080178f0 	.word	0x080178f0
 80131c8:	080178fc 	.word	0x080178fc
 80131cc:	08017904 	.word	0x08017904
 80131d0:	0801790c 	.word	0x0801790c
 80131d4:	08017910 	.word	0x08017910
 80131d8:	08017924 	.word	0x08017924
 80131dc:	08017928 	.word	0x08017928
		}

		// Force Trigger
		else if (strncmp((const char*) Buf, "f", 1) == 0
 80131e0:	687b      	ldr	r3, [r7, #4]
 80131e2:	781a      	ldrb	r2, [r3, #0]
 80131e4:	4b53      	ldr	r3, [pc, #332]	; (8013334 <CDC_Receive_FS+0x458>)
 80131e6:	781b      	ldrb	r3, [r3, #0]
 80131e8:	1ad3      	subs	r3, r2, r3
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d006      	beq.n	80131fc <CDC_Receive_FS+0x320>
				|| strncmp((const char*) Buf, "F", 1) == 0)
 80131ee:	687b      	ldr	r3, [r7, #4]
 80131f0:	781a      	ldrb	r2, [r3, #0]
 80131f2:	4b51      	ldr	r3, [pc, #324]	; (8013338 <CDC_Receive_FS+0x45c>)
 80131f4:	781b      	ldrb	r3, [r3, #0]
 80131f6:	1ad3      	subs	r3, r2, r3
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d116      	bne.n	801322a <CDC_Receive_FS+0x34e>
		{
			HAL_GPIO_WritePin(SIG_AUTOFOCUS_GPIO_Port, SIG_AUTOFOCUS_Pin,
 80131fc:	2201      	movs	r2, #1
 80131fe:	2120      	movs	r1, #32
 8013200:	484e      	ldr	r0, [pc, #312]	; (801333c <CDC_Receive_FS+0x460>)
 8013202:	f7f3 f9f0 	bl	80065e6 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(SIG_SHUTTER_GPIO_Port, SIG_SHUTTER_Pin,
 8013206:	2201      	movs	r2, #1
 8013208:	2110      	movs	r1, #16
 801320a:	484c      	ldr	r0, [pc, #304]	; (801333c <CDC_Receive_FS+0x460>)
 801320c:	f7f3 f9eb 	bl	80065e6 <HAL_GPIO_WritePin>
					GPIO_PIN_SET);
			HAL_GPIO_WritePin(STROBE_DRV_GPIO_Port, STROBE_DRV_Pin,
 8013210:	2200      	movs	r2, #0
 8013212:	f44f 7100 	mov.w	r1, #512	; 0x200
 8013216:	484a      	ldr	r0, [pc, #296]	; (8013340 <CDC_Receive_FS+0x464>)
 8013218:	f7f3 f9e5 	bl	80065e6 <HAL_GPIO_WritePin>
					GPIO_PIN_RESET);
			LL_TIM_ClearFlag_UPDATE(TIM3);
 801321c:	4849      	ldr	r0, [pc, #292]	; (8013344 <CDC_Receive_FS+0x468>)
 801321e:	f7ff fdc2 	bl	8012da6 <LL_TIM_ClearFlag_UPDATE>
			LL_TIM_EnableCounter(TIM3);
 8013222:	4848      	ldr	r0, [pc, #288]	; (8013344 <CDC_Receive_FS+0x468>)
 8013224:	f7ff fdb0 	bl	8012d88 <LL_TIM_EnableCounter>
 8013228:	e07e      	b.n	8013328 <CDC_Receive_FS+0x44c>
		}

		// Auto Trigger
		else if (strncmp((const char*) Buf, "a", 1) == 0
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	781a      	ldrb	r2, [r3, #0]
 801322e:	4b46      	ldr	r3, [pc, #280]	; (8013348 <CDC_Receive_FS+0x46c>)
 8013230:	781b      	ldrb	r3, [r3, #0]
 8013232:	1ad3      	subs	r3, r2, r3
 8013234:	2b00      	cmp	r3, #0
 8013236:	d006      	beq.n	8013246 <CDC_Receive_FS+0x36a>
				|| strncmp((const char*) Buf, "A", 1) == 0)
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	781a      	ldrb	r2, [r3, #0]
 801323c:	4b43      	ldr	r3, [pc, #268]	; (801334c <CDC_Receive_FS+0x470>)
 801323e:	781b      	ldrb	r3, [r3, #0]
 8013240:	1ad3      	subs	r3, r2, r3
 8013242:	2b00      	cmp	r3, #0
 8013244:	d110      	bne.n	8013268 <CDC_Receive_FS+0x38c>
		{
			TIM8->CNT = 0;
 8013246:	4b42      	ldr	r3, [pc, #264]	; (8013350 <CDC_Receive_FS+0x474>)
 8013248:	2200      	movs	r2, #0
 801324a:	625a      	str	r2, [r3, #36]	; 0x24
			A_PLS_CNT = 0;
 801324c:	4b41      	ldr	r3, [pc, #260]	; (8013354 <CDC_Receive_FS+0x478>)
 801324e:	2200      	movs	r2, #0
 8013250:	801a      	strh	r2, [r3, #0]
			B_PLS_CNT = 0;
 8013252:	4b41      	ldr	r3, [pc, #260]	; (8013358 <CDC_Receive_FS+0x47c>)
 8013254:	2200      	movs	r2, #0
 8013256:	801a      	strh	r2, [r3, #0]
			bFlag = 1;
 8013258:	4b40      	ldr	r3, [pc, #256]	; (801335c <CDC_Receive_FS+0x480>)
 801325a:	2201      	movs	r2, #1
 801325c:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "AutoTrigger Started!\r\n", 22); // ACK
 801325e:	2116      	movs	r1, #22
 8013260:	483f      	ldr	r0, [pc, #252]	; (8013360 <CDC_Receive_FS+0x484>)
 8013262:	f000 f88d 	bl	8013380 <CDC_Transmit_FS>
 8013266:	e05f      	b.n	8013328 <CDC_Receive_FS+0x44c>
		}
		// Stop
		else if (strncmp((const char*) Buf, "t", 1) == 0
 8013268:	687b      	ldr	r3, [r7, #4]
 801326a:	781a      	ldrb	r2, [r3, #0]
 801326c:	4b3d      	ldr	r3, [pc, #244]	; (8013364 <CDC_Receive_FS+0x488>)
 801326e:	781b      	ldrb	r3, [r3, #0]
 8013270:	1ad3      	subs	r3, r2, r3
 8013272:	2b00      	cmp	r3, #0
 8013274:	d006      	beq.n	8013284 <CDC_Receive_FS+0x3a8>
				|| strncmp((const char*) Buf, "T", 1) == 0)
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	781a      	ldrb	r2, [r3, #0]
 801327a:	4b3b      	ldr	r3, [pc, #236]	; (8013368 <CDC_Receive_FS+0x48c>)
 801327c:	781b      	ldrb	r3, [r3, #0]
 801327e:	1ad3      	subs	r3, r2, r3
 8013280:	2b00      	cmp	r3, #0
 8013282:	d107      	bne.n	8013294 <CDC_Receive_FS+0x3b8>
		{
			bFlag = 0;
 8013284:	4b35      	ldr	r3, [pc, #212]	; (801335c <CDC_Receive_FS+0x480>)
 8013286:	2200      	movs	r2, #0
 8013288:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) "Stopped!\r\n", 10); // ACK
 801328a:	210a      	movs	r1, #10
 801328c:	4837      	ldr	r0, [pc, #220]	; (801336c <CDC_Receive_FS+0x490>)
 801328e:	f000 f877 	bl	8013380 <CDC_Transmit_FS>
 8013292:	e049      	b.n	8013328 <CDC_Receive_FS+0x44c>
		}
		else
		{
			CDC_Transmit_FS((uint8_t*) Manual, strlen(Manual));
 8013294:	4836      	ldr	r0, [pc, #216]	; (8013370 <CDC_Receive_FS+0x494>)
 8013296:	f7ec ff97 	bl	80001c8 <strlen>
 801329a:	4603      	mov	r3, r0
 801329c:	b29b      	uxth	r3, r3
 801329e:	4619      	mov	r1, r3
 80132a0:	4833      	ldr	r0, [pc, #204]	; (8013370 <CDC_Receive_FS+0x494>)
 80132a2:	f000 f86d 	bl	8013380 <CDC_Transmit_FS>
 80132a6:	e03f      	b.n	8013328 <CDC_Receive_FS+0x44c>

	}

	else
	{
		for (uint16_t i = 0; i < *Len; i++)
 80132a8:	2300      	movs	r3, #0
 80132aa:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80132ac:	e037      	b.n	801331e <CDC_Receive_FS+0x442>
		{
			*bufptr = Buf[i];
 80132ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132b0:	687a      	ldr	r2, [r7, #4]
 80132b2:	441a      	add	r2, r3
 80132b4:	4b2f      	ldr	r3, [pc, #188]	; (8013374 <CDC_Receive_FS+0x498>)
 80132b6:	681b      	ldr	r3, [r3, #0]
 80132b8:	7812      	ldrb	r2, [r2, #0]
 80132ba:	701a      	strb	r2, [r3, #0]
			CDC_Transmit_FS((uint8_t*) bufptr, 1);
 80132bc:	4b2d      	ldr	r3, [pc, #180]	; (8013374 <CDC_Receive_FS+0x498>)
 80132be:	681b      	ldr	r3, [r3, #0]
 80132c0:	2101      	movs	r1, #1
 80132c2:	4618      	mov	r0, r3
 80132c4:	f000 f85c 	bl	8013380 <CDC_Transmit_FS>
			bufptr++;
 80132c8:	4b2a      	ldr	r3, [pc, #168]	; (8013374 <CDC_Receive_FS+0x498>)
 80132ca:	681b      	ldr	r3, [r3, #0]
 80132cc:	3301      	adds	r3, #1
 80132ce:	4a29      	ldr	r2, [pc, #164]	; (8013374 <CDC_Receive_FS+0x498>)
 80132d0:	6013      	str	r3, [r2, #0]
			if (Buf[i] == '\r' || Buf[i] == '\n')
 80132d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132d4:	687a      	ldr	r2, [r7, #4]
 80132d6:	4413      	add	r3, r2
 80132d8:	781b      	ldrb	r3, [r3, #0]
 80132da:	2b0d      	cmp	r3, #13
 80132dc:	d005      	beq.n	80132ea <CDC_Receive_FS+0x40e>
 80132de:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132e0:	687a      	ldr	r2, [r7, #4]
 80132e2:	4413      	add	r3, r2
 80132e4:	781b      	ldrb	r3, [r3, #0]
 80132e6:	2b0a      	cmp	r3, #10
 80132e8:	d106      	bne.n	80132f8 <CDC_Receive_FS+0x41c>
			{
				EnterFlag = 1;
 80132ea:	4b23      	ldr	r3, [pc, #140]	; (8013378 <CDC_Receive_FS+0x49c>)
 80132ec:	2201      	movs	r2, #1
 80132ee:	701a      	strb	r2, [r3, #0]
				bufptr = URxbuf;
 80132f0:	4b20      	ldr	r3, [pc, #128]	; (8013374 <CDC_Receive_FS+0x498>)
 80132f2:	4a22      	ldr	r2, [pc, #136]	; (801337c <CDC_Receive_FS+0x4a0>)
 80132f4:	601a      	str	r2, [r3, #0]
 80132f6:	e00f      	b.n	8013318 <CDC_Receive_FS+0x43c>
			}
			else if (Buf[i] == '\b')
 80132f8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80132fa:	687a      	ldr	r2, [r7, #4]
 80132fc:	4413      	add	r3, r2
 80132fe:	781b      	ldrb	r3, [r3, #0]
 8013300:	2b08      	cmp	r3, #8
 8013302:	d109      	bne.n	8013318 <CDC_Receive_FS+0x43c>
			{
				if (bufptr != URxbuf)
 8013304:	4b1b      	ldr	r3, [pc, #108]	; (8013374 <CDC_Receive_FS+0x498>)
 8013306:	681b      	ldr	r3, [r3, #0]
 8013308:	4a1c      	ldr	r2, [pc, #112]	; (801337c <CDC_Receive_FS+0x4a0>)
 801330a:	4293      	cmp	r3, r2
 801330c:	d004      	beq.n	8013318 <CDC_Receive_FS+0x43c>
				{
					bufptr--;
 801330e:	4b19      	ldr	r3, [pc, #100]	; (8013374 <CDC_Receive_FS+0x498>)
 8013310:	681b      	ldr	r3, [r3, #0]
 8013312:	3b01      	subs	r3, #1
 8013314:	4a17      	ldr	r2, [pc, #92]	; (8013374 <CDC_Receive_FS+0x498>)
 8013316:	6013      	str	r3, [r2, #0]
		for (uint16_t i = 0; i < *Len; i++)
 8013318:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801331a:	3301      	adds	r3, #1
 801331c:	85bb      	strh	r3, [r7, #44]	; 0x2c
 801331e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8013320:	683b      	ldr	r3, [r7, #0]
 8013322:	681b      	ldr	r3, [r3, #0]
 8013324:	429a      	cmp	r2, r3
 8013326:	d3c2      	bcc.n	80132ae <CDC_Receive_FS+0x3d2>
				}
			}
		}
	}
	return (USBD_OK);
 8013328:	2300      	movs	r3, #0
	/* USER CODE END 6 */
}
 801332a:	4618      	mov	r0, r3
 801332c:	3730      	adds	r7, #48	; 0x30
 801332e:	46bd      	mov	sp, r7
 8013330:	bdb0      	pop	{r4, r5, r7, pc}
 8013332:	bf00      	nop
 8013334:	0801793c 	.word	0x0801793c
 8013338:	08017940 	.word	0x08017940
 801333c:	40021800 	.word	0x40021800
 8013340:	40021000 	.word	0x40021000
 8013344:	40000400 	.word	0x40000400
 8013348:	08017944 	.word	0x08017944
 801334c:	08017948 	.word	0x08017948
 8013350:	40010400 	.word	0x40010400
 8013354:	20000458 	.word	0x20000458
 8013358:	2000045a 	.word	0x2000045a
 801335c:	2000045c 	.word	0x2000045c
 8013360:	0801794c 	.word	0x0801794c
 8013364:	08017964 	.word	0x08017964
 8013368:	08017968 	.word	0x08017968
 801336c:	0801796c 	.word	0x0801796c
 8013370:	20000120 	.word	0x20000120
 8013374:	200079c0 	.word	0x200079c0
 8013378:	2000045e 	.word	0x2000045e
 801337c:	200079c4 	.word	0x200079c4

08013380 <CDC_Transmit_FS>:
 * @param  Buf: Buffer of data to be sent
 * @param  Len: Number of data to be sent (in bytes)
 * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
 */
uint8_t CDC_Transmit_FS(uint8_t *Buf, uint16_t Len)
{
 8013380:	b580      	push	{r7, lr}
 8013382:	b084      	sub	sp, #16
 8013384:	af00      	add	r7, sp, #0
 8013386:	6078      	str	r0, [r7, #4]
 8013388:	460b      	mov	r3, r1
 801338a:	807b      	strh	r3, [r7, #2]
	uint8_t result = USBD_OK;
 801338c:	2300      	movs	r3, #0
 801338e:	73fb      	strb	r3, [r7, #15]
	/* USER CODE BEGIN 7 */
	USBD_CDC_HandleTypeDef *hcdc =
 8013390:	4b0d      	ldr	r3, [pc, #52]	; (80133c8 <CDC_Transmit_FS+0x48>)
 8013392:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8013396:	60bb      	str	r3, [r7, #8]
			(USBD_CDC_HandleTypeDef*) hUsbDeviceFS.pClassData;
	if (hcdc->TxState != 0)
 8013398:	68bb      	ldr	r3, [r7, #8]
 801339a:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 801339e:	2b00      	cmp	r3, #0
 80133a0:	d001      	beq.n	80133a6 <CDC_Transmit_FS+0x26>
	{
		return USBD_BUSY;
 80133a2:	2301      	movs	r3, #1
 80133a4:	e00b      	b.n	80133be <CDC_Transmit_FS+0x3e>
	}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 80133a6:	887b      	ldrh	r3, [r7, #2]
 80133a8:	461a      	mov	r2, r3
 80133aa:	6879      	ldr	r1, [r7, #4]
 80133ac:	4806      	ldr	r0, [pc, #24]	; (80133c8 <CDC_Transmit_FS+0x48>)
 80133ae:	f7fa fb31 	bl	800da14 <USBD_CDC_SetTxBuffer>
	result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 80133b2:	4805      	ldr	r0, [pc, #20]	; (80133c8 <CDC_Transmit_FS+0x48>)
 80133b4:	f7fa fb5a 	bl	800da6c <USBD_CDC_TransmitPacket>
 80133b8:	4603      	mov	r3, r0
 80133ba:	73fb      	strb	r3, [r7, #15]
	/* USER CODE END 7 */
	return result;
 80133bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80133be:	4618      	mov	r0, r3
 80133c0:	3710      	adds	r7, #16
 80133c2:	46bd      	mov	sp, r7
 80133c4:	bd80      	pop	{r7, pc}
 80133c6:	bf00      	nop
 80133c8:	200076fc 	.word	0x200076fc

080133cc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80133cc:	b480      	push	{r7}
 80133ce:	b083      	sub	sp, #12
 80133d0:	af00      	add	r7, sp, #0
 80133d2:	4603      	mov	r3, r0
 80133d4:	6039      	str	r1, [r7, #0]
 80133d6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80133d8:	683b      	ldr	r3, [r7, #0]
 80133da:	2212      	movs	r2, #18
 80133dc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80133de:	4b03      	ldr	r3, [pc, #12]	; (80133ec <USBD_FS_DeviceDescriptor+0x20>)
}
 80133e0:	4618      	mov	r0, r3
 80133e2:	370c      	adds	r7, #12
 80133e4:	46bd      	mov	sp, r7
 80133e6:	bc80      	pop	{r7}
 80133e8:	4770      	bx	lr
 80133ea:	bf00      	nop
 80133ec:	20000238 	.word	0x20000238

080133f0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80133f0:	b480      	push	{r7}
 80133f2:	b083      	sub	sp, #12
 80133f4:	af00      	add	r7, sp, #0
 80133f6:	4603      	mov	r3, r0
 80133f8:	6039      	str	r1, [r7, #0]
 80133fa:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80133fc:	683b      	ldr	r3, [r7, #0]
 80133fe:	2204      	movs	r2, #4
 8013400:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8013402:	4b03      	ldr	r3, [pc, #12]	; (8013410 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8013404:	4618      	mov	r0, r3
 8013406:	370c      	adds	r7, #12
 8013408:	46bd      	mov	sp, r7
 801340a:	bc80      	pop	{r7}
 801340c:	4770      	bx	lr
 801340e:	bf00      	nop
 8013410:	2000024c 	.word	0x2000024c

08013414 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013414:	b580      	push	{r7, lr}
 8013416:	b082      	sub	sp, #8
 8013418:	af00      	add	r7, sp, #0
 801341a:	4603      	mov	r3, r0
 801341c:	6039      	str	r1, [r7, #0]
 801341e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8013420:	79fb      	ldrb	r3, [r7, #7]
 8013422:	2b00      	cmp	r3, #0
 8013424:	d105      	bne.n	8013432 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013426:	683a      	ldr	r2, [r7, #0]
 8013428:	4907      	ldr	r1, [pc, #28]	; (8013448 <USBD_FS_ProductStrDescriptor+0x34>)
 801342a:	4808      	ldr	r0, [pc, #32]	; (801344c <USBD_FS_ProductStrDescriptor+0x38>)
 801342c:	f7fb fb5f 	bl	800eaee <USBD_GetString>
 8013430:	e004      	b.n	801343c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8013432:	683a      	ldr	r2, [r7, #0]
 8013434:	4904      	ldr	r1, [pc, #16]	; (8013448 <USBD_FS_ProductStrDescriptor+0x34>)
 8013436:	4805      	ldr	r0, [pc, #20]	; (801344c <USBD_FS_ProductStrDescriptor+0x38>)
 8013438:	f7fb fb59 	bl	800eaee <USBD_GetString>
  }
  return USBD_StrDesc;
 801343c:	4b02      	ldr	r3, [pc, #8]	; (8013448 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801343e:	4618      	mov	r0, r3
 8013440:	3708      	adds	r7, #8
 8013442:	46bd      	mov	sp, r7
 8013444:	bd80      	pop	{r7, pc}
 8013446:	bf00      	nop
 8013448:	20007ce4 	.word	0x20007ce4
 801344c:	08017978 	.word	0x08017978

08013450 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013450:	b580      	push	{r7, lr}
 8013452:	b082      	sub	sp, #8
 8013454:	af00      	add	r7, sp, #0
 8013456:	4603      	mov	r3, r0
 8013458:	6039      	str	r1, [r7, #0]
 801345a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801345c:	683a      	ldr	r2, [r7, #0]
 801345e:	4904      	ldr	r1, [pc, #16]	; (8013470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8013460:	4804      	ldr	r0, [pc, #16]	; (8013474 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8013462:	f7fb fb44 	bl	800eaee <USBD_GetString>
  return USBD_StrDesc;
 8013466:	4b02      	ldr	r3, [pc, #8]	; (8013470 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8013468:	4618      	mov	r0, r3
 801346a:	3708      	adds	r7, #8
 801346c:	46bd      	mov	sp, r7
 801346e:	bd80      	pop	{r7, pc}
 8013470:	20007ce4 	.word	0x20007ce4
 8013474:	08017984 	.word	0x08017984

08013478 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8013478:	b580      	push	{r7, lr}
 801347a:	b082      	sub	sp, #8
 801347c:	af00      	add	r7, sp, #0
 801347e:	4603      	mov	r3, r0
 8013480:	6039      	str	r1, [r7, #0]
 8013482:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8013484:	683b      	ldr	r3, [r7, #0]
 8013486:	221a      	movs	r2, #26
 8013488:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801348a:	f000 f843 	bl	8013514 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 801348e:	4b02      	ldr	r3, [pc, #8]	; (8013498 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8013490:	4618      	mov	r0, r3
 8013492:	3708      	adds	r7, #8
 8013494:	46bd      	mov	sp, r7
 8013496:	bd80      	pop	{r7, pc}
 8013498:	20000250 	.word	0x20000250

0801349c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801349c:	b580      	push	{r7, lr}
 801349e:	b082      	sub	sp, #8
 80134a0:	af00      	add	r7, sp, #0
 80134a2:	4603      	mov	r3, r0
 80134a4:	6039      	str	r1, [r7, #0]
 80134a6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80134a8:	79fb      	ldrb	r3, [r7, #7]
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d105      	bne.n	80134ba <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80134ae:	683a      	ldr	r2, [r7, #0]
 80134b0:	4907      	ldr	r1, [pc, #28]	; (80134d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80134b2:	4808      	ldr	r0, [pc, #32]	; (80134d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80134b4:	f7fb fb1b 	bl	800eaee <USBD_GetString>
 80134b8:	e004      	b.n	80134c4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80134ba:	683a      	ldr	r2, [r7, #0]
 80134bc:	4904      	ldr	r1, [pc, #16]	; (80134d0 <USBD_FS_ConfigStrDescriptor+0x34>)
 80134be:	4805      	ldr	r0, [pc, #20]	; (80134d4 <USBD_FS_ConfigStrDescriptor+0x38>)
 80134c0:	f7fb fb15 	bl	800eaee <USBD_GetString>
  }
  return USBD_StrDesc;
 80134c4:	4b02      	ldr	r3, [pc, #8]	; (80134d0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80134c6:	4618      	mov	r0, r3
 80134c8:	3708      	adds	r7, #8
 80134ca:	46bd      	mov	sp, r7
 80134cc:	bd80      	pop	{r7, pc}
 80134ce:	bf00      	nop
 80134d0:	20007ce4 	.word	0x20007ce4
 80134d4:	08017990 	.word	0x08017990

080134d8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b082      	sub	sp, #8
 80134dc:	af00      	add	r7, sp, #0
 80134de:	4603      	mov	r3, r0
 80134e0:	6039      	str	r1, [r7, #0]
 80134e2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80134e4:	79fb      	ldrb	r3, [r7, #7]
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d105      	bne.n	80134f6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80134ea:	683a      	ldr	r2, [r7, #0]
 80134ec:	4907      	ldr	r1, [pc, #28]	; (801350c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80134ee:	4808      	ldr	r0, [pc, #32]	; (8013510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80134f0:	f7fb fafd 	bl	800eaee <USBD_GetString>
 80134f4:	e004      	b.n	8013500 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80134f6:	683a      	ldr	r2, [r7, #0]
 80134f8:	4904      	ldr	r1, [pc, #16]	; (801350c <USBD_FS_InterfaceStrDescriptor+0x34>)
 80134fa:	4805      	ldr	r0, [pc, #20]	; (8013510 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80134fc:	f7fb faf7 	bl	800eaee <USBD_GetString>
  }
  return USBD_StrDesc;
 8013500:	4b02      	ldr	r3, [pc, #8]	; (801350c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8013502:	4618      	mov	r0, r3
 8013504:	3708      	adds	r7, #8
 8013506:	46bd      	mov	sp, r7
 8013508:	bd80      	pop	{r7, pc}
 801350a:	bf00      	nop
 801350c:	20007ce4 	.word	0x20007ce4
 8013510:	0801799c 	.word	0x0801799c

08013514 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8013514:	b580      	push	{r7, lr}
 8013516:	b084      	sub	sp, #16
 8013518:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801351a:	4b0f      	ldr	r3, [pc, #60]	; (8013558 <Get_SerialNum+0x44>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8013520:	4b0e      	ldr	r3, [pc, #56]	; (801355c <Get_SerialNum+0x48>)
 8013522:	681b      	ldr	r3, [r3, #0]
 8013524:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8013526:	4b0e      	ldr	r3, [pc, #56]	; (8013560 <Get_SerialNum+0x4c>)
 8013528:	681b      	ldr	r3, [r3, #0]
 801352a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801352c:	68fa      	ldr	r2, [r7, #12]
 801352e:	687b      	ldr	r3, [r7, #4]
 8013530:	4413      	add	r3, r2
 8013532:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8013534:	68fb      	ldr	r3, [r7, #12]
 8013536:	2b00      	cmp	r3, #0
 8013538:	d009      	beq.n	801354e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801353a:	2208      	movs	r2, #8
 801353c:	4909      	ldr	r1, [pc, #36]	; (8013564 <Get_SerialNum+0x50>)
 801353e:	68f8      	ldr	r0, [r7, #12]
 8013540:	f000 f814 	bl	801356c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8013544:	2204      	movs	r2, #4
 8013546:	4908      	ldr	r1, [pc, #32]	; (8013568 <Get_SerialNum+0x54>)
 8013548:	68b8      	ldr	r0, [r7, #8]
 801354a:	f000 f80f 	bl	801356c <IntToUnicode>
  }
}
 801354e:	bf00      	nop
 8013550:	3710      	adds	r7, #16
 8013552:	46bd      	mov	sp, r7
 8013554:	bd80      	pop	{r7, pc}
 8013556:	bf00      	nop
 8013558:	1fff7a10 	.word	0x1fff7a10
 801355c:	1fff7a14 	.word	0x1fff7a14
 8013560:	1fff7a18 	.word	0x1fff7a18
 8013564:	20000252 	.word	0x20000252
 8013568:	20000262 	.word	0x20000262

0801356c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801356c:	b480      	push	{r7}
 801356e:	b087      	sub	sp, #28
 8013570:	af00      	add	r7, sp, #0
 8013572:	60f8      	str	r0, [r7, #12]
 8013574:	60b9      	str	r1, [r7, #8]
 8013576:	4613      	mov	r3, r2
 8013578:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801357a:	2300      	movs	r3, #0
 801357c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801357e:	2300      	movs	r3, #0
 8013580:	75fb      	strb	r3, [r7, #23]
 8013582:	e027      	b.n	80135d4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8013584:	68fb      	ldr	r3, [r7, #12]
 8013586:	0f1b      	lsrs	r3, r3, #28
 8013588:	2b09      	cmp	r3, #9
 801358a:	d80b      	bhi.n	80135a4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	0f1b      	lsrs	r3, r3, #28
 8013590:	b2da      	uxtb	r2, r3
 8013592:	7dfb      	ldrb	r3, [r7, #23]
 8013594:	005b      	lsls	r3, r3, #1
 8013596:	4619      	mov	r1, r3
 8013598:	68bb      	ldr	r3, [r7, #8]
 801359a:	440b      	add	r3, r1
 801359c:	3230      	adds	r2, #48	; 0x30
 801359e:	b2d2      	uxtb	r2, r2
 80135a0:	701a      	strb	r2, [r3, #0]
 80135a2:	e00a      	b.n	80135ba <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80135a4:	68fb      	ldr	r3, [r7, #12]
 80135a6:	0f1b      	lsrs	r3, r3, #28
 80135a8:	b2da      	uxtb	r2, r3
 80135aa:	7dfb      	ldrb	r3, [r7, #23]
 80135ac:	005b      	lsls	r3, r3, #1
 80135ae:	4619      	mov	r1, r3
 80135b0:	68bb      	ldr	r3, [r7, #8]
 80135b2:	440b      	add	r3, r1
 80135b4:	3237      	adds	r2, #55	; 0x37
 80135b6:	b2d2      	uxtb	r2, r2
 80135b8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80135ba:	68fb      	ldr	r3, [r7, #12]
 80135bc:	011b      	lsls	r3, r3, #4
 80135be:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80135c0:	7dfb      	ldrb	r3, [r7, #23]
 80135c2:	005b      	lsls	r3, r3, #1
 80135c4:	3301      	adds	r3, #1
 80135c6:	68ba      	ldr	r2, [r7, #8]
 80135c8:	4413      	add	r3, r2
 80135ca:	2200      	movs	r2, #0
 80135cc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80135ce:	7dfb      	ldrb	r3, [r7, #23]
 80135d0:	3301      	adds	r3, #1
 80135d2:	75fb      	strb	r3, [r7, #23]
 80135d4:	7dfa      	ldrb	r2, [r7, #23]
 80135d6:	79fb      	ldrb	r3, [r7, #7]
 80135d8:	429a      	cmp	r2, r3
 80135da:	d3d3      	bcc.n	8013584 <IntToUnicode+0x18>
  }
}
 80135dc:	bf00      	nop
 80135de:	371c      	adds	r7, #28
 80135e0:	46bd      	mov	sp, r7
 80135e2:	bc80      	pop	{r7}
 80135e4:	4770      	bx	lr
	...

080135e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80135e8:	b580      	push	{r7, lr}
 80135ea:	b08a      	sub	sp, #40	; 0x28
 80135ec:	af00      	add	r7, sp, #0
 80135ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80135f0:	f107 0314 	add.w	r3, r7, #20
 80135f4:	2200      	movs	r2, #0
 80135f6:	601a      	str	r2, [r3, #0]
 80135f8:	605a      	str	r2, [r3, #4]
 80135fa:	609a      	str	r2, [r3, #8]
 80135fc:	60da      	str	r2, [r3, #12]
 80135fe:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 8013600:	687b      	ldr	r3, [r7, #4]
 8013602:	681b      	ldr	r3, [r3, #0]
 8013604:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8013608:	d147      	bne.n	801369a <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801360a:	2300      	movs	r3, #0
 801360c:	613b      	str	r3, [r7, #16]
 801360e:	4b25      	ldr	r3, [pc, #148]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8013612:	4a24      	ldr	r2, [pc, #144]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013614:	f043 0301 	orr.w	r3, r3, #1
 8013618:	6313      	str	r3, [r2, #48]	; 0x30
 801361a:	4b22      	ldr	r3, [pc, #136]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 801361c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801361e:	f003 0301 	and.w	r3, r3, #1
 8013622:	613b      	str	r3, [r7, #16]
 8013624:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8013626:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 801362a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801362c:	2302      	movs	r3, #2
 801362e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013630:	2300      	movs	r3, #0
 8013632:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8013634:	2303      	movs	r3, #3
 8013636:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8013638:	230a      	movs	r3, #10
 801363a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801363c:	f107 0314 	add.w	r3, r7, #20
 8013640:	4619      	mov	r1, r3
 8013642:	4819      	ldr	r0, [pc, #100]	; (80136a8 <HAL_PCD_MspInit+0xc0>)
 8013644:	f7f2 fe1a 	bl	800627c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8013648:	f44f 7300 	mov.w	r3, #512	; 0x200
 801364c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801364e:	2300      	movs	r3, #0
 8013650:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8013652:	2300      	movs	r3, #0
 8013654:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8013656:	f107 0314 	add.w	r3, r7, #20
 801365a:	4619      	mov	r1, r3
 801365c:	4812      	ldr	r0, [pc, #72]	; (80136a8 <HAL_PCD_MspInit+0xc0>)
 801365e:	f7f2 fe0d 	bl	800627c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8013662:	4b10      	ldr	r3, [pc, #64]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013664:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8013666:	4a0f      	ldr	r2, [pc, #60]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013668:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801366c:	6353      	str	r3, [r2, #52]	; 0x34
 801366e:	2300      	movs	r3, #0
 8013670:	60fb      	str	r3, [r7, #12]
 8013672:	4b0c      	ldr	r3, [pc, #48]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013674:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013676:	4a0b      	ldr	r2, [pc, #44]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013678:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 801367c:	6453      	str	r3, [r2, #68]	; 0x44
 801367e:	4b09      	ldr	r3, [pc, #36]	; (80136a4 <HAL_PCD_MspInit+0xbc>)
 8013680:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013682:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8013686:	60fb      	str	r3, [r7, #12]
 8013688:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 1, 0);
 801368a:	2200      	movs	r2, #0
 801368c:	2101      	movs	r1, #1
 801368e:	2043      	movs	r0, #67	; 0x43
 8013690:	f7f0 fcf3 	bl	800407a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013694:	2043      	movs	r0, #67	; 0x43
 8013696:	f7f0 fd0c 	bl	80040b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801369a:	bf00      	nop
 801369c:	3728      	adds	r7, #40	; 0x28
 801369e:	46bd      	mov	sp, r7
 80136a0:	bd80      	pop	{r7, pc}
 80136a2:	bf00      	nop
 80136a4:	40023800 	.word	0x40023800
 80136a8:	40020000 	.word	0x40020000

080136ac <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80136ac:	b580      	push	{r7, lr}
 80136ae:	b082      	sub	sp, #8
 80136b0:	af00      	add	r7, sp, #0
 80136b2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80136b4:	687b      	ldr	r3, [r7, #4]
 80136b6:	f8d3 23fc 	ldr.w	r2, [r3, #1020]	; 0x3fc
 80136ba:	687b      	ldr	r3, [r7, #4]
 80136bc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80136c0:	4619      	mov	r1, r3
 80136c2:	4610      	mov	r0, r2
 80136c4:	f7fa fab7 	bl	800dc36 <USBD_LL_SetupStage>
}
 80136c8:	bf00      	nop
 80136ca:	3708      	adds	r7, #8
 80136cc:	46bd      	mov	sp, r7
 80136ce:	bd80      	pop	{r7, pc}

080136d0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80136d0:	b580      	push	{r7, lr}
 80136d2:	b082      	sub	sp, #8
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
 80136d8:	460b      	mov	r3, r1
 80136da:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 80136e2:	78fa      	ldrb	r2, [r7, #3]
 80136e4:	6879      	ldr	r1, [r7, #4]
 80136e6:	4613      	mov	r3, r2
 80136e8:	00db      	lsls	r3, r3, #3
 80136ea:	1a9b      	subs	r3, r3, r2
 80136ec:	009b      	lsls	r3, r3, #2
 80136ee:	440b      	add	r3, r1
 80136f0:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80136f4:	681a      	ldr	r2, [r3, #0]
 80136f6:	78fb      	ldrb	r3, [r7, #3]
 80136f8:	4619      	mov	r1, r3
 80136fa:	f7fa fae7 	bl	800dccc <USBD_LL_DataOutStage>
}
 80136fe:	bf00      	nop
 8013700:	3708      	adds	r7, #8
 8013702:	46bd      	mov	sp, r7
 8013704:	bd80      	pop	{r7, pc}

08013706 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013706:	b580      	push	{r7, lr}
 8013708:	b082      	sub	sp, #8
 801370a:	af00      	add	r7, sp, #0
 801370c:	6078      	str	r0, [r7, #4]
 801370e:	460b      	mov	r3, r1
 8013710:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	f8d3 03fc 	ldr.w	r0, [r3, #1020]	; 0x3fc
 8013718:	78fa      	ldrb	r2, [r7, #3]
 801371a:	6879      	ldr	r1, [r7, #4]
 801371c:	4613      	mov	r3, r2
 801371e:	00db      	lsls	r3, r3, #3
 8013720:	1a9b      	subs	r3, r3, r2
 8013722:	009b      	lsls	r3, r3, #2
 8013724:	440b      	add	r3, r1
 8013726:	3348      	adds	r3, #72	; 0x48
 8013728:	681a      	ldr	r2, [r3, #0]
 801372a:	78fb      	ldrb	r3, [r7, #3]
 801372c:	4619      	mov	r1, r3
 801372e:	f7fa fb3e 	bl	800ddae <USBD_LL_DataInStage>
}
 8013732:	bf00      	nop
 8013734:	3708      	adds	r7, #8
 8013736:	46bd      	mov	sp, r7
 8013738:	bd80      	pop	{r7, pc}

0801373a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801373a:	b580      	push	{r7, lr}
 801373c:	b082      	sub	sp, #8
 801373e:	af00      	add	r7, sp, #0
 8013740:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8013742:	687b      	ldr	r3, [r7, #4]
 8013744:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013748:	4618      	mov	r0, r3
 801374a:	f7fa fc4e 	bl	800dfea <USBD_LL_SOF>
}
 801374e:	bf00      	nop
 8013750:	3708      	adds	r7, #8
 8013752:	46bd      	mov	sp, r7
 8013754:	bd80      	pop	{r7, pc}

08013756 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013756:	b580      	push	{r7, lr}
 8013758:	b084      	sub	sp, #16
 801375a:	af00      	add	r7, sp, #0
 801375c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801375e:	2301      	movs	r3, #1
 8013760:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	68db      	ldr	r3, [r3, #12]
 8013766:	2b00      	cmp	r3, #0
 8013768:	d102      	bne.n	8013770 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801376a:	2300      	movs	r3, #0
 801376c:	73fb      	strb	r3, [r7, #15]
 801376e:	e008      	b.n	8013782 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	68db      	ldr	r3, [r3, #12]
 8013774:	2b02      	cmp	r3, #2
 8013776:	d102      	bne.n	801377e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8013778:	2301      	movs	r3, #1
 801377a:	73fb      	strb	r3, [r7, #15]
 801377c:	e001      	b.n	8013782 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801377e:	f7ee f9b7 	bl	8001af0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013788:	7bfa      	ldrb	r2, [r7, #15]
 801378a:	4611      	mov	r1, r2
 801378c:	4618      	mov	r0, r3
 801378e:	f7fa fbf4 	bl	800df7a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8013792:	687b      	ldr	r3, [r7, #4]
 8013794:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013798:	4618      	mov	r0, r3
 801379a:	f7fa fbad 	bl	800def8 <USBD_LL_Reset>
}
 801379e:	bf00      	nop
 80137a0:	3710      	adds	r7, #16
 80137a2:	46bd      	mov	sp, r7
 80137a4:	bd80      	pop	{r7, pc}
	...

080137a8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80137a8:	b580      	push	{r7, lr}
 80137aa:	b082      	sub	sp, #8
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80137b0:	687b      	ldr	r3, [r7, #4]
 80137b2:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 80137b6:	4618      	mov	r0, r3
 80137b8:	f7fa fbee 	bl	800df98 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	681b      	ldr	r3, [r3, #0]
 80137c0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	687a      	ldr	r2, [r7, #4]
 80137c8:	6812      	ldr	r2, [r2, #0]
 80137ca:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80137ce:	f043 0301 	orr.w	r3, r3, #1
 80137d2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80137d4:	687b      	ldr	r3, [r7, #4]
 80137d6:	6a1b      	ldr	r3, [r3, #32]
 80137d8:	2b00      	cmp	r3, #0
 80137da:	d005      	beq.n	80137e8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80137dc:	4b04      	ldr	r3, [pc, #16]	; (80137f0 <HAL_PCD_SuspendCallback+0x48>)
 80137de:	691b      	ldr	r3, [r3, #16]
 80137e0:	4a03      	ldr	r2, [pc, #12]	; (80137f0 <HAL_PCD_SuspendCallback+0x48>)
 80137e2:	f043 0306 	orr.w	r3, r3, #6
 80137e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80137e8:	bf00      	nop
 80137ea:	3708      	adds	r7, #8
 80137ec:	46bd      	mov	sp, r7
 80137ee:	bd80      	pop	{r7, pc}
 80137f0:	e000ed00 	.word	0xe000ed00

080137f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80137f4:	b580      	push	{r7, lr}
 80137f6:	b082      	sub	sp, #8
 80137f8:	af00      	add	r7, sp, #0
 80137fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80137fc:	687b      	ldr	r3, [r7, #4]
 80137fe:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013802:	4618      	mov	r0, r3
 8013804:	f7fa fbdc 	bl	800dfc0 <USBD_LL_Resume>
}
 8013808:	bf00      	nop
 801380a:	3708      	adds	r7, #8
 801380c:	46bd      	mov	sp, r7
 801380e:	bd80      	pop	{r7, pc}

08013810 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013810:	b580      	push	{r7, lr}
 8013812:	b082      	sub	sp, #8
 8013814:	af00      	add	r7, sp, #0
 8013816:	6078      	str	r0, [r7, #4]
 8013818:	460b      	mov	r3, r1
 801381a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013822:	78fa      	ldrb	r2, [r7, #3]
 8013824:	4611      	mov	r1, r2
 8013826:	4618      	mov	r0, r3
 8013828:	f7fa fc05 	bl	800e036 <USBD_LL_IsoOUTIncomplete>
}
 801382c:	bf00      	nop
 801382e:	3708      	adds	r7, #8
 8013830:	46bd      	mov	sp, r7
 8013832:	bd80      	pop	{r7, pc}

08013834 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013834:	b580      	push	{r7, lr}
 8013836:	b082      	sub	sp, #8
 8013838:	af00      	add	r7, sp, #0
 801383a:	6078      	str	r0, [r7, #4]
 801383c:	460b      	mov	r3, r1
 801383e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8013840:	687b      	ldr	r3, [r7, #4]
 8013842:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013846:	78fa      	ldrb	r2, [r7, #3]
 8013848:	4611      	mov	r1, r2
 801384a:	4618      	mov	r0, r3
 801384c:	f7fa fbe7 	bl	800e01e <USBD_LL_IsoINIncomplete>
}
 8013850:	bf00      	nop
 8013852:	3708      	adds	r7, #8
 8013854:	46bd      	mov	sp, r7
 8013856:	bd80      	pop	{r7, pc}

08013858 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b082      	sub	sp, #8
 801385c:	af00      	add	r7, sp, #0
 801385e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013866:	4618      	mov	r0, r3
 8013868:	f7fa fbf1 	bl	800e04e <USBD_LL_DevConnected>
}
 801386c:	bf00      	nop
 801386e:	3708      	adds	r7, #8
 8013870:	46bd      	mov	sp, r7
 8013872:	bd80      	pop	{r7, pc}

08013874 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013874:	b580      	push	{r7, lr}
 8013876:	b082      	sub	sp, #8
 8013878:	af00      	add	r7, sp, #0
 801387a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801387c:	687b      	ldr	r3, [r7, #4]
 801387e:	f8d3 33fc 	ldr.w	r3, [r3, #1020]	; 0x3fc
 8013882:	4618      	mov	r0, r3
 8013884:	f7fa fbed 	bl	800e062 <USBD_LL_DevDisconnected>
}
 8013888:	bf00      	nop
 801388a:	3708      	adds	r7, #8
 801388c:	46bd      	mov	sp, r7
 801388e:	bd80      	pop	{r7, pc}

08013890 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8013890:	b580      	push	{r7, lr}
 8013892:	b082      	sub	sp, #8
 8013894:	af00      	add	r7, sp, #0
 8013896:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8013898:	687b      	ldr	r3, [r7, #4]
 801389a:	781b      	ldrb	r3, [r3, #0]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d139      	bne.n	8013914 <USBD_LL_Init+0x84>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80138a0:	4a1f      	ldr	r2, [pc, #124]	; (8013920 <USBD_LL_Init+0x90>)
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	f8c2 33fc 	str.w	r3, [r2, #1020]	; 0x3fc
  pdev->pData = &hpcd_USB_OTG_FS;
 80138a8:	687b      	ldr	r3, [r7, #4]
 80138aa:	4a1d      	ldr	r2, [pc, #116]	; (8013920 <USBD_LL_Init+0x90>)
 80138ac:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80138b0:	4b1b      	ldr	r3, [pc, #108]	; (8013920 <USBD_LL_Init+0x90>)
 80138b2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80138b6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80138b8:	4b19      	ldr	r3, [pc, #100]	; (8013920 <USBD_LL_Init+0x90>)
 80138ba:	2204      	movs	r2, #4
 80138bc:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80138be:	4b18      	ldr	r3, [pc, #96]	; (8013920 <USBD_LL_Init+0x90>)
 80138c0:	2202      	movs	r2, #2
 80138c2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80138c4:	4b16      	ldr	r3, [pc, #88]	; (8013920 <USBD_LL_Init+0x90>)
 80138c6:	2200      	movs	r2, #0
 80138c8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80138ca:	4b15      	ldr	r3, [pc, #84]	; (8013920 <USBD_LL_Init+0x90>)
 80138cc:	2202      	movs	r2, #2
 80138ce:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80138d0:	4b13      	ldr	r3, [pc, #76]	; (8013920 <USBD_LL_Init+0x90>)
 80138d2:	2201      	movs	r2, #1
 80138d4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80138d6:	4b12      	ldr	r3, [pc, #72]	; (8013920 <USBD_LL_Init+0x90>)
 80138d8:	2200      	movs	r2, #0
 80138da:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80138dc:	4b10      	ldr	r3, [pc, #64]	; (8013920 <USBD_LL_Init+0x90>)
 80138de:	2201      	movs	r2, #1
 80138e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80138e2:	4b0f      	ldr	r3, [pc, #60]	; (8013920 <USBD_LL_Init+0x90>)
 80138e4:	2200      	movs	r2, #0
 80138e6:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80138e8:	480d      	ldr	r0, [pc, #52]	; (8013920 <USBD_LL_Init+0x90>)
 80138ea:	f7f2 fec5 	bl	8006678 <HAL_PCD_Init>
 80138ee:	4603      	mov	r3, r0
 80138f0:	2b00      	cmp	r3, #0
 80138f2:	d001      	beq.n	80138f8 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80138f4:	f7ee f8fc 	bl	8001af0 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80138f8:	2180      	movs	r1, #128	; 0x80
 80138fa:	4809      	ldr	r0, [pc, #36]	; (8013920 <USBD_LL_Init+0x90>)
 80138fc:	f7f4 f802 	bl	8007904 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8013900:	2240      	movs	r2, #64	; 0x40
 8013902:	2100      	movs	r1, #0
 8013904:	4806      	ldr	r0, [pc, #24]	; (8013920 <USBD_LL_Init+0x90>)
 8013906:	f7f3 ffb7 	bl	8007878 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801390a:	2280      	movs	r2, #128	; 0x80
 801390c:	2101      	movs	r1, #1
 801390e:	4804      	ldr	r0, [pc, #16]	; (8013920 <USBD_LL_Init+0x90>)
 8013910:	f7f3 ffb2 	bl	8007878 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8013914:	2300      	movs	r3, #0
}
 8013916:	4618      	mov	r0, r3
 8013918:	3708      	adds	r7, #8
 801391a:	46bd      	mov	sp, r7
 801391c:	bd80      	pop	{r7, pc}
 801391e:	bf00      	nop
 8013920:	20007ee4 	.word	0x20007ee4

08013924 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013924:	b580      	push	{r7, lr}
 8013926:	b084      	sub	sp, #16
 8013928:	af00      	add	r7, sp, #0
 801392a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801392c:	2300      	movs	r3, #0
 801392e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013930:	2300      	movs	r3, #0
 8013932:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 801393a:	4618      	mov	r0, r3
 801393c:	f7f2 ffb9 	bl	80068b2 <HAL_PCD_Start>
 8013940:	4603      	mov	r3, r0
 8013942:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013944:	7bfb      	ldrb	r3, [r7, #15]
 8013946:	4618      	mov	r0, r3
 8013948:	f000 f92e 	bl	8013ba8 <USBD_Get_USB_Status>
 801394c:	4603      	mov	r3, r0
 801394e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013950:	7bbb      	ldrb	r3, [r7, #14]
}
 8013952:	4618      	mov	r0, r3
 8013954:	3710      	adds	r7, #16
 8013956:	46bd      	mov	sp, r7
 8013958:	bd80      	pop	{r7, pc}

0801395a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801395a:	b580      	push	{r7, lr}
 801395c:	b084      	sub	sp, #16
 801395e:	af00      	add	r7, sp, #0
 8013960:	6078      	str	r0, [r7, #4]
 8013962:	4608      	mov	r0, r1
 8013964:	4611      	mov	r1, r2
 8013966:	461a      	mov	r2, r3
 8013968:	4603      	mov	r3, r0
 801396a:	70fb      	strb	r3, [r7, #3]
 801396c:	460b      	mov	r3, r1
 801396e:	70bb      	strb	r3, [r7, #2]
 8013970:	4613      	mov	r3, r2
 8013972:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013974:	2300      	movs	r3, #0
 8013976:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013978:	2300      	movs	r3, #0
 801397a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801397c:	687b      	ldr	r3, [r7, #4]
 801397e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013982:	78bb      	ldrb	r3, [r7, #2]
 8013984:	883a      	ldrh	r2, [r7, #0]
 8013986:	78f9      	ldrb	r1, [r7, #3]
 8013988:	f7f3 fb7e 	bl	8007088 <HAL_PCD_EP_Open>
 801398c:	4603      	mov	r3, r0
 801398e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013990:	7bfb      	ldrb	r3, [r7, #15]
 8013992:	4618      	mov	r0, r3
 8013994:	f000 f908 	bl	8013ba8 <USBD_Get_USB_Status>
 8013998:	4603      	mov	r3, r0
 801399a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801399c:	7bbb      	ldrb	r3, [r7, #14]
}
 801399e:	4618      	mov	r0, r3
 80139a0:	3710      	adds	r7, #16
 80139a2:	46bd      	mov	sp, r7
 80139a4:	bd80      	pop	{r7, pc}

080139a6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80139a6:	b580      	push	{r7, lr}
 80139a8:	b084      	sub	sp, #16
 80139aa:	af00      	add	r7, sp, #0
 80139ac:	6078      	str	r0, [r7, #4]
 80139ae:	460b      	mov	r3, r1
 80139b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80139b2:	2300      	movs	r3, #0
 80139b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80139b6:	2300      	movs	r3, #0
 80139b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80139c0:	78fa      	ldrb	r2, [r7, #3]
 80139c2:	4611      	mov	r1, r2
 80139c4:	4618      	mov	r0, r3
 80139c6:	f7f3 fbc7 	bl	8007158 <HAL_PCD_EP_Close>
 80139ca:	4603      	mov	r3, r0
 80139cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80139ce:	7bfb      	ldrb	r3, [r7, #15]
 80139d0:	4618      	mov	r0, r3
 80139d2:	f000 f8e9 	bl	8013ba8 <USBD_Get_USB_Status>
 80139d6:	4603      	mov	r3, r0
 80139d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80139da:	7bbb      	ldrb	r3, [r7, #14]
}
 80139dc:	4618      	mov	r0, r3
 80139de:	3710      	adds	r7, #16
 80139e0:	46bd      	mov	sp, r7
 80139e2:	bd80      	pop	{r7, pc}

080139e4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80139e4:	b580      	push	{r7, lr}
 80139e6:	b084      	sub	sp, #16
 80139e8:	af00      	add	r7, sp, #0
 80139ea:	6078      	str	r0, [r7, #4]
 80139ec:	460b      	mov	r3, r1
 80139ee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80139f0:	2300      	movs	r3, #0
 80139f2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80139f4:	2300      	movs	r3, #0
 80139f6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 80139f8:	687b      	ldr	r3, [r7, #4]
 80139fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80139fe:	78fa      	ldrb	r2, [r7, #3]
 8013a00:	4611      	mov	r1, r2
 8013a02:	4618      	mov	r0, r3
 8013a04:	f7f3 fc9e 	bl	8007344 <HAL_PCD_EP_SetStall>
 8013a08:	4603      	mov	r3, r0
 8013a0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013a0c:	7bfb      	ldrb	r3, [r7, #15]
 8013a0e:	4618      	mov	r0, r3
 8013a10:	f000 f8ca 	bl	8013ba8 <USBD_Get_USB_Status>
 8013a14:	4603      	mov	r3, r0
 8013a16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013a18:	7bbb      	ldrb	r3, [r7, #14]
}
 8013a1a:	4618      	mov	r0, r3
 8013a1c:	3710      	adds	r7, #16
 8013a1e:	46bd      	mov	sp, r7
 8013a20:	bd80      	pop	{r7, pc}

08013a22 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013a22:	b580      	push	{r7, lr}
 8013a24:	b084      	sub	sp, #16
 8013a26:	af00      	add	r7, sp, #0
 8013a28:	6078      	str	r0, [r7, #4]
 8013a2a:	460b      	mov	r3, r1
 8013a2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013a2e:	2300      	movs	r3, #0
 8013a30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013a32:	2300      	movs	r3, #0
 8013a34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013a3c:	78fa      	ldrb	r2, [r7, #3]
 8013a3e:	4611      	mov	r1, r2
 8013a40:	4618      	mov	r0, r3
 8013a42:	f7f3 fce3 	bl	800740c <HAL_PCD_EP_ClrStall>
 8013a46:	4603      	mov	r3, r0
 8013a48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013a4a:	7bfb      	ldrb	r3, [r7, #15]
 8013a4c:	4618      	mov	r0, r3
 8013a4e:	f000 f8ab 	bl	8013ba8 <USBD_Get_USB_Status>
 8013a52:	4603      	mov	r3, r0
 8013a54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013a56:	7bbb      	ldrb	r3, [r7, #14]
}
 8013a58:	4618      	mov	r0, r3
 8013a5a:	3710      	adds	r7, #16
 8013a5c:	46bd      	mov	sp, r7
 8013a5e:	bd80      	pop	{r7, pc}

08013a60 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013a60:	b480      	push	{r7}
 8013a62:	b085      	sub	sp, #20
 8013a64:	af00      	add	r7, sp, #0
 8013a66:	6078      	str	r0, [r7, #4]
 8013a68:	460b      	mov	r3, r1
 8013a6a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013a72:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013a74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013a78:	2b00      	cmp	r3, #0
 8013a7a:	da0b      	bge.n	8013a94 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013a7c:	78fb      	ldrb	r3, [r7, #3]
 8013a7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013a82:	68f9      	ldr	r1, [r7, #12]
 8013a84:	4613      	mov	r3, r2
 8013a86:	00db      	lsls	r3, r3, #3
 8013a88:	1a9b      	subs	r3, r3, r2
 8013a8a:	009b      	lsls	r3, r3, #2
 8013a8c:	440b      	add	r3, r1
 8013a8e:	333e      	adds	r3, #62	; 0x3e
 8013a90:	781b      	ldrb	r3, [r3, #0]
 8013a92:	e00b      	b.n	8013aac <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013a94:	78fb      	ldrb	r3, [r7, #3]
 8013a96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013a9a:	68f9      	ldr	r1, [r7, #12]
 8013a9c:	4613      	mov	r3, r2
 8013a9e:	00db      	lsls	r3, r3, #3
 8013aa0:	1a9b      	subs	r3, r3, r2
 8013aa2:	009b      	lsls	r3, r3, #2
 8013aa4:	440b      	add	r3, r1
 8013aa6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8013aaa:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013aac:	4618      	mov	r0, r3
 8013aae:	3714      	adds	r7, #20
 8013ab0:	46bd      	mov	sp, r7
 8013ab2:	bc80      	pop	{r7}
 8013ab4:	4770      	bx	lr

08013ab6 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8013ab6:	b580      	push	{r7, lr}
 8013ab8:	b084      	sub	sp, #16
 8013aba:	af00      	add	r7, sp, #0
 8013abc:	6078      	str	r0, [r7, #4]
 8013abe:	460b      	mov	r3, r1
 8013ac0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013ac2:	2300      	movs	r3, #0
 8013ac4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013ac6:	2300      	movs	r3, #0
 8013ac8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013aca:	687b      	ldr	r3, [r7, #4]
 8013acc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013ad0:	78fa      	ldrb	r2, [r7, #3]
 8013ad2:	4611      	mov	r1, r2
 8013ad4:	4618      	mov	r0, r3
 8013ad6:	f7f3 fab2 	bl	800703e <HAL_PCD_SetAddress>
 8013ada:	4603      	mov	r3, r0
 8013adc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013ade:	7bfb      	ldrb	r3, [r7, #15]
 8013ae0:	4618      	mov	r0, r3
 8013ae2:	f000 f861 	bl	8013ba8 <USBD_Get_USB_Status>
 8013ae6:	4603      	mov	r3, r0
 8013ae8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8013aea:	7bbb      	ldrb	r3, [r7, #14]
}
 8013aec:	4618      	mov	r0, r3
 8013aee:	3710      	adds	r7, #16
 8013af0:	46bd      	mov	sp, r7
 8013af2:	bd80      	pop	{r7, pc}

08013af4 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8013af4:	b580      	push	{r7, lr}
 8013af6:	b086      	sub	sp, #24
 8013af8:	af00      	add	r7, sp, #0
 8013afa:	60f8      	str	r0, [r7, #12]
 8013afc:	607a      	str	r2, [r7, #4]
 8013afe:	461a      	mov	r2, r3
 8013b00:	460b      	mov	r3, r1
 8013b02:	72fb      	strb	r3, [r7, #11]
 8013b04:	4613      	mov	r3, r2
 8013b06:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013b08:	2300      	movs	r3, #0
 8013b0a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013b0c:	2300      	movs	r3, #0
 8013b0e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013b10:	68fb      	ldr	r3, [r7, #12]
 8013b12:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013b16:	893b      	ldrh	r3, [r7, #8]
 8013b18:	7af9      	ldrb	r1, [r7, #11]
 8013b1a:	687a      	ldr	r2, [r7, #4]
 8013b1c:	f7f3 fbc8 	bl	80072b0 <HAL_PCD_EP_Transmit>
 8013b20:	4603      	mov	r3, r0
 8013b22:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013b24:	7dfb      	ldrb	r3, [r7, #23]
 8013b26:	4618      	mov	r0, r3
 8013b28:	f000 f83e 	bl	8013ba8 <USBD_Get_USB_Status>
 8013b2c:	4603      	mov	r3, r0
 8013b2e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013b30:	7dbb      	ldrb	r3, [r7, #22]
}
 8013b32:	4618      	mov	r0, r3
 8013b34:	3718      	adds	r7, #24
 8013b36:	46bd      	mov	sp, r7
 8013b38:	bd80      	pop	{r7, pc}

08013b3a <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8013b3a:	b580      	push	{r7, lr}
 8013b3c:	b086      	sub	sp, #24
 8013b3e:	af00      	add	r7, sp, #0
 8013b40:	60f8      	str	r0, [r7, #12]
 8013b42:	607a      	str	r2, [r7, #4]
 8013b44:	461a      	mov	r2, r3
 8013b46:	460b      	mov	r3, r1
 8013b48:	72fb      	strb	r3, [r7, #11]
 8013b4a:	4613      	mov	r3, r2
 8013b4c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013b4e:	2300      	movs	r3, #0
 8013b50:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013b52:	2300      	movs	r3, #0
 8013b54:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013b56:	68fb      	ldr	r3, [r7, #12]
 8013b58:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8013b5c:	893b      	ldrh	r3, [r7, #8]
 8013b5e:	7af9      	ldrb	r1, [r7, #11]
 8013b60:	687a      	ldr	r2, [r7, #4]
 8013b62:	f7f3 fb43 	bl	80071ec <HAL_PCD_EP_Receive>
 8013b66:	4603      	mov	r3, r0
 8013b68:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8013b6a:	7dfb      	ldrb	r3, [r7, #23]
 8013b6c:	4618      	mov	r0, r3
 8013b6e:	f000 f81b 	bl	8013ba8 <USBD_Get_USB_Status>
 8013b72:	4603      	mov	r3, r0
 8013b74:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8013b76:	7dbb      	ldrb	r3, [r7, #22]
}
 8013b78:	4618      	mov	r0, r3
 8013b7a:	3718      	adds	r7, #24
 8013b7c:	46bd      	mov	sp, r7
 8013b7e:	bd80      	pop	{r7, pc}

08013b80 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b082      	sub	sp, #8
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	6078      	str	r0, [r7, #4]
 8013b88:	460b      	mov	r3, r1
 8013b8a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8013b8c:	687b      	ldr	r3, [r7, #4]
 8013b8e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8013b92:	78fa      	ldrb	r2, [r7, #3]
 8013b94:	4611      	mov	r1, r2
 8013b96:	4618      	mov	r0, r3
 8013b98:	f7f3 fb73 	bl	8007282 <HAL_PCD_EP_GetRxCount>
 8013b9c:	4603      	mov	r3, r0
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	3708      	adds	r7, #8
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}
	...

08013ba8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8013ba8:	b480      	push	{r7}
 8013baa:	b085      	sub	sp, #20
 8013bac:	af00      	add	r7, sp, #0
 8013bae:	4603      	mov	r3, r0
 8013bb0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013bb2:	2300      	movs	r3, #0
 8013bb4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8013bb6:	79fb      	ldrb	r3, [r7, #7]
 8013bb8:	2b03      	cmp	r3, #3
 8013bba:	d817      	bhi.n	8013bec <USBD_Get_USB_Status+0x44>
 8013bbc:	a201      	add	r2, pc, #4	; (adr r2, 8013bc4 <USBD_Get_USB_Status+0x1c>)
 8013bbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bc2:	bf00      	nop
 8013bc4:	08013bd5 	.word	0x08013bd5
 8013bc8:	08013bdb 	.word	0x08013bdb
 8013bcc:	08013be1 	.word	0x08013be1
 8013bd0:	08013be7 	.word	0x08013be7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8013bd4:	2300      	movs	r3, #0
 8013bd6:	73fb      	strb	r3, [r7, #15]
    break;
 8013bd8:	e00b      	b.n	8013bf2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013bda:	2302      	movs	r3, #2
 8013bdc:	73fb      	strb	r3, [r7, #15]
    break;
 8013bde:	e008      	b.n	8013bf2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013be0:	2301      	movs	r3, #1
 8013be2:	73fb      	strb	r3, [r7, #15]
    break;
 8013be4:	e005      	b.n	8013bf2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013be6:	2302      	movs	r3, #2
 8013be8:	73fb      	strb	r3, [r7, #15]
    break;
 8013bea:	e002      	b.n	8013bf2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8013bec:	2302      	movs	r3, #2
 8013bee:	73fb      	strb	r3, [r7, #15]
    break;
 8013bf0:	bf00      	nop
  }
  return usb_status;
 8013bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	3714      	adds	r7, #20
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bc80      	pop	{r7}
 8013bfc:	4770      	bx	lr
 8013bfe:	bf00      	nop

08013c00 <atoi>:
 8013c00:	220a      	movs	r2, #10
 8013c02:	2100      	movs	r1, #0
 8013c04:	f000 be10 	b.w	8014828 <strtol>

08013c08 <__libc_init_array>:
 8013c08:	b570      	push	{r4, r5, r6, lr}
 8013c0a:	2500      	movs	r5, #0
 8013c0c:	4e0c      	ldr	r6, [pc, #48]	; (8013c40 <__libc_init_array+0x38>)
 8013c0e:	4c0d      	ldr	r4, [pc, #52]	; (8013c44 <__libc_init_array+0x3c>)
 8013c10:	1ba4      	subs	r4, r4, r6
 8013c12:	10a4      	asrs	r4, r4, #2
 8013c14:	42a5      	cmp	r5, r4
 8013c16:	d109      	bne.n	8013c2c <__libc_init_array+0x24>
 8013c18:	f002 fdac 	bl	8016774 <_init>
 8013c1c:	2500      	movs	r5, #0
 8013c1e:	4e0a      	ldr	r6, [pc, #40]	; (8013c48 <__libc_init_array+0x40>)
 8013c20:	4c0a      	ldr	r4, [pc, #40]	; (8013c4c <__libc_init_array+0x44>)
 8013c22:	1ba4      	subs	r4, r4, r6
 8013c24:	10a4      	asrs	r4, r4, #2
 8013c26:	42a5      	cmp	r5, r4
 8013c28:	d105      	bne.n	8013c36 <__libc_init_array+0x2e>
 8013c2a:	bd70      	pop	{r4, r5, r6, pc}
 8013c2c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013c30:	4798      	blx	r3
 8013c32:	3501      	adds	r5, #1
 8013c34:	e7ee      	b.n	8013c14 <__libc_init_array+0xc>
 8013c36:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8013c3a:	4798      	blx	r3
 8013c3c:	3501      	adds	r5, #1
 8013c3e:	e7f2      	b.n	8013c26 <__libc_init_array+0x1e>
 8013c40:	08017d30 	.word	0x08017d30
 8013c44:	08017d30 	.word	0x08017d30
 8013c48:	08017d30 	.word	0x08017d30
 8013c4c:	08017d34 	.word	0x08017d34

08013c50 <malloc>:
 8013c50:	4b02      	ldr	r3, [pc, #8]	; (8013c5c <malloc+0xc>)
 8013c52:	4601      	mov	r1, r0
 8013c54:	6818      	ldr	r0, [r3, #0]
 8013c56:	f000 b879 	b.w	8013d4c <_malloc_r>
 8013c5a:	bf00      	nop
 8013c5c:	2000026c 	.word	0x2000026c

08013c60 <free>:
 8013c60:	4b02      	ldr	r3, [pc, #8]	; (8013c6c <free+0xc>)
 8013c62:	4601      	mov	r1, r0
 8013c64:	6818      	ldr	r0, [r3, #0]
 8013c66:	f000 b825 	b.w	8013cb4 <_free_r>
 8013c6a:	bf00      	nop
 8013c6c:	2000026c 	.word	0x2000026c

08013c70 <memcmp>:
 8013c70:	b530      	push	{r4, r5, lr}
 8013c72:	2400      	movs	r4, #0
 8013c74:	42a2      	cmp	r2, r4
 8013c76:	d101      	bne.n	8013c7c <memcmp+0xc>
 8013c78:	2000      	movs	r0, #0
 8013c7a:	e007      	b.n	8013c8c <memcmp+0x1c>
 8013c7c:	5d03      	ldrb	r3, [r0, r4]
 8013c7e:	3401      	adds	r4, #1
 8013c80:	190d      	adds	r5, r1, r4
 8013c82:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 8013c86:	42ab      	cmp	r3, r5
 8013c88:	d0f4      	beq.n	8013c74 <memcmp+0x4>
 8013c8a:	1b58      	subs	r0, r3, r5
 8013c8c:	bd30      	pop	{r4, r5, pc}

08013c8e <memcpy>:
 8013c8e:	b510      	push	{r4, lr}
 8013c90:	1e43      	subs	r3, r0, #1
 8013c92:	440a      	add	r2, r1
 8013c94:	4291      	cmp	r1, r2
 8013c96:	d100      	bne.n	8013c9a <memcpy+0xc>
 8013c98:	bd10      	pop	{r4, pc}
 8013c9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013c9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013ca2:	e7f7      	b.n	8013c94 <memcpy+0x6>

08013ca4 <memset>:
 8013ca4:	4603      	mov	r3, r0
 8013ca6:	4402      	add	r2, r0
 8013ca8:	4293      	cmp	r3, r2
 8013caa:	d100      	bne.n	8013cae <memset+0xa>
 8013cac:	4770      	bx	lr
 8013cae:	f803 1b01 	strb.w	r1, [r3], #1
 8013cb2:	e7f9      	b.n	8013ca8 <memset+0x4>

08013cb4 <_free_r>:
 8013cb4:	b538      	push	{r3, r4, r5, lr}
 8013cb6:	4605      	mov	r5, r0
 8013cb8:	2900      	cmp	r1, #0
 8013cba:	d043      	beq.n	8013d44 <_free_r+0x90>
 8013cbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013cc0:	1f0c      	subs	r4, r1, #4
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	bfb8      	it	lt
 8013cc6:	18e4      	addlt	r4, r4, r3
 8013cc8:	f001 fd02 	bl	80156d0 <__malloc_lock>
 8013ccc:	4a1e      	ldr	r2, [pc, #120]	; (8013d48 <_free_r+0x94>)
 8013cce:	6813      	ldr	r3, [r2, #0]
 8013cd0:	4610      	mov	r0, r2
 8013cd2:	b933      	cbnz	r3, 8013ce2 <_free_r+0x2e>
 8013cd4:	6063      	str	r3, [r4, #4]
 8013cd6:	6014      	str	r4, [r2, #0]
 8013cd8:	4628      	mov	r0, r5
 8013cda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013cde:	f001 bcf8 	b.w	80156d2 <__malloc_unlock>
 8013ce2:	42a3      	cmp	r3, r4
 8013ce4:	d90b      	bls.n	8013cfe <_free_r+0x4a>
 8013ce6:	6821      	ldr	r1, [r4, #0]
 8013ce8:	1862      	adds	r2, r4, r1
 8013cea:	4293      	cmp	r3, r2
 8013cec:	bf01      	itttt	eq
 8013cee:	681a      	ldreq	r2, [r3, #0]
 8013cf0:	685b      	ldreq	r3, [r3, #4]
 8013cf2:	1852      	addeq	r2, r2, r1
 8013cf4:	6022      	streq	r2, [r4, #0]
 8013cf6:	6063      	str	r3, [r4, #4]
 8013cf8:	6004      	str	r4, [r0, #0]
 8013cfa:	e7ed      	b.n	8013cd8 <_free_r+0x24>
 8013cfc:	4613      	mov	r3, r2
 8013cfe:	685a      	ldr	r2, [r3, #4]
 8013d00:	b10a      	cbz	r2, 8013d06 <_free_r+0x52>
 8013d02:	42a2      	cmp	r2, r4
 8013d04:	d9fa      	bls.n	8013cfc <_free_r+0x48>
 8013d06:	6819      	ldr	r1, [r3, #0]
 8013d08:	1858      	adds	r0, r3, r1
 8013d0a:	42a0      	cmp	r0, r4
 8013d0c:	d10b      	bne.n	8013d26 <_free_r+0x72>
 8013d0e:	6820      	ldr	r0, [r4, #0]
 8013d10:	4401      	add	r1, r0
 8013d12:	1858      	adds	r0, r3, r1
 8013d14:	4282      	cmp	r2, r0
 8013d16:	6019      	str	r1, [r3, #0]
 8013d18:	d1de      	bne.n	8013cd8 <_free_r+0x24>
 8013d1a:	6810      	ldr	r0, [r2, #0]
 8013d1c:	6852      	ldr	r2, [r2, #4]
 8013d1e:	4401      	add	r1, r0
 8013d20:	6019      	str	r1, [r3, #0]
 8013d22:	605a      	str	r2, [r3, #4]
 8013d24:	e7d8      	b.n	8013cd8 <_free_r+0x24>
 8013d26:	d902      	bls.n	8013d2e <_free_r+0x7a>
 8013d28:	230c      	movs	r3, #12
 8013d2a:	602b      	str	r3, [r5, #0]
 8013d2c:	e7d4      	b.n	8013cd8 <_free_r+0x24>
 8013d2e:	6820      	ldr	r0, [r4, #0]
 8013d30:	1821      	adds	r1, r4, r0
 8013d32:	428a      	cmp	r2, r1
 8013d34:	bf01      	itttt	eq
 8013d36:	6811      	ldreq	r1, [r2, #0]
 8013d38:	6852      	ldreq	r2, [r2, #4]
 8013d3a:	1809      	addeq	r1, r1, r0
 8013d3c:	6021      	streq	r1, [r4, #0]
 8013d3e:	6062      	str	r2, [r4, #4]
 8013d40:	605c      	str	r4, [r3, #4]
 8013d42:	e7c9      	b.n	8013cd8 <_free_r+0x24>
 8013d44:	bd38      	pop	{r3, r4, r5, pc}
 8013d46:	bf00      	nop
 8013d48:	200005a4 	.word	0x200005a4

08013d4c <_malloc_r>:
 8013d4c:	b570      	push	{r4, r5, r6, lr}
 8013d4e:	1ccd      	adds	r5, r1, #3
 8013d50:	f025 0503 	bic.w	r5, r5, #3
 8013d54:	3508      	adds	r5, #8
 8013d56:	2d0c      	cmp	r5, #12
 8013d58:	bf38      	it	cc
 8013d5a:	250c      	movcc	r5, #12
 8013d5c:	2d00      	cmp	r5, #0
 8013d5e:	4606      	mov	r6, r0
 8013d60:	db01      	blt.n	8013d66 <_malloc_r+0x1a>
 8013d62:	42a9      	cmp	r1, r5
 8013d64:	d903      	bls.n	8013d6e <_malloc_r+0x22>
 8013d66:	230c      	movs	r3, #12
 8013d68:	6033      	str	r3, [r6, #0]
 8013d6a:	2000      	movs	r0, #0
 8013d6c:	bd70      	pop	{r4, r5, r6, pc}
 8013d6e:	f001 fcaf 	bl	80156d0 <__malloc_lock>
 8013d72:	4a21      	ldr	r2, [pc, #132]	; (8013df8 <_malloc_r+0xac>)
 8013d74:	6814      	ldr	r4, [r2, #0]
 8013d76:	4621      	mov	r1, r4
 8013d78:	b991      	cbnz	r1, 8013da0 <_malloc_r+0x54>
 8013d7a:	4c20      	ldr	r4, [pc, #128]	; (8013dfc <_malloc_r+0xb0>)
 8013d7c:	6823      	ldr	r3, [r4, #0]
 8013d7e:	b91b      	cbnz	r3, 8013d88 <_malloc_r+0x3c>
 8013d80:	4630      	mov	r0, r6
 8013d82:	f000 fca5 	bl	80146d0 <_sbrk_r>
 8013d86:	6020      	str	r0, [r4, #0]
 8013d88:	4629      	mov	r1, r5
 8013d8a:	4630      	mov	r0, r6
 8013d8c:	f000 fca0 	bl	80146d0 <_sbrk_r>
 8013d90:	1c43      	adds	r3, r0, #1
 8013d92:	d124      	bne.n	8013dde <_malloc_r+0x92>
 8013d94:	230c      	movs	r3, #12
 8013d96:	4630      	mov	r0, r6
 8013d98:	6033      	str	r3, [r6, #0]
 8013d9a:	f001 fc9a 	bl	80156d2 <__malloc_unlock>
 8013d9e:	e7e4      	b.n	8013d6a <_malloc_r+0x1e>
 8013da0:	680b      	ldr	r3, [r1, #0]
 8013da2:	1b5b      	subs	r3, r3, r5
 8013da4:	d418      	bmi.n	8013dd8 <_malloc_r+0x8c>
 8013da6:	2b0b      	cmp	r3, #11
 8013da8:	d90f      	bls.n	8013dca <_malloc_r+0x7e>
 8013daa:	600b      	str	r3, [r1, #0]
 8013dac:	18cc      	adds	r4, r1, r3
 8013dae:	50cd      	str	r5, [r1, r3]
 8013db0:	4630      	mov	r0, r6
 8013db2:	f001 fc8e 	bl	80156d2 <__malloc_unlock>
 8013db6:	f104 000b 	add.w	r0, r4, #11
 8013dba:	1d23      	adds	r3, r4, #4
 8013dbc:	f020 0007 	bic.w	r0, r0, #7
 8013dc0:	1ac3      	subs	r3, r0, r3
 8013dc2:	d0d3      	beq.n	8013d6c <_malloc_r+0x20>
 8013dc4:	425a      	negs	r2, r3
 8013dc6:	50e2      	str	r2, [r4, r3]
 8013dc8:	e7d0      	b.n	8013d6c <_malloc_r+0x20>
 8013dca:	684b      	ldr	r3, [r1, #4]
 8013dcc:	428c      	cmp	r4, r1
 8013dce:	bf16      	itet	ne
 8013dd0:	6063      	strne	r3, [r4, #4]
 8013dd2:	6013      	streq	r3, [r2, #0]
 8013dd4:	460c      	movne	r4, r1
 8013dd6:	e7eb      	b.n	8013db0 <_malloc_r+0x64>
 8013dd8:	460c      	mov	r4, r1
 8013dda:	6849      	ldr	r1, [r1, #4]
 8013ddc:	e7cc      	b.n	8013d78 <_malloc_r+0x2c>
 8013dde:	1cc4      	adds	r4, r0, #3
 8013de0:	f024 0403 	bic.w	r4, r4, #3
 8013de4:	42a0      	cmp	r0, r4
 8013de6:	d005      	beq.n	8013df4 <_malloc_r+0xa8>
 8013de8:	1a21      	subs	r1, r4, r0
 8013dea:	4630      	mov	r0, r6
 8013dec:	f000 fc70 	bl	80146d0 <_sbrk_r>
 8013df0:	3001      	adds	r0, #1
 8013df2:	d0cf      	beq.n	8013d94 <_malloc_r+0x48>
 8013df4:	6025      	str	r5, [r4, #0]
 8013df6:	e7db      	b.n	8013db0 <_malloc_r+0x64>
 8013df8:	200005a4 	.word	0x200005a4
 8013dfc:	200005a8 	.word	0x200005a8

08013e00 <__cvt>:
 8013e00:	2b00      	cmp	r3, #0
 8013e02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e06:	461e      	mov	r6, r3
 8013e08:	bfbb      	ittet	lt
 8013e0a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8013e0e:	461e      	movlt	r6, r3
 8013e10:	2300      	movge	r3, #0
 8013e12:	232d      	movlt	r3, #45	; 0x2d
 8013e14:	b088      	sub	sp, #32
 8013e16:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8013e18:	e9dd 1a12 	ldrd	r1, sl, [sp, #72]	; 0x48
 8013e1c:	f027 0720 	bic.w	r7, r7, #32
 8013e20:	2f46      	cmp	r7, #70	; 0x46
 8013e22:	4614      	mov	r4, r2
 8013e24:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8013e26:	700b      	strb	r3, [r1, #0]
 8013e28:	d004      	beq.n	8013e34 <__cvt+0x34>
 8013e2a:	2f45      	cmp	r7, #69	; 0x45
 8013e2c:	d100      	bne.n	8013e30 <__cvt+0x30>
 8013e2e:	3501      	adds	r5, #1
 8013e30:	2302      	movs	r3, #2
 8013e32:	e000      	b.n	8013e36 <__cvt+0x36>
 8013e34:	2303      	movs	r3, #3
 8013e36:	aa07      	add	r2, sp, #28
 8013e38:	9204      	str	r2, [sp, #16]
 8013e3a:	aa06      	add	r2, sp, #24
 8013e3c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8013e40:	e9cd 3500 	strd	r3, r5, [sp]
 8013e44:	4622      	mov	r2, r4
 8013e46:	4633      	mov	r3, r6
 8013e48:	f000 fd92 	bl	8014970 <_dtoa_r>
 8013e4c:	2f47      	cmp	r7, #71	; 0x47
 8013e4e:	4680      	mov	r8, r0
 8013e50:	d102      	bne.n	8013e58 <__cvt+0x58>
 8013e52:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8013e54:	07db      	lsls	r3, r3, #31
 8013e56:	d526      	bpl.n	8013ea6 <__cvt+0xa6>
 8013e58:	2f46      	cmp	r7, #70	; 0x46
 8013e5a:	eb08 0905 	add.w	r9, r8, r5
 8013e5e:	d111      	bne.n	8013e84 <__cvt+0x84>
 8013e60:	f898 3000 	ldrb.w	r3, [r8]
 8013e64:	2b30      	cmp	r3, #48	; 0x30
 8013e66:	d10a      	bne.n	8013e7e <__cvt+0x7e>
 8013e68:	2200      	movs	r2, #0
 8013e6a:	2300      	movs	r3, #0
 8013e6c:	4620      	mov	r0, r4
 8013e6e:	4631      	mov	r1, r6
 8013e70:	f7ec fdd6 	bl	8000a20 <__aeabi_dcmpeq>
 8013e74:	b918      	cbnz	r0, 8013e7e <__cvt+0x7e>
 8013e76:	f1c5 0501 	rsb	r5, r5, #1
 8013e7a:	f8ca 5000 	str.w	r5, [sl]
 8013e7e:	f8da 3000 	ldr.w	r3, [sl]
 8013e82:	4499      	add	r9, r3
 8013e84:	2200      	movs	r2, #0
 8013e86:	2300      	movs	r3, #0
 8013e88:	4620      	mov	r0, r4
 8013e8a:	4631      	mov	r1, r6
 8013e8c:	f7ec fdc8 	bl	8000a20 <__aeabi_dcmpeq>
 8013e90:	b938      	cbnz	r0, 8013ea2 <__cvt+0xa2>
 8013e92:	2230      	movs	r2, #48	; 0x30
 8013e94:	9b07      	ldr	r3, [sp, #28]
 8013e96:	454b      	cmp	r3, r9
 8013e98:	d205      	bcs.n	8013ea6 <__cvt+0xa6>
 8013e9a:	1c59      	adds	r1, r3, #1
 8013e9c:	9107      	str	r1, [sp, #28]
 8013e9e:	701a      	strb	r2, [r3, #0]
 8013ea0:	e7f8      	b.n	8013e94 <__cvt+0x94>
 8013ea2:	f8cd 901c 	str.w	r9, [sp, #28]
 8013ea6:	4640      	mov	r0, r8
 8013ea8:	9b07      	ldr	r3, [sp, #28]
 8013eaa:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8013eac:	eba3 0308 	sub.w	r3, r3, r8
 8013eb0:	6013      	str	r3, [r2, #0]
 8013eb2:	b008      	add	sp, #32
 8013eb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08013eb8 <__exponent>:
 8013eb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013eba:	2900      	cmp	r1, #0
 8013ebc:	bfb4      	ite	lt
 8013ebe:	232d      	movlt	r3, #45	; 0x2d
 8013ec0:	232b      	movge	r3, #43	; 0x2b
 8013ec2:	4604      	mov	r4, r0
 8013ec4:	bfb8      	it	lt
 8013ec6:	4249      	neglt	r1, r1
 8013ec8:	2909      	cmp	r1, #9
 8013eca:	f804 2b02 	strb.w	r2, [r4], #2
 8013ece:	7043      	strb	r3, [r0, #1]
 8013ed0:	dd21      	ble.n	8013f16 <__exponent+0x5e>
 8013ed2:	f10d 0307 	add.w	r3, sp, #7
 8013ed6:	461f      	mov	r7, r3
 8013ed8:	260a      	movs	r6, #10
 8013eda:	fb91 f5f6 	sdiv	r5, r1, r6
 8013ede:	fb06 1115 	mls	r1, r6, r5, r1
 8013ee2:	2d09      	cmp	r5, #9
 8013ee4:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8013ee8:	f803 1c01 	strb.w	r1, [r3, #-1]
 8013eec:	f103 32ff 	add.w	r2, r3, #4294967295
 8013ef0:	4629      	mov	r1, r5
 8013ef2:	dc09      	bgt.n	8013f08 <__exponent+0x50>
 8013ef4:	3130      	adds	r1, #48	; 0x30
 8013ef6:	3b02      	subs	r3, #2
 8013ef8:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013efc:	42bb      	cmp	r3, r7
 8013efe:	4622      	mov	r2, r4
 8013f00:	d304      	bcc.n	8013f0c <__exponent+0x54>
 8013f02:	1a10      	subs	r0, r2, r0
 8013f04:	b003      	add	sp, #12
 8013f06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f08:	4613      	mov	r3, r2
 8013f0a:	e7e6      	b.n	8013eda <__exponent+0x22>
 8013f0c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013f10:	f804 2b01 	strb.w	r2, [r4], #1
 8013f14:	e7f2      	b.n	8013efc <__exponent+0x44>
 8013f16:	2330      	movs	r3, #48	; 0x30
 8013f18:	4419      	add	r1, r3
 8013f1a:	7083      	strb	r3, [r0, #2]
 8013f1c:	1d02      	adds	r2, r0, #4
 8013f1e:	70c1      	strb	r1, [r0, #3]
 8013f20:	e7ef      	b.n	8013f02 <__exponent+0x4a>
	...

08013f24 <_printf_float>:
 8013f24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f28:	b091      	sub	sp, #68	; 0x44
 8013f2a:	460c      	mov	r4, r1
 8013f2c:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8013f2e:	4693      	mov	fp, r2
 8013f30:	461e      	mov	r6, r3
 8013f32:	4605      	mov	r5, r0
 8013f34:	f001 fb9e 	bl	8015674 <_localeconv_r>
 8013f38:	6803      	ldr	r3, [r0, #0]
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	9309      	str	r3, [sp, #36]	; 0x24
 8013f3e:	f7ec f943 	bl	80001c8 <strlen>
 8013f42:	2300      	movs	r3, #0
 8013f44:	930e      	str	r3, [sp, #56]	; 0x38
 8013f46:	683b      	ldr	r3, [r7, #0]
 8013f48:	900a      	str	r0, [sp, #40]	; 0x28
 8013f4a:	3307      	adds	r3, #7
 8013f4c:	f023 0307 	bic.w	r3, r3, #7
 8013f50:	f103 0208 	add.w	r2, r3, #8
 8013f54:	f894 8018 	ldrb.w	r8, [r4, #24]
 8013f58:	f8d4 a000 	ldr.w	sl, [r4]
 8013f5c:	603a      	str	r2, [r7, #0]
 8013f5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013f62:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8013f66:	e9d4 7912 	ldrd	r7, r9, [r4, #72]	; 0x48
 8013f6a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013f6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8013f70:	f04f 32ff 	mov.w	r2, #4294967295
 8013f74:	4ba6      	ldr	r3, [pc, #664]	; (8014210 <_printf_float+0x2ec>)
 8013f76:	4638      	mov	r0, r7
 8013f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013f7a:	f7ec fd83 	bl	8000a84 <__aeabi_dcmpun>
 8013f7e:	bb68      	cbnz	r0, 8013fdc <_printf_float+0xb8>
 8013f80:	f04f 32ff 	mov.w	r2, #4294967295
 8013f84:	4ba2      	ldr	r3, [pc, #648]	; (8014210 <_printf_float+0x2ec>)
 8013f86:	4638      	mov	r0, r7
 8013f88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013f8a:	f7ec fd5d 	bl	8000a48 <__aeabi_dcmple>
 8013f8e:	bb28      	cbnz	r0, 8013fdc <_printf_float+0xb8>
 8013f90:	2200      	movs	r2, #0
 8013f92:	2300      	movs	r3, #0
 8013f94:	4638      	mov	r0, r7
 8013f96:	4649      	mov	r1, r9
 8013f98:	f7ec fd4c 	bl	8000a34 <__aeabi_dcmplt>
 8013f9c:	b110      	cbz	r0, 8013fa4 <_printf_float+0x80>
 8013f9e:	232d      	movs	r3, #45	; 0x2d
 8013fa0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013fa4:	4f9b      	ldr	r7, [pc, #620]	; (8014214 <_printf_float+0x2f0>)
 8013fa6:	4b9c      	ldr	r3, [pc, #624]	; (8014218 <_printf_float+0x2f4>)
 8013fa8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013fac:	bf98      	it	ls
 8013fae:	461f      	movls	r7, r3
 8013fb0:	2303      	movs	r3, #3
 8013fb2:	f04f 0900 	mov.w	r9, #0
 8013fb6:	6123      	str	r3, [r4, #16]
 8013fb8:	f02a 0304 	bic.w	r3, sl, #4
 8013fbc:	6023      	str	r3, [r4, #0]
 8013fbe:	9600      	str	r6, [sp, #0]
 8013fc0:	465b      	mov	r3, fp
 8013fc2:	aa0f      	add	r2, sp, #60	; 0x3c
 8013fc4:	4621      	mov	r1, r4
 8013fc6:	4628      	mov	r0, r5
 8013fc8:	f000 f9e2 	bl	8014390 <_printf_common>
 8013fcc:	3001      	adds	r0, #1
 8013fce:	f040 8090 	bne.w	80140f2 <_printf_float+0x1ce>
 8013fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8013fd6:	b011      	add	sp, #68	; 0x44
 8013fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013fdc:	463a      	mov	r2, r7
 8013fde:	464b      	mov	r3, r9
 8013fe0:	4638      	mov	r0, r7
 8013fe2:	4649      	mov	r1, r9
 8013fe4:	f7ec fd4e 	bl	8000a84 <__aeabi_dcmpun>
 8013fe8:	b110      	cbz	r0, 8013ff0 <_printf_float+0xcc>
 8013fea:	4f8c      	ldr	r7, [pc, #560]	; (801421c <_printf_float+0x2f8>)
 8013fec:	4b8c      	ldr	r3, [pc, #560]	; (8014220 <_printf_float+0x2fc>)
 8013fee:	e7db      	b.n	8013fa8 <_printf_float+0x84>
 8013ff0:	6863      	ldr	r3, [r4, #4]
 8013ff2:	f44a 6280 	orr.w	r2, sl, #1024	; 0x400
 8013ff6:	1c59      	adds	r1, r3, #1
 8013ff8:	a80d      	add	r0, sp, #52	; 0x34
 8013ffa:	a90e      	add	r1, sp, #56	; 0x38
 8013ffc:	d140      	bne.n	8014080 <_printf_float+0x15c>
 8013ffe:	2306      	movs	r3, #6
 8014000:	6063      	str	r3, [r4, #4]
 8014002:	f04f 0c00 	mov.w	ip, #0
 8014006:	f10d 0333 	add.w	r3, sp, #51	; 0x33
 801400a:	e9cd 2301 	strd	r2, r3, [sp, #4]
 801400e:	6863      	ldr	r3, [r4, #4]
 8014010:	6022      	str	r2, [r4, #0]
 8014012:	e9cd 0803 	strd	r0, r8, [sp, #12]
 8014016:	9300      	str	r3, [sp, #0]
 8014018:	463a      	mov	r2, r7
 801401a:	464b      	mov	r3, r9
 801401c:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8014020:	4628      	mov	r0, r5
 8014022:	f7ff feed 	bl	8013e00 <__cvt>
 8014026:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 801402a:	2b47      	cmp	r3, #71	; 0x47
 801402c:	4607      	mov	r7, r0
 801402e:	d109      	bne.n	8014044 <_printf_float+0x120>
 8014030:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014032:	1cd8      	adds	r0, r3, #3
 8014034:	db02      	blt.n	801403c <_printf_float+0x118>
 8014036:	6862      	ldr	r2, [r4, #4]
 8014038:	4293      	cmp	r3, r2
 801403a:	dd47      	ble.n	80140cc <_printf_float+0x1a8>
 801403c:	f1a8 0802 	sub.w	r8, r8, #2
 8014040:	fa5f f888 	uxtb.w	r8, r8
 8014044:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8014048:	990d      	ldr	r1, [sp, #52]	; 0x34
 801404a:	d824      	bhi.n	8014096 <_printf_float+0x172>
 801404c:	3901      	subs	r1, #1
 801404e:	4642      	mov	r2, r8
 8014050:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8014054:	910d      	str	r1, [sp, #52]	; 0x34
 8014056:	f7ff ff2f 	bl	8013eb8 <__exponent>
 801405a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801405c:	4681      	mov	r9, r0
 801405e:	1813      	adds	r3, r2, r0
 8014060:	2a01      	cmp	r2, #1
 8014062:	6123      	str	r3, [r4, #16]
 8014064:	dc02      	bgt.n	801406c <_printf_float+0x148>
 8014066:	6822      	ldr	r2, [r4, #0]
 8014068:	07d1      	lsls	r1, r2, #31
 801406a:	d501      	bpl.n	8014070 <_printf_float+0x14c>
 801406c:	3301      	adds	r3, #1
 801406e:	6123      	str	r3, [r4, #16]
 8014070:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8014074:	2b00      	cmp	r3, #0
 8014076:	d0a2      	beq.n	8013fbe <_printf_float+0x9a>
 8014078:	232d      	movs	r3, #45	; 0x2d
 801407a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801407e:	e79e      	b.n	8013fbe <_printf_float+0x9a>
 8014080:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8014084:	f000 816e 	beq.w	8014364 <_printf_float+0x440>
 8014088:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 801408c:	d1b9      	bne.n	8014002 <_printf_float+0xde>
 801408e:	2b00      	cmp	r3, #0
 8014090:	d1b7      	bne.n	8014002 <_printf_float+0xde>
 8014092:	2301      	movs	r3, #1
 8014094:	e7b4      	b.n	8014000 <_printf_float+0xdc>
 8014096:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 801409a:	d119      	bne.n	80140d0 <_printf_float+0x1ac>
 801409c:	2900      	cmp	r1, #0
 801409e:	6863      	ldr	r3, [r4, #4]
 80140a0:	dd0c      	ble.n	80140bc <_printf_float+0x198>
 80140a2:	6121      	str	r1, [r4, #16]
 80140a4:	b913      	cbnz	r3, 80140ac <_printf_float+0x188>
 80140a6:	6822      	ldr	r2, [r4, #0]
 80140a8:	07d2      	lsls	r2, r2, #31
 80140aa:	d502      	bpl.n	80140b2 <_printf_float+0x18e>
 80140ac:	3301      	adds	r3, #1
 80140ae:	440b      	add	r3, r1
 80140b0:	6123      	str	r3, [r4, #16]
 80140b2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80140b4:	f04f 0900 	mov.w	r9, #0
 80140b8:	65a3      	str	r3, [r4, #88]	; 0x58
 80140ba:	e7d9      	b.n	8014070 <_printf_float+0x14c>
 80140bc:	b913      	cbnz	r3, 80140c4 <_printf_float+0x1a0>
 80140be:	6822      	ldr	r2, [r4, #0]
 80140c0:	07d0      	lsls	r0, r2, #31
 80140c2:	d501      	bpl.n	80140c8 <_printf_float+0x1a4>
 80140c4:	3302      	adds	r3, #2
 80140c6:	e7f3      	b.n	80140b0 <_printf_float+0x18c>
 80140c8:	2301      	movs	r3, #1
 80140ca:	e7f1      	b.n	80140b0 <_printf_float+0x18c>
 80140cc:	f04f 0867 	mov.w	r8, #103	; 0x67
 80140d0:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80140d4:	4293      	cmp	r3, r2
 80140d6:	db05      	blt.n	80140e4 <_printf_float+0x1c0>
 80140d8:	6822      	ldr	r2, [r4, #0]
 80140da:	6123      	str	r3, [r4, #16]
 80140dc:	07d1      	lsls	r1, r2, #31
 80140de:	d5e8      	bpl.n	80140b2 <_printf_float+0x18e>
 80140e0:	3301      	adds	r3, #1
 80140e2:	e7e5      	b.n	80140b0 <_printf_float+0x18c>
 80140e4:	2b00      	cmp	r3, #0
 80140e6:	bfcc      	ite	gt
 80140e8:	2301      	movgt	r3, #1
 80140ea:	f1c3 0302 	rsble	r3, r3, #2
 80140ee:	4413      	add	r3, r2
 80140f0:	e7de      	b.n	80140b0 <_printf_float+0x18c>
 80140f2:	6823      	ldr	r3, [r4, #0]
 80140f4:	055a      	lsls	r2, r3, #21
 80140f6:	d407      	bmi.n	8014108 <_printf_float+0x1e4>
 80140f8:	6923      	ldr	r3, [r4, #16]
 80140fa:	463a      	mov	r2, r7
 80140fc:	4659      	mov	r1, fp
 80140fe:	4628      	mov	r0, r5
 8014100:	47b0      	blx	r6
 8014102:	3001      	adds	r0, #1
 8014104:	d129      	bne.n	801415a <_printf_float+0x236>
 8014106:	e764      	b.n	8013fd2 <_printf_float+0xae>
 8014108:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 801410c:	f240 80d7 	bls.w	80142be <_printf_float+0x39a>
 8014110:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8014114:	2200      	movs	r2, #0
 8014116:	2300      	movs	r3, #0
 8014118:	f7ec fc82 	bl	8000a20 <__aeabi_dcmpeq>
 801411c:	b388      	cbz	r0, 8014182 <_printf_float+0x25e>
 801411e:	2301      	movs	r3, #1
 8014120:	4a40      	ldr	r2, [pc, #256]	; (8014224 <_printf_float+0x300>)
 8014122:	4659      	mov	r1, fp
 8014124:	4628      	mov	r0, r5
 8014126:	47b0      	blx	r6
 8014128:	3001      	adds	r0, #1
 801412a:	f43f af52 	beq.w	8013fd2 <_printf_float+0xae>
 801412e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8014132:	429a      	cmp	r2, r3
 8014134:	db02      	blt.n	801413c <_printf_float+0x218>
 8014136:	6823      	ldr	r3, [r4, #0]
 8014138:	07d8      	lsls	r0, r3, #31
 801413a:	d50e      	bpl.n	801415a <_printf_float+0x236>
 801413c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014140:	4659      	mov	r1, fp
 8014142:	4628      	mov	r0, r5
 8014144:	47b0      	blx	r6
 8014146:	3001      	adds	r0, #1
 8014148:	f43f af43 	beq.w	8013fd2 <_printf_float+0xae>
 801414c:	2700      	movs	r7, #0
 801414e:	f104 081a 	add.w	r8, r4, #26
 8014152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014154:	3b01      	subs	r3, #1
 8014156:	42bb      	cmp	r3, r7
 8014158:	dc09      	bgt.n	801416e <_printf_float+0x24a>
 801415a:	6823      	ldr	r3, [r4, #0]
 801415c:	079f      	lsls	r7, r3, #30
 801415e:	f100 80fd 	bmi.w	801435c <_printf_float+0x438>
 8014162:	68e0      	ldr	r0, [r4, #12]
 8014164:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8014166:	4298      	cmp	r0, r3
 8014168:	bfb8      	it	lt
 801416a:	4618      	movlt	r0, r3
 801416c:	e733      	b.n	8013fd6 <_printf_float+0xb2>
 801416e:	2301      	movs	r3, #1
 8014170:	4642      	mov	r2, r8
 8014172:	4659      	mov	r1, fp
 8014174:	4628      	mov	r0, r5
 8014176:	47b0      	blx	r6
 8014178:	3001      	adds	r0, #1
 801417a:	f43f af2a 	beq.w	8013fd2 <_printf_float+0xae>
 801417e:	3701      	adds	r7, #1
 8014180:	e7e7      	b.n	8014152 <_printf_float+0x22e>
 8014182:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014184:	2b00      	cmp	r3, #0
 8014186:	dc2b      	bgt.n	80141e0 <_printf_float+0x2bc>
 8014188:	2301      	movs	r3, #1
 801418a:	4a26      	ldr	r2, [pc, #152]	; (8014224 <_printf_float+0x300>)
 801418c:	4659      	mov	r1, fp
 801418e:	4628      	mov	r0, r5
 8014190:	47b0      	blx	r6
 8014192:	3001      	adds	r0, #1
 8014194:	f43f af1d 	beq.w	8013fd2 <_printf_float+0xae>
 8014198:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801419a:	b923      	cbnz	r3, 80141a6 <_printf_float+0x282>
 801419c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801419e:	b913      	cbnz	r3, 80141a6 <_printf_float+0x282>
 80141a0:	6823      	ldr	r3, [r4, #0]
 80141a2:	07d9      	lsls	r1, r3, #31
 80141a4:	d5d9      	bpl.n	801415a <_printf_float+0x236>
 80141a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80141aa:	4659      	mov	r1, fp
 80141ac:	4628      	mov	r0, r5
 80141ae:	47b0      	blx	r6
 80141b0:	3001      	adds	r0, #1
 80141b2:	f43f af0e 	beq.w	8013fd2 <_printf_float+0xae>
 80141b6:	f04f 0800 	mov.w	r8, #0
 80141ba:	f104 091a 	add.w	r9, r4, #26
 80141be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80141c0:	425b      	negs	r3, r3
 80141c2:	4543      	cmp	r3, r8
 80141c4:	dc01      	bgt.n	80141ca <_printf_float+0x2a6>
 80141c6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80141c8:	e797      	b.n	80140fa <_printf_float+0x1d6>
 80141ca:	2301      	movs	r3, #1
 80141cc:	464a      	mov	r2, r9
 80141ce:	4659      	mov	r1, fp
 80141d0:	4628      	mov	r0, r5
 80141d2:	47b0      	blx	r6
 80141d4:	3001      	adds	r0, #1
 80141d6:	f43f aefc 	beq.w	8013fd2 <_printf_float+0xae>
 80141da:	f108 0801 	add.w	r8, r8, #1
 80141de:	e7ee      	b.n	80141be <_printf_float+0x29a>
 80141e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80141e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80141e4:	429a      	cmp	r2, r3
 80141e6:	bfa8      	it	ge
 80141e8:	461a      	movge	r2, r3
 80141ea:	2a00      	cmp	r2, #0
 80141ec:	4690      	mov	r8, r2
 80141ee:	dd07      	ble.n	8014200 <_printf_float+0x2dc>
 80141f0:	4613      	mov	r3, r2
 80141f2:	4659      	mov	r1, fp
 80141f4:	463a      	mov	r2, r7
 80141f6:	4628      	mov	r0, r5
 80141f8:	47b0      	blx	r6
 80141fa:	3001      	adds	r0, #1
 80141fc:	f43f aee9 	beq.w	8013fd2 <_printf_float+0xae>
 8014200:	f104 031a 	add.w	r3, r4, #26
 8014204:	f04f 0a00 	mov.w	sl, #0
 8014208:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 801420c:	930b      	str	r3, [sp, #44]	; 0x2c
 801420e:	e015      	b.n	801423c <_printf_float+0x318>
 8014210:	7fefffff 	.word	0x7fefffff
 8014214:	08017a6c 	.word	0x08017a6c
 8014218:	08017a68 	.word	0x08017a68
 801421c:	08017a74 	.word	0x08017a74
 8014220:	08017a70 	.word	0x08017a70
 8014224:	08017a78 	.word	0x08017a78
 8014228:	2301      	movs	r3, #1
 801422a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801422c:	4659      	mov	r1, fp
 801422e:	4628      	mov	r0, r5
 8014230:	47b0      	blx	r6
 8014232:	3001      	adds	r0, #1
 8014234:	f43f aecd 	beq.w	8013fd2 <_printf_float+0xae>
 8014238:	f10a 0a01 	add.w	sl, sl, #1
 801423c:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 8014240:	eba9 0308 	sub.w	r3, r9, r8
 8014244:	4553      	cmp	r3, sl
 8014246:	dcef      	bgt.n	8014228 <_printf_float+0x304>
 8014248:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801424c:	429a      	cmp	r2, r3
 801424e:	444f      	add	r7, r9
 8014250:	db14      	blt.n	801427c <_printf_float+0x358>
 8014252:	6823      	ldr	r3, [r4, #0]
 8014254:	07da      	lsls	r2, r3, #31
 8014256:	d411      	bmi.n	801427c <_printf_float+0x358>
 8014258:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801425a:	990d      	ldr	r1, [sp, #52]	; 0x34
 801425c:	eba3 0209 	sub.w	r2, r3, r9
 8014260:	eba3 0901 	sub.w	r9, r3, r1
 8014264:	4591      	cmp	r9, r2
 8014266:	bfa8      	it	ge
 8014268:	4691      	movge	r9, r2
 801426a:	f1b9 0f00 	cmp.w	r9, #0
 801426e:	dc0d      	bgt.n	801428c <_printf_float+0x368>
 8014270:	2700      	movs	r7, #0
 8014272:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8014276:	f104 081a 	add.w	r8, r4, #26
 801427a:	e018      	b.n	80142ae <_printf_float+0x38a>
 801427c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8014280:	4659      	mov	r1, fp
 8014282:	4628      	mov	r0, r5
 8014284:	47b0      	blx	r6
 8014286:	3001      	adds	r0, #1
 8014288:	d1e6      	bne.n	8014258 <_printf_float+0x334>
 801428a:	e6a2      	b.n	8013fd2 <_printf_float+0xae>
 801428c:	464b      	mov	r3, r9
 801428e:	463a      	mov	r2, r7
 8014290:	4659      	mov	r1, fp
 8014292:	4628      	mov	r0, r5
 8014294:	47b0      	blx	r6
 8014296:	3001      	adds	r0, #1
 8014298:	d1ea      	bne.n	8014270 <_printf_float+0x34c>
 801429a:	e69a      	b.n	8013fd2 <_printf_float+0xae>
 801429c:	2301      	movs	r3, #1
 801429e:	4642      	mov	r2, r8
 80142a0:	4659      	mov	r1, fp
 80142a2:	4628      	mov	r0, r5
 80142a4:	47b0      	blx	r6
 80142a6:	3001      	adds	r0, #1
 80142a8:	f43f ae93 	beq.w	8013fd2 <_printf_float+0xae>
 80142ac:	3701      	adds	r7, #1
 80142ae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80142b2:	1a9b      	subs	r3, r3, r2
 80142b4:	eba3 0309 	sub.w	r3, r3, r9
 80142b8:	42bb      	cmp	r3, r7
 80142ba:	dcef      	bgt.n	801429c <_printf_float+0x378>
 80142bc:	e74d      	b.n	801415a <_printf_float+0x236>
 80142be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80142c0:	2a01      	cmp	r2, #1
 80142c2:	dc01      	bgt.n	80142c8 <_printf_float+0x3a4>
 80142c4:	07db      	lsls	r3, r3, #31
 80142c6:	d538      	bpl.n	801433a <_printf_float+0x416>
 80142c8:	2301      	movs	r3, #1
 80142ca:	463a      	mov	r2, r7
 80142cc:	4659      	mov	r1, fp
 80142ce:	4628      	mov	r0, r5
 80142d0:	47b0      	blx	r6
 80142d2:	3001      	adds	r0, #1
 80142d4:	f43f ae7d 	beq.w	8013fd2 <_printf_float+0xae>
 80142d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80142dc:	4659      	mov	r1, fp
 80142de:	4628      	mov	r0, r5
 80142e0:	47b0      	blx	r6
 80142e2:	3001      	adds	r0, #1
 80142e4:	f107 0701 	add.w	r7, r7, #1
 80142e8:	f43f ae73 	beq.w	8013fd2 <_printf_float+0xae>
 80142ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80142f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80142f2:	2200      	movs	r2, #0
 80142f4:	f103 38ff 	add.w	r8, r3, #4294967295
 80142f8:	2300      	movs	r3, #0
 80142fa:	f7ec fb91 	bl	8000a20 <__aeabi_dcmpeq>
 80142fe:	b9c0      	cbnz	r0, 8014332 <_printf_float+0x40e>
 8014300:	4643      	mov	r3, r8
 8014302:	463a      	mov	r2, r7
 8014304:	4659      	mov	r1, fp
 8014306:	4628      	mov	r0, r5
 8014308:	47b0      	blx	r6
 801430a:	3001      	adds	r0, #1
 801430c:	d10d      	bne.n	801432a <_printf_float+0x406>
 801430e:	e660      	b.n	8013fd2 <_printf_float+0xae>
 8014310:	2301      	movs	r3, #1
 8014312:	4642      	mov	r2, r8
 8014314:	4659      	mov	r1, fp
 8014316:	4628      	mov	r0, r5
 8014318:	47b0      	blx	r6
 801431a:	3001      	adds	r0, #1
 801431c:	f43f ae59 	beq.w	8013fd2 <_printf_float+0xae>
 8014320:	3701      	adds	r7, #1
 8014322:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014324:	3b01      	subs	r3, #1
 8014326:	42bb      	cmp	r3, r7
 8014328:	dcf2      	bgt.n	8014310 <_printf_float+0x3ec>
 801432a:	464b      	mov	r3, r9
 801432c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8014330:	e6e4      	b.n	80140fc <_printf_float+0x1d8>
 8014332:	2700      	movs	r7, #0
 8014334:	f104 081a 	add.w	r8, r4, #26
 8014338:	e7f3      	b.n	8014322 <_printf_float+0x3fe>
 801433a:	2301      	movs	r3, #1
 801433c:	e7e1      	b.n	8014302 <_printf_float+0x3de>
 801433e:	2301      	movs	r3, #1
 8014340:	4642      	mov	r2, r8
 8014342:	4659      	mov	r1, fp
 8014344:	4628      	mov	r0, r5
 8014346:	47b0      	blx	r6
 8014348:	3001      	adds	r0, #1
 801434a:	f43f ae42 	beq.w	8013fd2 <_printf_float+0xae>
 801434e:	3701      	adds	r7, #1
 8014350:	68e3      	ldr	r3, [r4, #12]
 8014352:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8014354:	1a9b      	subs	r3, r3, r2
 8014356:	42bb      	cmp	r3, r7
 8014358:	dcf1      	bgt.n	801433e <_printf_float+0x41a>
 801435a:	e702      	b.n	8014162 <_printf_float+0x23e>
 801435c:	2700      	movs	r7, #0
 801435e:	f104 0819 	add.w	r8, r4, #25
 8014362:	e7f5      	b.n	8014350 <_printf_float+0x42c>
 8014364:	2b00      	cmp	r3, #0
 8014366:	f43f ae94 	beq.w	8014092 <_printf_float+0x16e>
 801436a:	f04f 0c00 	mov.w	ip, #0
 801436e:	e9cd 1c05 	strd	r1, ip, [sp, #20]
 8014372:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8014376:	6022      	str	r2, [r4, #0]
 8014378:	e9cd 0803 	strd	r0, r8, [sp, #12]
 801437c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8014380:	9300      	str	r3, [sp, #0]
 8014382:	463a      	mov	r2, r7
 8014384:	464b      	mov	r3, r9
 8014386:	4628      	mov	r0, r5
 8014388:	f7ff fd3a 	bl	8013e00 <__cvt>
 801438c:	4607      	mov	r7, r0
 801438e:	e64f      	b.n	8014030 <_printf_float+0x10c>

08014390 <_printf_common>:
 8014390:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014394:	4691      	mov	r9, r2
 8014396:	461f      	mov	r7, r3
 8014398:	688a      	ldr	r2, [r1, #8]
 801439a:	690b      	ldr	r3, [r1, #16]
 801439c:	4606      	mov	r6, r0
 801439e:	4293      	cmp	r3, r2
 80143a0:	bfb8      	it	lt
 80143a2:	4613      	movlt	r3, r2
 80143a4:	f8c9 3000 	str.w	r3, [r9]
 80143a8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80143ac:	460c      	mov	r4, r1
 80143ae:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80143b2:	b112      	cbz	r2, 80143ba <_printf_common+0x2a>
 80143b4:	3301      	adds	r3, #1
 80143b6:	f8c9 3000 	str.w	r3, [r9]
 80143ba:	6823      	ldr	r3, [r4, #0]
 80143bc:	0699      	lsls	r1, r3, #26
 80143be:	bf42      	ittt	mi
 80143c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80143c4:	3302      	addmi	r3, #2
 80143c6:	f8c9 3000 	strmi.w	r3, [r9]
 80143ca:	6825      	ldr	r5, [r4, #0]
 80143cc:	f015 0506 	ands.w	r5, r5, #6
 80143d0:	d107      	bne.n	80143e2 <_printf_common+0x52>
 80143d2:	f104 0a19 	add.w	sl, r4, #25
 80143d6:	68e3      	ldr	r3, [r4, #12]
 80143d8:	f8d9 2000 	ldr.w	r2, [r9]
 80143dc:	1a9b      	subs	r3, r3, r2
 80143de:	42ab      	cmp	r3, r5
 80143e0:	dc29      	bgt.n	8014436 <_printf_common+0xa6>
 80143e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80143e6:	6822      	ldr	r2, [r4, #0]
 80143e8:	3300      	adds	r3, #0
 80143ea:	bf18      	it	ne
 80143ec:	2301      	movne	r3, #1
 80143ee:	0692      	lsls	r2, r2, #26
 80143f0:	d42e      	bmi.n	8014450 <_printf_common+0xc0>
 80143f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80143f6:	4639      	mov	r1, r7
 80143f8:	4630      	mov	r0, r6
 80143fa:	47c0      	blx	r8
 80143fc:	3001      	adds	r0, #1
 80143fe:	d021      	beq.n	8014444 <_printf_common+0xb4>
 8014400:	6823      	ldr	r3, [r4, #0]
 8014402:	68e5      	ldr	r5, [r4, #12]
 8014404:	f003 0306 	and.w	r3, r3, #6
 8014408:	2b04      	cmp	r3, #4
 801440a:	bf18      	it	ne
 801440c:	2500      	movne	r5, #0
 801440e:	f8d9 2000 	ldr.w	r2, [r9]
 8014412:	f04f 0900 	mov.w	r9, #0
 8014416:	bf08      	it	eq
 8014418:	1aad      	subeq	r5, r5, r2
 801441a:	68a3      	ldr	r3, [r4, #8]
 801441c:	6922      	ldr	r2, [r4, #16]
 801441e:	bf08      	it	eq
 8014420:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8014424:	4293      	cmp	r3, r2
 8014426:	bfc4      	itt	gt
 8014428:	1a9b      	subgt	r3, r3, r2
 801442a:	18ed      	addgt	r5, r5, r3
 801442c:	341a      	adds	r4, #26
 801442e:	454d      	cmp	r5, r9
 8014430:	d11a      	bne.n	8014468 <_printf_common+0xd8>
 8014432:	2000      	movs	r0, #0
 8014434:	e008      	b.n	8014448 <_printf_common+0xb8>
 8014436:	2301      	movs	r3, #1
 8014438:	4652      	mov	r2, sl
 801443a:	4639      	mov	r1, r7
 801443c:	4630      	mov	r0, r6
 801443e:	47c0      	blx	r8
 8014440:	3001      	adds	r0, #1
 8014442:	d103      	bne.n	801444c <_printf_common+0xbc>
 8014444:	f04f 30ff 	mov.w	r0, #4294967295
 8014448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801444c:	3501      	adds	r5, #1
 801444e:	e7c2      	b.n	80143d6 <_printf_common+0x46>
 8014450:	2030      	movs	r0, #48	; 0x30
 8014452:	18e1      	adds	r1, r4, r3
 8014454:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014458:	1c5a      	adds	r2, r3, #1
 801445a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801445e:	4422      	add	r2, r4
 8014460:	3302      	adds	r3, #2
 8014462:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8014466:	e7c4      	b.n	80143f2 <_printf_common+0x62>
 8014468:	2301      	movs	r3, #1
 801446a:	4622      	mov	r2, r4
 801446c:	4639      	mov	r1, r7
 801446e:	4630      	mov	r0, r6
 8014470:	47c0      	blx	r8
 8014472:	3001      	adds	r0, #1
 8014474:	d0e6      	beq.n	8014444 <_printf_common+0xb4>
 8014476:	f109 0901 	add.w	r9, r9, #1
 801447a:	e7d8      	b.n	801442e <_printf_common+0x9e>

0801447c <_printf_i>:
 801447c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014480:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8014484:	460c      	mov	r4, r1
 8014486:	7e09      	ldrb	r1, [r1, #24]
 8014488:	b085      	sub	sp, #20
 801448a:	296e      	cmp	r1, #110	; 0x6e
 801448c:	4617      	mov	r7, r2
 801448e:	4606      	mov	r6, r0
 8014490:	4698      	mov	r8, r3
 8014492:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014494:	f000 80b3 	beq.w	80145fe <_printf_i+0x182>
 8014498:	d822      	bhi.n	80144e0 <_printf_i+0x64>
 801449a:	2963      	cmp	r1, #99	; 0x63
 801449c:	d036      	beq.n	801450c <_printf_i+0x90>
 801449e:	d80a      	bhi.n	80144b6 <_printf_i+0x3a>
 80144a0:	2900      	cmp	r1, #0
 80144a2:	f000 80b9 	beq.w	8014618 <_printf_i+0x19c>
 80144a6:	2958      	cmp	r1, #88	; 0x58
 80144a8:	f000 8083 	beq.w	80145b2 <_printf_i+0x136>
 80144ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80144b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80144b4:	e032      	b.n	801451c <_printf_i+0xa0>
 80144b6:	2964      	cmp	r1, #100	; 0x64
 80144b8:	d001      	beq.n	80144be <_printf_i+0x42>
 80144ba:	2969      	cmp	r1, #105	; 0x69
 80144bc:	d1f6      	bne.n	80144ac <_printf_i+0x30>
 80144be:	6820      	ldr	r0, [r4, #0]
 80144c0:	6813      	ldr	r3, [r2, #0]
 80144c2:	0605      	lsls	r5, r0, #24
 80144c4:	f103 0104 	add.w	r1, r3, #4
 80144c8:	d52a      	bpl.n	8014520 <_printf_i+0xa4>
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	6011      	str	r1, [r2, #0]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	da03      	bge.n	80144da <_printf_i+0x5e>
 80144d2:	222d      	movs	r2, #45	; 0x2d
 80144d4:	425b      	negs	r3, r3
 80144d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80144da:	486f      	ldr	r0, [pc, #444]	; (8014698 <_printf_i+0x21c>)
 80144dc:	220a      	movs	r2, #10
 80144de:	e039      	b.n	8014554 <_printf_i+0xd8>
 80144e0:	2973      	cmp	r1, #115	; 0x73
 80144e2:	f000 809d 	beq.w	8014620 <_printf_i+0x1a4>
 80144e6:	d808      	bhi.n	80144fa <_printf_i+0x7e>
 80144e8:	296f      	cmp	r1, #111	; 0x6f
 80144ea:	d020      	beq.n	801452e <_printf_i+0xb2>
 80144ec:	2970      	cmp	r1, #112	; 0x70
 80144ee:	d1dd      	bne.n	80144ac <_printf_i+0x30>
 80144f0:	6823      	ldr	r3, [r4, #0]
 80144f2:	f043 0320 	orr.w	r3, r3, #32
 80144f6:	6023      	str	r3, [r4, #0]
 80144f8:	e003      	b.n	8014502 <_printf_i+0x86>
 80144fa:	2975      	cmp	r1, #117	; 0x75
 80144fc:	d017      	beq.n	801452e <_printf_i+0xb2>
 80144fe:	2978      	cmp	r1, #120	; 0x78
 8014500:	d1d4      	bne.n	80144ac <_printf_i+0x30>
 8014502:	2378      	movs	r3, #120	; 0x78
 8014504:	4865      	ldr	r0, [pc, #404]	; (801469c <_printf_i+0x220>)
 8014506:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801450a:	e055      	b.n	80145b8 <_printf_i+0x13c>
 801450c:	6813      	ldr	r3, [r2, #0]
 801450e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014512:	1d19      	adds	r1, r3, #4
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	6011      	str	r1, [r2, #0]
 8014518:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801451c:	2301      	movs	r3, #1
 801451e:	e08c      	b.n	801463a <_printf_i+0x1be>
 8014520:	681b      	ldr	r3, [r3, #0]
 8014522:	f010 0f40 	tst.w	r0, #64	; 0x40
 8014526:	6011      	str	r1, [r2, #0]
 8014528:	bf18      	it	ne
 801452a:	b21b      	sxthne	r3, r3
 801452c:	e7cf      	b.n	80144ce <_printf_i+0x52>
 801452e:	6813      	ldr	r3, [r2, #0]
 8014530:	6825      	ldr	r5, [r4, #0]
 8014532:	1d18      	adds	r0, r3, #4
 8014534:	6010      	str	r0, [r2, #0]
 8014536:	0628      	lsls	r0, r5, #24
 8014538:	d501      	bpl.n	801453e <_printf_i+0xc2>
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	e002      	b.n	8014544 <_printf_i+0xc8>
 801453e:	0668      	lsls	r0, r5, #25
 8014540:	d5fb      	bpl.n	801453a <_printf_i+0xbe>
 8014542:	881b      	ldrh	r3, [r3, #0]
 8014544:	296f      	cmp	r1, #111	; 0x6f
 8014546:	bf14      	ite	ne
 8014548:	220a      	movne	r2, #10
 801454a:	2208      	moveq	r2, #8
 801454c:	4852      	ldr	r0, [pc, #328]	; (8014698 <_printf_i+0x21c>)
 801454e:	2100      	movs	r1, #0
 8014550:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8014554:	6865      	ldr	r5, [r4, #4]
 8014556:	2d00      	cmp	r5, #0
 8014558:	60a5      	str	r5, [r4, #8]
 801455a:	f2c0 8095 	blt.w	8014688 <_printf_i+0x20c>
 801455e:	6821      	ldr	r1, [r4, #0]
 8014560:	f021 0104 	bic.w	r1, r1, #4
 8014564:	6021      	str	r1, [r4, #0]
 8014566:	2b00      	cmp	r3, #0
 8014568:	d13d      	bne.n	80145e6 <_printf_i+0x16a>
 801456a:	2d00      	cmp	r5, #0
 801456c:	f040 808e 	bne.w	801468c <_printf_i+0x210>
 8014570:	4665      	mov	r5, ip
 8014572:	2a08      	cmp	r2, #8
 8014574:	d10b      	bne.n	801458e <_printf_i+0x112>
 8014576:	6823      	ldr	r3, [r4, #0]
 8014578:	07db      	lsls	r3, r3, #31
 801457a:	d508      	bpl.n	801458e <_printf_i+0x112>
 801457c:	6923      	ldr	r3, [r4, #16]
 801457e:	6862      	ldr	r2, [r4, #4]
 8014580:	429a      	cmp	r2, r3
 8014582:	bfde      	ittt	le
 8014584:	2330      	movle	r3, #48	; 0x30
 8014586:	f805 3c01 	strble.w	r3, [r5, #-1]
 801458a:	f105 35ff 	addle.w	r5, r5, #4294967295
 801458e:	ebac 0305 	sub.w	r3, ip, r5
 8014592:	6123      	str	r3, [r4, #16]
 8014594:	f8cd 8000 	str.w	r8, [sp]
 8014598:	463b      	mov	r3, r7
 801459a:	aa03      	add	r2, sp, #12
 801459c:	4621      	mov	r1, r4
 801459e:	4630      	mov	r0, r6
 80145a0:	f7ff fef6 	bl	8014390 <_printf_common>
 80145a4:	3001      	adds	r0, #1
 80145a6:	d14d      	bne.n	8014644 <_printf_i+0x1c8>
 80145a8:	f04f 30ff 	mov.w	r0, #4294967295
 80145ac:	b005      	add	sp, #20
 80145ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80145b2:	4839      	ldr	r0, [pc, #228]	; (8014698 <_printf_i+0x21c>)
 80145b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80145b8:	6813      	ldr	r3, [r2, #0]
 80145ba:	6821      	ldr	r1, [r4, #0]
 80145bc:	1d1d      	adds	r5, r3, #4
 80145be:	681b      	ldr	r3, [r3, #0]
 80145c0:	6015      	str	r5, [r2, #0]
 80145c2:	060a      	lsls	r2, r1, #24
 80145c4:	d50b      	bpl.n	80145de <_printf_i+0x162>
 80145c6:	07ca      	lsls	r2, r1, #31
 80145c8:	bf44      	itt	mi
 80145ca:	f041 0120 	orrmi.w	r1, r1, #32
 80145ce:	6021      	strmi	r1, [r4, #0]
 80145d0:	b91b      	cbnz	r3, 80145da <_printf_i+0x15e>
 80145d2:	6822      	ldr	r2, [r4, #0]
 80145d4:	f022 0220 	bic.w	r2, r2, #32
 80145d8:	6022      	str	r2, [r4, #0]
 80145da:	2210      	movs	r2, #16
 80145dc:	e7b7      	b.n	801454e <_printf_i+0xd2>
 80145de:	064d      	lsls	r5, r1, #25
 80145e0:	bf48      	it	mi
 80145e2:	b29b      	uxthmi	r3, r3
 80145e4:	e7ef      	b.n	80145c6 <_printf_i+0x14a>
 80145e6:	4665      	mov	r5, ip
 80145e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80145ec:	fb02 3311 	mls	r3, r2, r1, r3
 80145f0:	5cc3      	ldrb	r3, [r0, r3]
 80145f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80145f6:	460b      	mov	r3, r1
 80145f8:	2900      	cmp	r1, #0
 80145fa:	d1f5      	bne.n	80145e8 <_printf_i+0x16c>
 80145fc:	e7b9      	b.n	8014572 <_printf_i+0xf6>
 80145fe:	6813      	ldr	r3, [r2, #0]
 8014600:	6825      	ldr	r5, [r4, #0]
 8014602:	1d18      	adds	r0, r3, #4
 8014604:	6961      	ldr	r1, [r4, #20]
 8014606:	6010      	str	r0, [r2, #0]
 8014608:	0628      	lsls	r0, r5, #24
 801460a:	681b      	ldr	r3, [r3, #0]
 801460c:	d501      	bpl.n	8014612 <_printf_i+0x196>
 801460e:	6019      	str	r1, [r3, #0]
 8014610:	e002      	b.n	8014618 <_printf_i+0x19c>
 8014612:	066a      	lsls	r2, r5, #25
 8014614:	d5fb      	bpl.n	801460e <_printf_i+0x192>
 8014616:	8019      	strh	r1, [r3, #0]
 8014618:	2300      	movs	r3, #0
 801461a:	4665      	mov	r5, ip
 801461c:	6123      	str	r3, [r4, #16]
 801461e:	e7b9      	b.n	8014594 <_printf_i+0x118>
 8014620:	6813      	ldr	r3, [r2, #0]
 8014622:	1d19      	adds	r1, r3, #4
 8014624:	6011      	str	r1, [r2, #0]
 8014626:	681d      	ldr	r5, [r3, #0]
 8014628:	6862      	ldr	r2, [r4, #4]
 801462a:	2100      	movs	r1, #0
 801462c:	4628      	mov	r0, r5
 801462e:	f001 f841 	bl	80156b4 <memchr>
 8014632:	b108      	cbz	r0, 8014638 <_printf_i+0x1bc>
 8014634:	1b40      	subs	r0, r0, r5
 8014636:	6060      	str	r0, [r4, #4]
 8014638:	6863      	ldr	r3, [r4, #4]
 801463a:	6123      	str	r3, [r4, #16]
 801463c:	2300      	movs	r3, #0
 801463e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8014642:	e7a7      	b.n	8014594 <_printf_i+0x118>
 8014644:	6923      	ldr	r3, [r4, #16]
 8014646:	462a      	mov	r2, r5
 8014648:	4639      	mov	r1, r7
 801464a:	4630      	mov	r0, r6
 801464c:	47c0      	blx	r8
 801464e:	3001      	adds	r0, #1
 8014650:	d0aa      	beq.n	80145a8 <_printf_i+0x12c>
 8014652:	6823      	ldr	r3, [r4, #0]
 8014654:	079b      	lsls	r3, r3, #30
 8014656:	d413      	bmi.n	8014680 <_printf_i+0x204>
 8014658:	68e0      	ldr	r0, [r4, #12]
 801465a:	9b03      	ldr	r3, [sp, #12]
 801465c:	4298      	cmp	r0, r3
 801465e:	bfb8      	it	lt
 8014660:	4618      	movlt	r0, r3
 8014662:	e7a3      	b.n	80145ac <_printf_i+0x130>
 8014664:	2301      	movs	r3, #1
 8014666:	464a      	mov	r2, r9
 8014668:	4639      	mov	r1, r7
 801466a:	4630      	mov	r0, r6
 801466c:	47c0      	blx	r8
 801466e:	3001      	adds	r0, #1
 8014670:	d09a      	beq.n	80145a8 <_printf_i+0x12c>
 8014672:	3501      	adds	r5, #1
 8014674:	68e3      	ldr	r3, [r4, #12]
 8014676:	9a03      	ldr	r2, [sp, #12]
 8014678:	1a9b      	subs	r3, r3, r2
 801467a:	42ab      	cmp	r3, r5
 801467c:	dcf2      	bgt.n	8014664 <_printf_i+0x1e8>
 801467e:	e7eb      	b.n	8014658 <_printf_i+0x1dc>
 8014680:	2500      	movs	r5, #0
 8014682:	f104 0919 	add.w	r9, r4, #25
 8014686:	e7f5      	b.n	8014674 <_printf_i+0x1f8>
 8014688:	2b00      	cmp	r3, #0
 801468a:	d1ac      	bne.n	80145e6 <_printf_i+0x16a>
 801468c:	7803      	ldrb	r3, [r0, #0]
 801468e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8014692:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014696:	e76c      	b.n	8014572 <_printf_i+0xf6>
 8014698:	08017a7a 	.word	0x08017a7a
 801469c:	08017a8b 	.word	0x08017a8b

080146a0 <iprintf>:
 80146a0:	b40f      	push	{r0, r1, r2, r3}
 80146a2:	4b0a      	ldr	r3, [pc, #40]	; (80146cc <iprintf+0x2c>)
 80146a4:	b513      	push	{r0, r1, r4, lr}
 80146a6:	681c      	ldr	r4, [r3, #0]
 80146a8:	b124      	cbz	r4, 80146b4 <iprintf+0x14>
 80146aa:	69a3      	ldr	r3, [r4, #24]
 80146ac:	b913      	cbnz	r3, 80146b4 <iprintf+0x14>
 80146ae:	4620      	mov	r0, r4
 80146b0:	f000 ff52 	bl	8015558 <__sinit>
 80146b4:	ab05      	add	r3, sp, #20
 80146b6:	9a04      	ldr	r2, [sp, #16]
 80146b8:	68a1      	ldr	r1, [r4, #8]
 80146ba:	4620      	mov	r0, r4
 80146bc:	9301      	str	r3, [sp, #4]
 80146be:	f001 fc6d 	bl	8015f9c <_vfiprintf_r>
 80146c2:	b002      	add	sp, #8
 80146c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80146c8:	b004      	add	sp, #16
 80146ca:	4770      	bx	lr
 80146cc:	2000026c 	.word	0x2000026c

080146d0 <_sbrk_r>:
 80146d0:	b538      	push	{r3, r4, r5, lr}
 80146d2:	2300      	movs	r3, #0
 80146d4:	4c05      	ldr	r4, [pc, #20]	; (80146ec <_sbrk_r+0x1c>)
 80146d6:	4605      	mov	r5, r0
 80146d8:	4608      	mov	r0, r1
 80146da:	6023      	str	r3, [r4, #0]
 80146dc:	f7ed ffd4 	bl	8002688 <_sbrk>
 80146e0:	1c43      	adds	r3, r0, #1
 80146e2:	d102      	bne.n	80146ea <_sbrk_r+0x1a>
 80146e4:	6823      	ldr	r3, [r4, #0]
 80146e6:	b103      	cbz	r3, 80146ea <_sbrk_r+0x1a>
 80146e8:	602b      	str	r3, [r5, #0]
 80146ea:	bd38      	pop	{r3, r4, r5, pc}
 80146ec:	200082e4 	.word	0x200082e4

080146f0 <siprintf>:
 80146f0:	b40e      	push	{r1, r2, r3}
 80146f2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80146f6:	b500      	push	{lr}
 80146f8:	b09c      	sub	sp, #112	; 0x70
 80146fa:	ab1d      	add	r3, sp, #116	; 0x74
 80146fc:	9002      	str	r0, [sp, #8]
 80146fe:	9006      	str	r0, [sp, #24]
 8014700:	9107      	str	r1, [sp, #28]
 8014702:	9104      	str	r1, [sp, #16]
 8014704:	4808      	ldr	r0, [pc, #32]	; (8014728 <siprintf+0x38>)
 8014706:	4909      	ldr	r1, [pc, #36]	; (801472c <siprintf+0x3c>)
 8014708:	f853 2b04 	ldr.w	r2, [r3], #4
 801470c:	9105      	str	r1, [sp, #20]
 801470e:	6800      	ldr	r0, [r0, #0]
 8014710:	a902      	add	r1, sp, #8
 8014712:	9301      	str	r3, [sp, #4]
 8014714:	f001 fb22 	bl	8015d5c <_svfiprintf_r>
 8014718:	2200      	movs	r2, #0
 801471a:	9b02      	ldr	r3, [sp, #8]
 801471c:	701a      	strb	r2, [r3, #0]
 801471e:	b01c      	add	sp, #112	; 0x70
 8014720:	f85d eb04 	ldr.w	lr, [sp], #4
 8014724:	b003      	add	sp, #12
 8014726:	4770      	bx	lr
 8014728:	2000026c 	.word	0x2000026c
 801472c:	ffff0208 	.word	0xffff0208

08014730 <_strtol_l.isra.0>:
 8014730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014734:	4680      	mov	r8, r0
 8014736:	4689      	mov	r9, r1
 8014738:	4692      	mov	sl, r2
 801473a:	461e      	mov	r6, r3
 801473c:	460f      	mov	r7, r1
 801473e:	463d      	mov	r5, r7
 8014740:	9808      	ldr	r0, [sp, #32]
 8014742:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014746:	f000 ff91 	bl	801566c <__locale_ctype_ptr_l>
 801474a:	4420      	add	r0, r4
 801474c:	7843      	ldrb	r3, [r0, #1]
 801474e:	f013 0308 	ands.w	r3, r3, #8
 8014752:	d132      	bne.n	80147ba <_strtol_l.isra.0+0x8a>
 8014754:	2c2d      	cmp	r4, #45	; 0x2d
 8014756:	d132      	bne.n	80147be <_strtol_l.isra.0+0x8e>
 8014758:	2201      	movs	r2, #1
 801475a:	787c      	ldrb	r4, [r7, #1]
 801475c:	1cbd      	adds	r5, r7, #2
 801475e:	2e00      	cmp	r6, #0
 8014760:	d05d      	beq.n	801481e <_strtol_l.isra.0+0xee>
 8014762:	2e10      	cmp	r6, #16
 8014764:	d109      	bne.n	801477a <_strtol_l.isra.0+0x4a>
 8014766:	2c30      	cmp	r4, #48	; 0x30
 8014768:	d107      	bne.n	801477a <_strtol_l.isra.0+0x4a>
 801476a:	782b      	ldrb	r3, [r5, #0]
 801476c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014770:	2b58      	cmp	r3, #88	; 0x58
 8014772:	d14f      	bne.n	8014814 <_strtol_l.isra.0+0xe4>
 8014774:	2610      	movs	r6, #16
 8014776:	786c      	ldrb	r4, [r5, #1]
 8014778:	3502      	adds	r5, #2
 801477a:	2a00      	cmp	r2, #0
 801477c:	bf14      	ite	ne
 801477e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8014782:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8014786:	2700      	movs	r7, #0
 8014788:	fbb1 fcf6 	udiv	ip, r1, r6
 801478c:	4638      	mov	r0, r7
 801478e:	fb06 1e1c 	mls	lr, r6, ip, r1
 8014792:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8014796:	2b09      	cmp	r3, #9
 8014798:	d817      	bhi.n	80147ca <_strtol_l.isra.0+0x9a>
 801479a:	461c      	mov	r4, r3
 801479c:	42a6      	cmp	r6, r4
 801479e:	dd23      	ble.n	80147e8 <_strtol_l.isra.0+0xb8>
 80147a0:	1c7b      	adds	r3, r7, #1
 80147a2:	d007      	beq.n	80147b4 <_strtol_l.isra.0+0x84>
 80147a4:	4584      	cmp	ip, r0
 80147a6:	d31c      	bcc.n	80147e2 <_strtol_l.isra.0+0xb2>
 80147a8:	d101      	bne.n	80147ae <_strtol_l.isra.0+0x7e>
 80147aa:	45a6      	cmp	lr, r4
 80147ac:	db19      	blt.n	80147e2 <_strtol_l.isra.0+0xb2>
 80147ae:	2701      	movs	r7, #1
 80147b0:	fb00 4006 	mla	r0, r0, r6, r4
 80147b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80147b8:	e7eb      	b.n	8014792 <_strtol_l.isra.0+0x62>
 80147ba:	462f      	mov	r7, r5
 80147bc:	e7bf      	b.n	801473e <_strtol_l.isra.0+0xe>
 80147be:	2c2b      	cmp	r4, #43	; 0x2b
 80147c0:	bf04      	itt	eq
 80147c2:	1cbd      	addeq	r5, r7, #2
 80147c4:	787c      	ldrbeq	r4, [r7, #1]
 80147c6:	461a      	mov	r2, r3
 80147c8:	e7c9      	b.n	801475e <_strtol_l.isra.0+0x2e>
 80147ca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 80147ce:	2b19      	cmp	r3, #25
 80147d0:	d801      	bhi.n	80147d6 <_strtol_l.isra.0+0xa6>
 80147d2:	3c37      	subs	r4, #55	; 0x37
 80147d4:	e7e2      	b.n	801479c <_strtol_l.isra.0+0x6c>
 80147d6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 80147da:	2b19      	cmp	r3, #25
 80147dc:	d804      	bhi.n	80147e8 <_strtol_l.isra.0+0xb8>
 80147de:	3c57      	subs	r4, #87	; 0x57
 80147e0:	e7dc      	b.n	801479c <_strtol_l.isra.0+0x6c>
 80147e2:	f04f 37ff 	mov.w	r7, #4294967295
 80147e6:	e7e5      	b.n	80147b4 <_strtol_l.isra.0+0x84>
 80147e8:	1c7b      	adds	r3, r7, #1
 80147ea:	d108      	bne.n	80147fe <_strtol_l.isra.0+0xce>
 80147ec:	2322      	movs	r3, #34	; 0x22
 80147ee:	4608      	mov	r0, r1
 80147f0:	f8c8 3000 	str.w	r3, [r8]
 80147f4:	f1ba 0f00 	cmp.w	sl, #0
 80147f8:	d107      	bne.n	801480a <_strtol_l.isra.0+0xda>
 80147fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80147fe:	b102      	cbz	r2, 8014802 <_strtol_l.isra.0+0xd2>
 8014800:	4240      	negs	r0, r0
 8014802:	f1ba 0f00 	cmp.w	sl, #0
 8014806:	d0f8      	beq.n	80147fa <_strtol_l.isra.0+0xca>
 8014808:	b10f      	cbz	r7, 801480e <_strtol_l.isra.0+0xde>
 801480a:	f105 39ff 	add.w	r9, r5, #4294967295
 801480e:	f8ca 9000 	str.w	r9, [sl]
 8014812:	e7f2      	b.n	80147fa <_strtol_l.isra.0+0xca>
 8014814:	2430      	movs	r4, #48	; 0x30
 8014816:	2e00      	cmp	r6, #0
 8014818:	d1af      	bne.n	801477a <_strtol_l.isra.0+0x4a>
 801481a:	2608      	movs	r6, #8
 801481c:	e7ad      	b.n	801477a <_strtol_l.isra.0+0x4a>
 801481e:	2c30      	cmp	r4, #48	; 0x30
 8014820:	d0a3      	beq.n	801476a <_strtol_l.isra.0+0x3a>
 8014822:	260a      	movs	r6, #10
 8014824:	e7a9      	b.n	801477a <_strtol_l.isra.0+0x4a>
	...

08014828 <strtol>:
 8014828:	4b08      	ldr	r3, [pc, #32]	; (801484c <strtol+0x24>)
 801482a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801482c:	681c      	ldr	r4, [r3, #0]
 801482e:	4d08      	ldr	r5, [pc, #32]	; (8014850 <strtol+0x28>)
 8014830:	6a23      	ldr	r3, [r4, #32]
 8014832:	2b00      	cmp	r3, #0
 8014834:	bf08      	it	eq
 8014836:	462b      	moveq	r3, r5
 8014838:	9300      	str	r3, [sp, #0]
 801483a:	4613      	mov	r3, r2
 801483c:	460a      	mov	r2, r1
 801483e:	4601      	mov	r1, r0
 8014840:	4620      	mov	r0, r4
 8014842:	f7ff ff75 	bl	8014730 <_strtol_l.isra.0>
 8014846:	b003      	add	sp, #12
 8014848:	bd30      	pop	{r4, r5, pc}
 801484a:	bf00      	nop
 801484c:	2000026c 	.word	0x2000026c
 8014850:	200002d0 	.word	0x200002d0

08014854 <quorem>:
 8014854:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014858:	6903      	ldr	r3, [r0, #16]
 801485a:	690c      	ldr	r4, [r1, #16]
 801485c:	4680      	mov	r8, r0
 801485e:	42a3      	cmp	r3, r4
 8014860:	f2c0 8084 	blt.w	801496c <quorem+0x118>
 8014864:	3c01      	subs	r4, #1
 8014866:	f101 0714 	add.w	r7, r1, #20
 801486a:	f100 0614 	add.w	r6, r0, #20
 801486e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8014872:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8014876:	3501      	adds	r5, #1
 8014878:	fbb0 f5f5 	udiv	r5, r0, r5
 801487c:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8014880:	eb06 030c 	add.w	r3, r6, ip
 8014884:	eb07 090c 	add.w	r9, r7, ip
 8014888:	9301      	str	r3, [sp, #4]
 801488a:	b39d      	cbz	r5, 80148f4 <quorem+0xa0>
 801488c:	f04f 0a00 	mov.w	sl, #0
 8014890:	4638      	mov	r0, r7
 8014892:	46b6      	mov	lr, r6
 8014894:	46d3      	mov	fp, sl
 8014896:	f850 2b04 	ldr.w	r2, [r0], #4
 801489a:	b293      	uxth	r3, r2
 801489c:	fb05 a303 	mla	r3, r5, r3, sl
 80148a0:	0c12      	lsrs	r2, r2, #16
 80148a2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80148a6:	fb05 a202 	mla	r2, r5, r2, sl
 80148aa:	b29b      	uxth	r3, r3
 80148ac:	ebab 0303 	sub.w	r3, fp, r3
 80148b0:	f8de b000 	ldr.w	fp, [lr]
 80148b4:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80148b8:	fa1f fb8b 	uxth.w	fp, fp
 80148bc:	445b      	add	r3, fp
 80148be:	fa1f fb82 	uxth.w	fp, r2
 80148c2:	f8de 2000 	ldr.w	r2, [lr]
 80148c6:	4581      	cmp	r9, r0
 80148c8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80148cc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80148d0:	b29b      	uxth	r3, r3
 80148d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80148d6:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80148da:	f84e 3b04 	str.w	r3, [lr], #4
 80148de:	d2da      	bcs.n	8014896 <quorem+0x42>
 80148e0:	f856 300c 	ldr.w	r3, [r6, ip]
 80148e4:	b933      	cbnz	r3, 80148f4 <quorem+0xa0>
 80148e6:	9b01      	ldr	r3, [sp, #4]
 80148e8:	3b04      	subs	r3, #4
 80148ea:	429e      	cmp	r6, r3
 80148ec:	461a      	mov	r2, r3
 80148ee:	d331      	bcc.n	8014954 <quorem+0x100>
 80148f0:	f8c8 4010 	str.w	r4, [r8, #16]
 80148f4:	4640      	mov	r0, r8
 80148f6:	f001 f901 	bl	8015afc <__mcmp>
 80148fa:	2800      	cmp	r0, #0
 80148fc:	db26      	blt.n	801494c <quorem+0xf8>
 80148fe:	4630      	mov	r0, r6
 8014900:	f04f 0c00 	mov.w	ip, #0
 8014904:	3501      	adds	r5, #1
 8014906:	f857 1b04 	ldr.w	r1, [r7], #4
 801490a:	f8d0 e000 	ldr.w	lr, [r0]
 801490e:	b28b      	uxth	r3, r1
 8014910:	ebac 0303 	sub.w	r3, ip, r3
 8014914:	fa1f f28e 	uxth.w	r2, lr
 8014918:	4413      	add	r3, r2
 801491a:	0c0a      	lsrs	r2, r1, #16
 801491c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8014920:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014924:	b29b      	uxth	r3, r3
 8014926:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801492a:	45b9      	cmp	r9, r7
 801492c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8014930:	f840 3b04 	str.w	r3, [r0], #4
 8014934:	d2e7      	bcs.n	8014906 <quorem+0xb2>
 8014936:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 801493a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 801493e:	b92a      	cbnz	r2, 801494c <quorem+0xf8>
 8014940:	3b04      	subs	r3, #4
 8014942:	429e      	cmp	r6, r3
 8014944:	461a      	mov	r2, r3
 8014946:	d30b      	bcc.n	8014960 <quorem+0x10c>
 8014948:	f8c8 4010 	str.w	r4, [r8, #16]
 801494c:	4628      	mov	r0, r5
 801494e:	b003      	add	sp, #12
 8014950:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014954:	6812      	ldr	r2, [r2, #0]
 8014956:	3b04      	subs	r3, #4
 8014958:	2a00      	cmp	r2, #0
 801495a:	d1c9      	bne.n	80148f0 <quorem+0x9c>
 801495c:	3c01      	subs	r4, #1
 801495e:	e7c4      	b.n	80148ea <quorem+0x96>
 8014960:	6812      	ldr	r2, [r2, #0]
 8014962:	3b04      	subs	r3, #4
 8014964:	2a00      	cmp	r2, #0
 8014966:	d1ef      	bne.n	8014948 <quorem+0xf4>
 8014968:	3c01      	subs	r4, #1
 801496a:	e7ea      	b.n	8014942 <quorem+0xee>
 801496c:	2000      	movs	r0, #0
 801496e:	e7ee      	b.n	801494e <quorem+0xfa>

08014970 <_dtoa_r>:
 8014970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014974:	4616      	mov	r6, r2
 8014976:	461f      	mov	r7, r3
 8014978:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801497a:	b095      	sub	sp, #84	; 0x54
 801497c:	4604      	mov	r4, r0
 801497e:	f8dd 8084 	ldr.w	r8, [sp, #132]	; 0x84
 8014982:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8014986:	b93d      	cbnz	r5, 8014998 <_dtoa_r+0x28>
 8014988:	2010      	movs	r0, #16
 801498a:	f7ff f961 	bl	8013c50 <malloc>
 801498e:	6260      	str	r0, [r4, #36]	; 0x24
 8014990:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014994:	6005      	str	r5, [r0, #0]
 8014996:	60c5      	str	r5, [r0, #12]
 8014998:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801499a:	6819      	ldr	r1, [r3, #0]
 801499c:	b151      	cbz	r1, 80149b4 <_dtoa_r+0x44>
 801499e:	685a      	ldr	r2, [r3, #4]
 80149a0:	2301      	movs	r3, #1
 80149a2:	4093      	lsls	r3, r2
 80149a4:	604a      	str	r2, [r1, #4]
 80149a6:	608b      	str	r3, [r1, #8]
 80149a8:	4620      	mov	r0, r4
 80149aa:	f000 fec7 	bl	801573c <_Bfree>
 80149ae:	2200      	movs	r2, #0
 80149b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80149b2:	601a      	str	r2, [r3, #0]
 80149b4:	1e3b      	subs	r3, r7, #0
 80149b6:	bfaf      	iteee	ge
 80149b8:	2300      	movge	r3, #0
 80149ba:	2201      	movlt	r2, #1
 80149bc:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80149c0:	9303      	strlt	r3, [sp, #12]
 80149c2:	bfac      	ite	ge
 80149c4:	f8c8 3000 	strge.w	r3, [r8]
 80149c8:	f8c8 2000 	strlt.w	r2, [r8]
 80149cc:	4bae      	ldr	r3, [pc, #696]	; (8014c88 <_dtoa_r+0x318>)
 80149ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80149d2:	ea33 0308 	bics.w	r3, r3, r8
 80149d6:	d11b      	bne.n	8014a10 <_dtoa_r+0xa0>
 80149d8:	f242 730f 	movw	r3, #9999	; 0x270f
 80149dc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80149de:	6013      	str	r3, [r2, #0]
 80149e0:	9b02      	ldr	r3, [sp, #8]
 80149e2:	b923      	cbnz	r3, 80149ee <_dtoa_r+0x7e>
 80149e4:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80149e8:	2800      	cmp	r0, #0
 80149ea:	f000 8545 	beq.w	8015478 <_dtoa_r+0xb08>
 80149ee:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80149f0:	b953      	cbnz	r3, 8014a08 <_dtoa_r+0x98>
 80149f2:	4ba6      	ldr	r3, [pc, #664]	; (8014c8c <_dtoa_r+0x31c>)
 80149f4:	e021      	b.n	8014a3a <_dtoa_r+0xca>
 80149f6:	4ba6      	ldr	r3, [pc, #664]	; (8014c90 <_dtoa_r+0x320>)
 80149f8:	9306      	str	r3, [sp, #24]
 80149fa:	3308      	adds	r3, #8
 80149fc:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80149fe:	6013      	str	r3, [r2, #0]
 8014a00:	9806      	ldr	r0, [sp, #24]
 8014a02:	b015      	add	sp, #84	; 0x54
 8014a04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014a08:	4ba0      	ldr	r3, [pc, #640]	; (8014c8c <_dtoa_r+0x31c>)
 8014a0a:	9306      	str	r3, [sp, #24]
 8014a0c:	3303      	adds	r3, #3
 8014a0e:	e7f5      	b.n	80149fc <_dtoa_r+0x8c>
 8014a10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014a14:	2200      	movs	r2, #0
 8014a16:	2300      	movs	r3, #0
 8014a18:	4630      	mov	r0, r6
 8014a1a:	4639      	mov	r1, r7
 8014a1c:	f7ec f800 	bl	8000a20 <__aeabi_dcmpeq>
 8014a20:	4682      	mov	sl, r0
 8014a22:	b160      	cbz	r0, 8014a3e <_dtoa_r+0xce>
 8014a24:	2301      	movs	r3, #1
 8014a26:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8014a28:	6013      	str	r3, [r2, #0]
 8014a2a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	f000 8520 	beq.w	8015472 <_dtoa_r+0xb02>
 8014a32:	4b98      	ldr	r3, [pc, #608]	; (8014c94 <_dtoa_r+0x324>)
 8014a34:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8014a36:	6013      	str	r3, [r2, #0]
 8014a38:	3b01      	subs	r3, #1
 8014a3a:	9306      	str	r3, [sp, #24]
 8014a3c:	e7e0      	b.n	8014a00 <_dtoa_r+0x90>
 8014a3e:	ab12      	add	r3, sp, #72	; 0x48
 8014a40:	9301      	str	r3, [sp, #4]
 8014a42:	ab13      	add	r3, sp, #76	; 0x4c
 8014a44:	9300      	str	r3, [sp, #0]
 8014a46:	4632      	mov	r2, r6
 8014a48:	463b      	mov	r3, r7
 8014a4a:	4620      	mov	r0, r4
 8014a4c:	f001 f8ce 	bl	8015bec <__d2b>
 8014a50:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8014a54:	4683      	mov	fp, r0
 8014a56:	2d00      	cmp	r5, #0
 8014a58:	d07d      	beq.n	8014b56 <_dtoa_r+0x1e6>
 8014a5a:	46b0      	mov	r8, r6
 8014a5c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8014a60:	f043 597f 	orr.w	r9, r3, #1069547520	; 0x3fc00000
 8014a64:	f449 1940 	orr.w	r9, r9, #3145728	; 0x300000
 8014a68:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8014a6c:	f8cd a040 	str.w	sl, [sp, #64]	; 0x40
 8014a70:	2200      	movs	r2, #0
 8014a72:	4b89      	ldr	r3, [pc, #548]	; (8014c98 <_dtoa_r+0x328>)
 8014a74:	4640      	mov	r0, r8
 8014a76:	4649      	mov	r1, r9
 8014a78:	f7eb fbb2 	bl	80001e0 <__aeabi_dsub>
 8014a7c:	a37c      	add	r3, pc, #496	; (adr r3, 8014c70 <_dtoa_r+0x300>)
 8014a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a82:	f7eb fd65 	bl	8000550 <__aeabi_dmul>
 8014a86:	a37c      	add	r3, pc, #496	; (adr r3, 8014c78 <_dtoa_r+0x308>)
 8014a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014a8c:	f7eb fbaa 	bl	80001e4 <__adddf3>
 8014a90:	4606      	mov	r6, r0
 8014a92:	4628      	mov	r0, r5
 8014a94:	460f      	mov	r7, r1
 8014a96:	f7eb fcf1 	bl	800047c <__aeabi_i2d>
 8014a9a:	a379      	add	r3, pc, #484	; (adr r3, 8014c80 <_dtoa_r+0x310>)
 8014a9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014aa0:	f7eb fd56 	bl	8000550 <__aeabi_dmul>
 8014aa4:	4602      	mov	r2, r0
 8014aa6:	460b      	mov	r3, r1
 8014aa8:	4630      	mov	r0, r6
 8014aaa:	4639      	mov	r1, r7
 8014aac:	f7eb fb9a 	bl	80001e4 <__adddf3>
 8014ab0:	4606      	mov	r6, r0
 8014ab2:	460f      	mov	r7, r1
 8014ab4:	f7eb fffc 	bl	8000ab0 <__aeabi_d2iz>
 8014ab8:	2200      	movs	r2, #0
 8014aba:	4682      	mov	sl, r0
 8014abc:	2300      	movs	r3, #0
 8014abe:	4630      	mov	r0, r6
 8014ac0:	4639      	mov	r1, r7
 8014ac2:	f7eb ffb7 	bl	8000a34 <__aeabi_dcmplt>
 8014ac6:	b148      	cbz	r0, 8014adc <_dtoa_r+0x16c>
 8014ac8:	4650      	mov	r0, sl
 8014aca:	f7eb fcd7 	bl	800047c <__aeabi_i2d>
 8014ace:	4632      	mov	r2, r6
 8014ad0:	463b      	mov	r3, r7
 8014ad2:	f7eb ffa5 	bl	8000a20 <__aeabi_dcmpeq>
 8014ad6:	b908      	cbnz	r0, 8014adc <_dtoa_r+0x16c>
 8014ad8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014adc:	f1ba 0f16 	cmp.w	sl, #22
 8014ae0:	d85a      	bhi.n	8014b98 <_dtoa_r+0x228>
 8014ae2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014ae6:	496d      	ldr	r1, [pc, #436]	; (8014c9c <_dtoa_r+0x32c>)
 8014ae8:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8014aec:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014af0:	f7eb ffbe 	bl	8000a70 <__aeabi_dcmpgt>
 8014af4:	2800      	cmp	r0, #0
 8014af6:	d051      	beq.n	8014b9c <_dtoa_r+0x22c>
 8014af8:	2300      	movs	r3, #0
 8014afa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8014afe:	930d      	str	r3, [sp, #52]	; 0x34
 8014b00:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8014b02:	1b5d      	subs	r5, r3, r5
 8014b04:	1e6b      	subs	r3, r5, #1
 8014b06:	9307      	str	r3, [sp, #28]
 8014b08:	bf43      	ittte	mi
 8014b0a:	2300      	movmi	r3, #0
 8014b0c:	f1c5 0901 	rsbmi	r9, r5, #1
 8014b10:	9307      	strmi	r3, [sp, #28]
 8014b12:	f04f 0900 	movpl.w	r9, #0
 8014b16:	f1ba 0f00 	cmp.w	sl, #0
 8014b1a:	db41      	blt.n	8014ba0 <_dtoa_r+0x230>
 8014b1c:	9b07      	ldr	r3, [sp, #28]
 8014b1e:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8014b22:	4453      	add	r3, sl
 8014b24:	9307      	str	r3, [sp, #28]
 8014b26:	2300      	movs	r3, #0
 8014b28:	9308      	str	r3, [sp, #32]
 8014b2a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b2c:	2b09      	cmp	r3, #9
 8014b2e:	f200 808f 	bhi.w	8014c50 <_dtoa_r+0x2e0>
 8014b32:	2b05      	cmp	r3, #5
 8014b34:	bfc4      	itt	gt
 8014b36:	3b04      	subgt	r3, #4
 8014b38:	931e      	strgt	r3, [sp, #120]	; 0x78
 8014b3a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8014b3c:	bfc8      	it	gt
 8014b3e:	2500      	movgt	r5, #0
 8014b40:	f1a3 0302 	sub.w	r3, r3, #2
 8014b44:	bfd8      	it	le
 8014b46:	2501      	movle	r5, #1
 8014b48:	2b03      	cmp	r3, #3
 8014b4a:	f200 808d 	bhi.w	8014c68 <_dtoa_r+0x2f8>
 8014b4e:	e8df f003 	tbb	[pc, r3]
 8014b52:	7d7b      	.short	0x7d7b
 8014b54:	6f2f      	.short	0x6f2f
 8014b56:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8014b5a:	441d      	add	r5, r3
 8014b5c:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8014b60:	2820      	cmp	r0, #32
 8014b62:	dd13      	ble.n	8014b8c <_dtoa_r+0x21c>
 8014b64:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8014b68:	9b02      	ldr	r3, [sp, #8]
 8014b6a:	fa08 f800 	lsl.w	r8, r8, r0
 8014b6e:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8014b72:	fa23 f000 	lsr.w	r0, r3, r0
 8014b76:	ea48 0000 	orr.w	r0, r8, r0
 8014b7a:	f7eb fc6f 	bl	800045c <__aeabi_ui2d>
 8014b7e:	2301      	movs	r3, #1
 8014b80:	4680      	mov	r8, r0
 8014b82:	f1a1 79f8 	sub.w	r9, r1, #32505856	; 0x1f00000
 8014b86:	3d01      	subs	r5, #1
 8014b88:	9310      	str	r3, [sp, #64]	; 0x40
 8014b8a:	e771      	b.n	8014a70 <_dtoa_r+0x100>
 8014b8c:	9b02      	ldr	r3, [sp, #8]
 8014b8e:	f1c0 0020 	rsb	r0, r0, #32
 8014b92:	fa03 f000 	lsl.w	r0, r3, r0
 8014b96:	e7f0      	b.n	8014b7a <_dtoa_r+0x20a>
 8014b98:	2301      	movs	r3, #1
 8014b9a:	e7b0      	b.n	8014afe <_dtoa_r+0x18e>
 8014b9c:	900d      	str	r0, [sp, #52]	; 0x34
 8014b9e:	e7af      	b.n	8014b00 <_dtoa_r+0x190>
 8014ba0:	f1ca 0300 	rsb	r3, sl, #0
 8014ba4:	9308      	str	r3, [sp, #32]
 8014ba6:	2300      	movs	r3, #0
 8014ba8:	eba9 090a 	sub.w	r9, r9, sl
 8014bac:	930c      	str	r3, [sp, #48]	; 0x30
 8014bae:	e7bc      	b.n	8014b2a <_dtoa_r+0x1ba>
 8014bb0:	2301      	movs	r3, #1
 8014bb2:	9309      	str	r3, [sp, #36]	; 0x24
 8014bb4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	dd74      	ble.n	8014ca4 <_dtoa_r+0x334>
 8014bba:	4698      	mov	r8, r3
 8014bbc:	9304      	str	r3, [sp, #16]
 8014bbe:	2200      	movs	r2, #0
 8014bc0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014bc2:	6072      	str	r2, [r6, #4]
 8014bc4:	2204      	movs	r2, #4
 8014bc6:	f102 0014 	add.w	r0, r2, #20
 8014bca:	4298      	cmp	r0, r3
 8014bcc:	6871      	ldr	r1, [r6, #4]
 8014bce:	d96e      	bls.n	8014cae <_dtoa_r+0x33e>
 8014bd0:	4620      	mov	r0, r4
 8014bd2:	f000 fd7f 	bl	80156d4 <_Balloc>
 8014bd6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014bd8:	6030      	str	r0, [r6, #0]
 8014bda:	681b      	ldr	r3, [r3, #0]
 8014bdc:	f1b8 0f0e 	cmp.w	r8, #14
 8014be0:	9306      	str	r3, [sp, #24]
 8014be2:	f200 80ed 	bhi.w	8014dc0 <_dtoa_r+0x450>
 8014be6:	2d00      	cmp	r5, #0
 8014be8:	f000 80ea 	beq.w	8014dc0 <_dtoa_r+0x450>
 8014bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bf0:	f1ba 0f00 	cmp.w	sl, #0
 8014bf4:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8014bf8:	dd77      	ble.n	8014cea <_dtoa_r+0x37a>
 8014bfa:	4a28      	ldr	r2, [pc, #160]	; (8014c9c <_dtoa_r+0x32c>)
 8014bfc:	f00a 030f 	and.w	r3, sl, #15
 8014c00:	ea4f 162a 	mov.w	r6, sl, asr #4
 8014c04:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8014c08:	06f0      	lsls	r0, r6, #27
 8014c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c0e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014c12:	d568      	bpl.n	8014ce6 <_dtoa_r+0x376>
 8014c14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014c18:	4b21      	ldr	r3, [pc, #132]	; (8014ca0 <_dtoa_r+0x330>)
 8014c1a:	2503      	movs	r5, #3
 8014c1c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014c20:	f7eb fdc0 	bl	80007a4 <__aeabi_ddiv>
 8014c24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c28:	f006 060f 	and.w	r6, r6, #15
 8014c2c:	4f1c      	ldr	r7, [pc, #112]	; (8014ca0 <_dtoa_r+0x330>)
 8014c2e:	e04f      	b.n	8014cd0 <_dtoa_r+0x360>
 8014c30:	2301      	movs	r3, #1
 8014c32:	9309      	str	r3, [sp, #36]	; 0x24
 8014c34:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014c36:	4453      	add	r3, sl
 8014c38:	f103 0801 	add.w	r8, r3, #1
 8014c3c:	9304      	str	r3, [sp, #16]
 8014c3e:	4643      	mov	r3, r8
 8014c40:	2b01      	cmp	r3, #1
 8014c42:	bfb8      	it	lt
 8014c44:	2301      	movlt	r3, #1
 8014c46:	e7ba      	b.n	8014bbe <_dtoa_r+0x24e>
 8014c48:	2300      	movs	r3, #0
 8014c4a:	e7b2      	b.n	8014bb2 <_dtoa_r+0x242>
 8014c4c:	2300      	movs	r3, #0
 8014c4e:	e7f0      	b.n	8014c32 <_dtoa_r+0x2c2>
 8014c50:	2501      	movs	r5, #1
 8014c52:	2300      	movs	r3, #0
 8014c54:	9509      	str	r5, [sp, #36]	; 0x24
 8014c56:	931e      	str	r3, [sp, #120]	; 0x78
 8014c58:	f04f 33ff 	mov.w	r3, #4294967295
 8014c5c:	2200      	movs	r2, #0
 8014c5e:	9304      	str	r3, [sp, #16]
 8014c60:	4698      	mov	r8, r3
 8014c62:	2312      	movs	r3, #18
 8014c64:	921f      	str	r2, [sp, #124]	; 0x7c
 8014c66:	e7aa      	b.n	8014bbe <_dtoa_r+0x24e>
 8014c68:	2301      	movs	r3, #1
 8014c6a:	9309      	str	r3, [sp, #36]	; 0x24
 8014c6c:	e7f4      	b.n	8014c58 <_dtoa_r+0x2e8>
 8014c6e:	bf00      	nop
 8014c70:	636f4361 	.word	0x636f4361
 8014c74:	3fd287a7 	.word	0x3fd287a7
 8014c78:	8b60c8b3 	.word	0x8b60c8b3
 8014c7c:	3fc68a28 	.word	0x3fc68a28
 8014c80:	509f79fb 	.word	0x509f79fb
 8014c84:	3fd34413 	.word	0x3fd34413
 8014c88:	7ff00000 	.word	0x7ff00000
 8014c8c:	08017aa5 	.word	0x08017aa5
 8014c90:	08017a9c 	.word	0x08017a9c
 8014c94:	08017a79 	.word	0x08017a79
 8014c98:	3ff80000 	.word	0x3ff80000
 8014c9c:	08017b40 	.word	0x08017b40
 8014ca0:	08017b18 	.word	0x08017b18
 8014ca4:	2301      	movs	r3, #1
 8014ca6:	9304      	str	r3, [sp, #16]
 8014ca8:	4698      	mov	r8, r3
 8014caa:	461a      	mov	r2, r3
 8014cac:	e7da      	b.n	8014c64 <_dtoa_r+0x2f4>
 8014cae:	3101      	adds	r1, #1
 8014cb0:	6071      	str	r1, [r6, #4]
 8014cb2:	0052      	lsls	r2, r2, #1
 8014cb4:	e787      	b.n	8014bc6 <_dtoa_r+0x256>
 8014cb6:	07f1      	lsls	r1, r6, #31
 8014cb8:	d508      	bpl.n	8014ccc <_dtoa_r+0x35c>
 8014cba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014cbe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014cc2:	f7eb fc45 	bl	8000550 <__aeabi_dmul>
 8014cc6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014cca:	3501      	adds	r5, #1
 8014ccc:	1076      	asrs	r6, r6, #1
 8014cce:	3708      	adds	r7, #8
 8014cd0:	2e00      	cmp	r6, #0
 8014cd2:	d1f0      	bne.n	8014cb6 <_dtoa_r+0x346>
 8014cd4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014cd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014cdc:	f7eb fd62 	bl	80007a4 <__aeabi_ddiv>
 8014ce0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ce4:	e01b      	b.n	8014d1e <_dtoa_r+0x3ae>
 8014ce6:	2502      	movs	r5, #2
 8014ce8:	e7a0      	b.n	8014c2c <_dtoa_r+0x2bc>
 8014cea:	f000 80a4 	beq.w	8014e36 <_dtoa_r+0x4c6>
 8014cee:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8014cf2:	f1ca 0600 	rsb	r6, sl, #0
 8014cf6:	4ba0      	ldr	r3, [pc, #640]	; (8014f78 <_dtoa_r+0x608>)
 8014cf8:	f006 020f 	and.w	r2, r6, #15
 8014cfc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014d00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014d04:	f7eb fc24 	bl	8000550 <__aeabi_dmul>
 8014d08:	2502      	movs	r5, #2
 8014d0a:	2300      	movs	r3, #0
 8014d0c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d10:	4f9a      	ldr	r7, [pc, #616]	; (8014f7c <_dtoa_r+0x60c>)
 8014d12:	1136      	asrs	r6, r6, #4
 8014d14:	2e00      	cmp	r6, #0
 8014d16:	f040 8083 	bne.w	8014e20 <_dtoa_r+0x4b0>
 8014d1a:	2b00      	cmp	r3, #0
 8014d1c:	d1e0      	bne.n	8014ce0 <_dtoa_r+0x370>
 8014d1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	f000 808a 	beq.w	8014e3a <_dtoa_r+0x4ca>
 8014d26:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d2a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8014d2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014d32:	2200      	movs	r2, #0
 8014d34:	4b92      	ldr	r3, [pc, #584]	; (8014f80 <_dtoa_r+0x610>)
 8014d36:	f7eb fe7d 	bl	8000a34 <__aeabi_dcmplt>
 8014d3a:	2800      	cmp	r0, #0
 8014d3c:	d07d      	beq.n	8014e3a <_dtoa_r+0x4ca>
 8014d3e:	f1b8 0f00 	cmp.w	r8, #0
 8014d42:	d07a      	beq.n	8014e3a <_dtoa_r+0x4ca>
 8014d44:	9b04      	ldr	r3, [sp, #16]
 8014d46:	2b00      	cmp	r3, #0
 8014d48:	dd36      	ble.n	8014db8 <_dtoa_r+0x448>
 8014d4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014d4e:	2200      	movs	r2, #0
 8014d50:	4b8c      	ldr	r3, [pc, #560]	; (8014f84 <_dtoa_r+0x614>)
 8014d52:	f7eb fbfd 	bl	8000550 <__aeabi_dmul>
 8014d56:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d5a:	9e04      	ldr	r6, [sp, #16]
 8014d5c:	f10a 37ff 	add.w	r7, sl, #4294967295
 8014d60:	3501      	adds	r5, #1
 8014d62:	4628      	mov	r0, r5
 8014d64:	f7eb fb8a 	bl	800047c <__aeabi_i2d>
 8014d68:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d6c:	f7eb fbf0 	bl	8000550 <__aeabi_dmul>
 8014d70:	2200      	movs	r2, #0
 8014d72:	4b85      	ldr	r3, [pc, #532]	; (8014f88 <_dtoa_r+0x618>)
 8014d74:	f7eb fa36 	bl	80001e4 <__adddf3>
 8014d78:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
 8014d7c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014d80:	950b      	str	r5, [sp, #44]	; 0x2c
 8014d82:	2e00      	cmp	r6, #0
 8014d84:	d15c      	bne.n	8014e40 <_dtoa_r+0x4d0>
 8014d86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014d8a:	2200      	movs	r2, #0
 8014d8c:	4b7f      	ldr	r3, [pc, #508]	; (8014f8c <_dtoa_r+0x61c>)
 8014d8e:	f7eb fa27 	bl	80001e0 <__aeabi_dsub>
 8014d92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014d94:	462b      	mov	r3, r5
 8014d96:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014d9a:	f7eb fe69 	bl	8000a70 <__aeabi_dcmpgt>
 8014d9e:	2800      	cmp	r0, #0
 8014da0:	f040 8281 	bne.w	80152a6 <_dtoa_r+0x936>
 8014da4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014da8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014daa:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8014dae:	f7eb fe41 	bl	8000a34 <__aeabi_dcmplt>
 8014db2:	2800      	cmp	r0, #0
 8014db4:	f040 8275 	bne.w	80152a2 <_dtoa_r+0x932>
 8014db8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014dbc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014dc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8014dc2:	2b00      	cmp	r3, #0
 8014dc4:	f2c0 814b 	blt.w	801505e <_dtoa_r+0x6ee>
 8014dc8:	f1ba 0f0e 	cmp.w	sl, #14
 8014dcc:	f300 8147 	bgt.w	801505e <_dtoa_r+0x6ee>
 8014dd0:	4b69      	ldr	r3, [pc, #420]	; (8014f78 <_dtoa_r+0x608>)
 8014dd2:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014dde:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8014de0:	2b00      	cmp	r3, #0
 8014de2:	f280 80d7 	bge.w	8014f94 <_dtoa_r+0x624>
 8014de6:	f1b8 0f00 	cmp.w	r8, #0
 8014dea:	f300 80d3 	bgt.w	8014f94 <_dtoa_r+0x624>
 8014dee:	f040 8257 	bne.w	80152a0 <_dtoa_r+0x930>
 8014df2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8014df6:	2200      	movs	r2, #0
 8014df8:	4b64      	ldr	r3, [pc, #400]	; (8014f8c <_dtoa_r+0x61c>)
 8014dfa:	f7eb fba9 	bl	8000550 <__aeabi_dmul>
 8014dfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014e02:	f7eb fe2b 	bl	8000a5c <__aeabi_dcmpge>
 8014e06:	4646      	mov	r6, r8
 8014e08:	4647      	mov	r7, r8
 8014e0a:	2800      	cmp	r0, #0
 8014e0c:	f040 822d 	bne.w	801526a <_dtoa_r+0x8fa>
 8014e10:	9b06      	ldr	r3, [sp, #24]
 8014e12:	9a06      	ldr	r2, [sp, #24]
 8014e14:	1c5d      	adds	r5, r3, #1
 8014e16:	2331      	movs	r3, #49	; 0x31
 8014e18:	f10a 0a01 	add.w	sl, sl, #1
 8014e1c:	7013      	strb	r3, [r2, #0]
 8014e1e:	e228      	b.n	8015272 <_dtoa_r+0x902>
 8014e20:	07f2      	lsls	r2, r6, #31
 8014e22:	d505      	bpl.n	8014e30 <_dtoa_r+0x4c0>
 8014e24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014e28:	f7eb fb92 	bl	8000550 <__aeabi_dmul>
 8014e2c:	2301      	movs	r3, #1
 8014e2e:	3501      	adds	r5, #1
 8014e30:	1076      	asrs	r6, r6, #1
 8014e32:	3708      	adds	r7, #8
 8014e34:	e76e      	b.n	8014d14 <_dtoa_r+0x3a4>
 8014e36:	2502      	movs	r5, #2
 8014e38:	e771      	b.n	8014d1e <_dtoa_r+0x3ae>
 8014e3a:	4657      	mov	r7, sl
 8014e3c:	4646      	mov	r6, r8
 8014e3e:	e790      	b.n	8014d62 <_dtoa_r+0x3f2>
 8014e40:	4b4d      	ldr	r3, [pc, #308]	; (8014f78 <_dtoa_r+0x608>)
 8014e42:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014e46:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8014e4a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e4c:	2b00      	cmp	r3, #0
 8014e4e:	d048      	beq.n	8014ee2 <_dtoa_r+0x572>
 8014e50:	4602      	mov	r2, r0
 8014e52:	460b      	mov	r3, r1
 8014e54:	2000      	movs	r0, #0
 8014e56:	494e      	ldr	r1, [pc, #312]	; (8014f90 <_dtoa_r+0x620>)
 8014e58:	f7eb fca4 	bl	80007a4 <__aeabi_ddiv>
 8014e5c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014e60:	f7eb f9be 	bl	80001e0 <__aeabi_dsub>
 8014e64:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014e68:	9d06      	ldr	r5, [sp, #24]
 8014e6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e6e:	f7eb fe1f 	bl	8000ab0 <__aeabi_d2iz>
 8014e72:	9011      	str	r0, [sp, #68]	; 0x44
 8014e74:	f7eb fb02 	bl	800047c <__aeabi_i2d>
 8014e78:	4602      	mov	r2, r0
 8014e7a:	460b      	mov	r3, r1
 8014e7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014e80:	f7eb f9ae 	bl	80001e0 <__aeabi_dsub>
 8014e84:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014e86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014e8a:	3330      	adds	r3, #48	; 0x30
 8014e8c:	f805 3b01 	strb.w	r3, [r5], #1
 8014e90:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014e94:	f7eb fdce 	bl	8000a34 <__aeabi_dcmplt>
 8014e98:	2800      	cmp	r0, #0
 8014e9a:	d163      	bne.n	8014f64 <_dtoa_r+0x5f4>
 8014e9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014ea0:	2000      	movs	r0, #0
 8014ea2:	4937      	ldr	r1, [pc, #220]	; (8014f80 <_dtoa_r+0x610>)
 8014ea4:	f7eb f99c 	bl	80001e0 <__aeabi_dsub>
 8014ea8:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014eac:	f7eb fdc2 	bl	8000a34 <__aeabi_dcmplt>
 8014eb0:	2800      	cmp	r0, #0
 8014eb2:	f040 80b5 	bne.w	8015020 <_dtoa_r+0x6b0>
 8014eb6:	9b06      	ldr	r3, [sp, #24]
 8014eb8:	1aeb      	subs	r3, r5, r3
 8014eba:	429e      	cmp	r6, r3
 8014ebc:	f77f af7c 	ble.w	8014db8 <_dtoa_r+0x448>
 8014ec0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014ec4:	2200      	movs	r2, #0
 8014ec6:	4b2f      	ldr	r3, [pc, #188]	; (8014f84 <_dtoa_r+0x614>)
 8014ec8:	f7eb fb42 	bl	8000550 <__aeabi_dmul>
 8014ecc:	2200      	movs	r2, #0
 8014ece:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014ed2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ed6:	4b2b      	ldr	r3, [pc, #172]	; (8014f84 <_dtoa_r+0x614>)
 8014ed8:	f7eb fb3a 	bl	8000550 <__aeabi_dmul>
 8014edc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014ee0:	e7c3      	b.n	8014e6a <_dtoa_r+0x4fa>
 8014ee2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014ee6:	f7eb fb33 	bl	8000550 <__aeabi_dmul>
 8014eea:	9b06      	ldr	r3, [sp, #24]
 8014eec:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8014ef0:	199d      	adds	r5, r3, r6
 8014ef2:	461e      	mov	r6, r3
 8014ef4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014ef8:	f7eb fdda 	bl	8000ab0 <__aeabi_d2iz>
 8014efc:	9011      	str	r0, [sp, #68]	; 0x44
 8014efe:	f7eb fabd 	bl	800047c <__aeabi_i2d>
 8014f02:	4602      	mov	r2, r0
 8014f04:	460b      	mov	r3, r1
 8014f06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f0a:	f7eb f969 	bl	80001e0 <__aeabi_dsub>
 8014f0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014f10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f14:	3330      	adds	r3, #48	; 0x30
 8014f16:	f806 3b01 	strb.w	r3, [r6], #1
 8014f1a:	42ae      	cmp	r6, r5
 8014f1c:	f04f 0200 	mov.w	r2, #0
 8014f20:	d124      	bne.n	8014f6c <_dtoa_r+0x5fc>
 8014f22:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014f26:	4b1a      	ldr	r3, [pc, #104]	; (8014f90 <_dtoa_r+0x620>)
 8014f28:	f7eb f95c 	bl	80001e4 <__adddf3>
 8014f2c:	4602      	mov	r2, r0
 8014f2e:	460b      	mov	r3, r1
 8014f30:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f34:	f7eb fd9c 	bl	8000a70 <__aeabi_dcmpgt>
 8014f38:	2800      	cmp	r0, #0
 8014f3a:	d171      	bne.n	8015020 <_dtoa_r+0x6b0>
 8014f3c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8014f40:	2000      	movs	r0, #0
 8014f42:	4913      	ldr	r1, [pc, #76]	; (8014f90 <_dtoa_r+0x620>)
 8014f44:	f7eb f94c 	bl	80001e0 <__aeabi_dsub>
 8014f48:	4602      	mov	r2, r0
 8014f4a:	460b      	mov	r3, r1
 8014f4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014f50:	f7eb fd70 	bl	8000a34 <__aeabi_dcmplt>
 8014f54:	2800      	cmp	r0, #0
 8014f56:	f43f af2f 	beq.w	8014db8 <_dtoa_r+0x448>
 8014f5a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014f5e:	1e6a      	subs	r2, r5, #1
 8014f60:	2b30      	cmp	r3, #48	; 0x30
 8014f62:	d001      	beq.n	8014f68 <_dtoa_r+0x5f8>
 8014f64:	46ba      	mov	sl, r7
 8014f66:	e04a      	b.n	8014ffe <_dtoa_r+0x68e>
 8014f68:	4615      	mov	r5, r2
 8014f6a:	e7f6      	b.n	8014f5a <_dtoa_r+0x5ea>
 8014f6c:	4b05      	ldr	r3, [pc, #20]	; (8014f84 <_dtoa_r+0x614>)
 8014f6e:	f7eb faef 	bl	8000550 <__aeabi_dmul>
 8014f72:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014f76:	e7bd      	b.n	8014ef4 <_dtoa_r+0x584>
 8014f78:	08017b40 	.word	0x08017b40
 8014f7c:	08017b18 	.word	0x08017b18
 8014f80:	3ff00000 	.word	0x3ff00000
 8014f84:	40240000 	.word	0x40240000
 8014f88:	401c0000 	.word	0x401c0000
 8014f8c:	40140000 	.word	0x40140000
 8014f90:	3fe00000 	.word	0x3fe00000
 8014f94:	9d06      	ldr	r5, [sp, #24]
 8014f96:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014f9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014f9e:	4630      	mov	r0, r6
 8014fa0:	4639      	mov	r1, r7
 8014fa2:	f7eb fbff 	bl	80007a4 <__aeabi_ddiv>
 8014fa6:	f7eb fd83 	bl	8000ab0 <__aeabi_d2iz>
 8014faa:	4681      	mov	r9, r0
 8014fac:	f7eb fa66 	bl	800047c <__aeabi_i2d>
 8014fb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fb4:	f7eb facc 	bl	8000550 <__aeabi_dmul>
 8014fb8:	4602      	mov	r2, r0
 8014fba:	460b      	mov	r3, r1
 8014fbc:	4630      	mov	r0, r6
 8014fbe:	4639      	mov	r1, r7
 8014fc0:	f7eb f90e 	bl	80001e0 <__aeabi_dsub>
 8014fc4:	f109 0630 	add.w	r6, r9, #48	; 0x30
 8014fc8:	f805 6b01 	strb.w	r6, [r5], #1
 8014fcc:	9e06      	ldr	r6, [sp, #24]
 8014fce:	4602      	mov	r2, r0
 8014fd0:	1bae      	subs	r6, r5, r6
 8014fd2:	45b0      	cmp	r8, r6
 8014fd4:	460b      	mov	r3, r1
 8014fd6:	d135      	bne.n	8015044 <_dtoa_r+0x6d4>
 8014fd8:	f7eb f904 	bl	80001e4 <__adddf3>
 8014fdc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fe0:	4606      	mov	r6, r0
 8014fe2:	460f      	mov	r7, r1
 8014fe4:	f7eb fd44 	bl	8000a70 <__aeabi_dcmpgt>
 8014fe8:	b9c8      	cbnz	r0, 801501e <_dtoa_r+0x6ae>
 8014fea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014fee:	4630      	mov	r0, r6
 8014ff0:	4639      	mov	r1, r7
 8014ff2:	f7eb fd15 	bl	8000a20 <__aeabi_dcmpeq>
 8014ff6:	b110      	cbz	r0, 8014ffe <_dtoa_r+0x68e>
 8014ff8:	f019 0f01 	tst.w	r9, #1
 8014ffc:	d10f      	bne.n	801501e <_dtoa_r+0x6ae>
 8014ffe:	4659      	mov	r1, fp
 8015000:	4620      	mov	r0, r4
 8015002:	f000 fb9b 	bl	801573c <_Bfree>
 8015006:	2300      	movs	r3, #0
 8015008:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801500a:	702b      	strb	r3, [r5, #0]
 801500c:	f10a 0301 	add.w	r3, sl, #1
 8015010:	6013      	str	r3, [r2, #0]
 8015012:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8015014:	2b00      	cmp	r3, #0
 8015016:	f43f acf3 	beq.w	8014a00 <_dtoa_r+0x90>
 801501a:	601d      	str	r5, [r3, #0]
 801501c:	e4f0      	b.n	8014a00 <_dtoa_r+0x90>
 801501e:	4657      	mov	r7, sl
 8015020:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8015024:	1e6b      	subs	r3, r5, #1
 8015026:	2a39      	cmp	r2, #57	; 0x39
 8015028:	d106      	bne.n	8015038 <_dtoa_r+0x6c8>
 801502a:	9a06      	ldr	r2, [sp, #24]
 801502c:	429a      	cmp	r2, r3
 801502e:	d107      	bne.n	8015040 <_dtoa_r+0x6d0>
 8015030:	2330      	movs	r3, #48	; 0x30
 8015032:	7013      	strb	r3, [r2, #0]
 8015034:	4613      	mov	r3, r2
 8015036:	3701      	adds	r7, #1
 8015038:	781a      	ldrb	r2, [r3, #0]
 801503a:	3201      	adds	r2, #1
 801503c:	701a      	strb	r2, [r3, #0]
 801503e:	e791      	b.n	8014f64 <_dtoa_r+0x5f4>
 8015040:	461d      	mov	r5, r3
 8015042:	e7ed      	b.n	8015020 <_dtoa_r+0x6b0>
 8015044:	2200      	movs	r2, #0
 8015046:	4b99      	ldr	r3, [pc, #612]	; (80152ac <_dtoa_r+0x93c>)
 8015048:	f7eb fa82 	bl	8000550 <__aeabi_dmul>
 801504c:	2200      	movs	r2, #0
 801504e:	2300      	movs	r3, #0
 8015050:	4606      	mov	r6, r0
 8015052:	460f      	mov	r7, r1
 8015054:	f7eb fce4 	bl	8000a20 <__aeabi_dcmpeq>
 8015058:	2800      	cmp	r0, #0
 801505a:	d09e      	beq.n	8014f9a <_dtoa_r+0x62a>
 801505c:	e7cf      	b.n	8014ffe <_dtoa_r+0x68e>
 801505e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015060:	2a00      	cmp	r2, #0
 8015062:	f000 8088 	beq.w	8015176 <_dtoa_r+0x806>
 8015066:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8015068:	2a01      	cmp	r2, #1
 801506a:	dc6d      	bgt.n	8015148 <_dtoa_r+0x7d8>
 801506c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801506e:	2a00      	cmp	r2, #0
 8015070:	d066      	beq.n	8015140 <_dtoa_r+0x7d0>
 8015072:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8015076:	464d      	mov	r5, r9
 8015078:	9e08      	ldr	r6, [sp, #32]
 801507a:	9a07      	ldr	r2, [sp, #28]
 801507c:	2101      	movs	r1, #1
 801507e:	441a      	add	r2, r3
 8015080:	4620      	mov	r0, r4
 8015082:	4499      	add	r9, r3
 8015084:	9207      	str	r2, [sp, #28]
 8015086:	f000 fbf9 	bl	801587c <__i2b>
 801508a:	4607      	mov	r7, r0
 801508c:	2d00      	cmp	r5, #0
 801508e:	dd0b      	ble.n	80150a8 <_dtoa_r+0x738>
 8015090:	9b07      	ldr	r3, [sp, #28]
 8015092:	2b00      	cmp	r3, #0
 8015094:	dd08      	ble.n	80150a8 <_dtoa_r+0x738>
 8015096:	42ab      	cmp	r3, r5
 8015098:	bfa8      	it	ge
 801509a:	462b      	movge	r3, r5
 801509c:	9a07      	ldr	r2, [sp, #28]
 801509e:	eba9 0903 	sub.w	r9, r9, r3
 80150a2:	1aed      	subs	r5, r5, r3
 80150a4:	1ad3      	subs	r3, r2, r3
 80150a6:	9307      	str	r3, [sp, #28]
 80150a8:	9b08      	ldr	r3, [sp, #32]
 80150aa:	b1eb      	cbz	r3, 80150e8 <_dtoa_r+0x778>
 80150ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d065      	beq.n	801517e <_dtoa_r+0x80e>
 80150b2:	b18e      	cbz	r6, 80150d8 <_dtoa_r+0x768>
 80150b4:	4639      	mov	r1, r7
 80150b6:	4632      	mov	r2, r6
 80150b8:	4620      	mov	r0, r4
 80150ba:	f000 fc7d 	bl	80159b8 <__pow5mult>
 80150be:	465a      	mov	r2, fp
 80150c0:	4601      	mov	r1, r0
 80150c2:	4607      	mov	r7, r0
 80150c4:	4620      	mov	r0, r4
 80150c6:	f000 fbe2 	bl	801588e <__multiply>
 80150ca:	4659      	mov	r1, fp
 80150cc:	900a      	str	r0, [sp, #40]	; 0x28
 80150ce:	4620      	mov	r0, r4
 80150d0:	f000 fb34 	bl	801573c <_Bfree>
 80150d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80150d6:	469b      	mov	fp, r3
 80150d8:	9b08      	ldr	r3, [sp, #32]
 80150da:	1b9a      	subs	r2, r3, r6
 80150dc:	d004      	beq.n	80150e8 <_dtoa_r+0x778>
 80150de:	4659      	mov	r1, fp
 80150e0:	4620      	mov	r0, r4
 80150e2:	f000 fc69 	bl	80159b8 <__pow5mult>
 80150e6:	4683      	mov	fp, r0
 80150e8:	2101      	movs	r1, #1
 80150ea:	4620      	mov	r0, r4
 80150ec:	f000 fbc6 	bl	801587c <__i2b>
 80150f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80150f2:	4606      	mov	r6, r0
 80150f4:	2b00      	cmp	r3, #0
 80150f6:	f000 81c6 	beq.w	8015486 <_dtoa_r+0xb16>
 80150fa:	461a      	mov	r2, r3
 80150fc:	4601      	mov	r1, r0
 80150fe:	4620      	mov	r0, r4
 8015100:	f000 fc5a 	bl	80159b8 <__pow5mult>
 8015104:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015106:	4606      	mov	r6, r0
 8015108:	2b01      	cmp	r3, #1
 801510a:	dc3e      	bgt.n	801518a <_dtoa_r+0x81a>
 801510c:	9b02      	ldr	r3, [sp, #8]
 801510e:	2b00      	cmp	r3, #0
 8015110:	d137      	bne.n	8015182 <_dtoa_r+0x812>
 8015112:	9b03      	ldr	r3, [sp, #12]
 8015114:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015118:	2b00      	cmp	r3, #0
 801511a:	d134      	bne.n	8015186 <_dtoa_r+0x816>
 801511c:	9b03      	ldr	r3, [sp, #12]
 801511e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015122:	0d1b      	lsrs	r3, r3, #20
 8015124:	051b      	lsls	r3, r3, #20
 8015126:	b12b      	cbz	r3, 8015134 <_dtoa_r+0x7c4>
 8015128:	9b07      	ldr	r3, [sp, #28]
 801512a:	f109 0901 	add.w	r9, r9, #1
 801512e:	3301      	adds	r3, #1
 8015130:	9307      	str	r3, [sp, #28]
 8015132:	2301      	movs	r3, #1
 8015134:	9308      	str	r3, [sp, #32]
 8015136:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015138:	2b00      	cmp	r3, #0
 801513a:	d128      	bne.n	801518e <_dtoa_r+0x81e>
 801513c:	2001      	movs	r0, #1
 801513e:	e02e      	b.n	801519e <_dtoa_r+0x82e>
 8015140:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8015142:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8015146:	e796      	b.n	8015076 <_dtoa_r+0x706>
 8015148:	9b08      	ldr	r3, [sp, #32]
 801514a:	f108 36ff 	add.w	r6, r8, #4294967295
 801514e:	42b3      	cmp	r3, r6
 8015150:	bfb7      	itett	lt
 8015152:	9b08      	ldrlt	r3, [sp, #32]
 8015154:	1b9e      	subge	r6, r3, r6
 8015156:	1af2      	sublt	r2, r6, r3
 8015158:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 801515a:	bfbf      	itttt	lt
 801515c:	9608      	strlt	r6, [sp, #32]
 801515e:	189b      	addlt	r3, r3, r2
 8015160:	930c      	strlt	r3, [sp, #48]	; 0x30
 8015162:	2600      	movlt	r6, #0
 8015164:	f1b8 0f00 	cmp.w	r8, #0
 8015168:	bfb9      	ittee	lt
 801516a:	eba9 0508 	sublt.w	r5, r9, r8
 801516e:	2300      	movlt	r3, #0
 8015170:	464d      	movge	r5, r9
 8015172:	4643      	movge	r3, r8
 8015174:	e781      	b.n	801507a <_dtoa_r+0x70a>
 8015176:	9e08      	ldr	r6, [sp, #32]
 8015178:	464d      	mov	r5, r9
 801517a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801517c:	e786      	b.n	801508c <_dtoa_r+0x71c>
 801517e:	9a08      	ldr	r2, [sp, #32]
 8015180:	e7ad      	b.n	80150de <_dtoa_r+0x76e>
 8015182:	2300      	movs	r3, #0
 8015184:	e7d6      	b.n	8015134 <_dtoa_r+0x7c4>
 8015186:	9b02      	ldr	r3, [sp, #8]
 8015188:	e7d4      	b.n	8015134 <_dtoa_r+0x7c4>
 801518a:	2300      	movs	r3, #0
 801518c:	9308      	str	r3, [sp, #32]
 801518e:	6933      	ldr	r3, [r6, #16]
 8015190:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8015194:	6918      	ldr	r0, [r3, #16]
 8015196:	f000 fb23 	bl	80157e0 <__hi0bits>
 801519a:	f1c0 0020 	rsb	r0, r0, #32
 801519e:	9b07      	ldr	r3, [sp, #28]
 80151a0:	4418      	add	r0, r3
 80151a2:	f010 001f 	ands.w	r0, r0, #31
 80151a6:	d047      	beq.n	8015238 <_dtoa_r+0x8c8>
 80151a8:	f1c0 0320 	rsb	r3, r0, #32
 80151ac:	2b04      	cmp	r3, #4
 80151ae:	dd3b      	ble.n	8015228 <_dtoa_r+0x8b8>
 80151b0:	9b07      	ldr	r3, [sp, #28]
 80151b2:	f1c0 001c 	rsb	r0, r0, #28
 80151b6:	4481      	add	r9, r0
 80151b8:	4405      	add	r5, r0
 80151ba:	4403      	add	r3, r0
 80151bc:	9307      	str	r3, [sp, #28]
 80151be:	f1b9 0f00 	cmp.w	r9, #0
 80151c2:	dd05      	ble.n	80151d0 <_dtoa_r+0x860>
 80151c4:	4659      	mov	r1, fp
 80151c6:	464a      	mov	r2, r9
 80151c8:	4620      	mov	r0, r4
 80151ca:	f000 fc43 	bl	8015a54 <__lshift>
 80151ce:	4683      	mov	fp, r0
 80151d0:	9b07      	ldr	r3, [sp, #28]
 80151d2:	2b00      	cmp	r3, #0
 80151d4:	dd05      	ble.n	80151e2 <_dtoa_r+0x872>
 80151d6:	4631      	mov	r1, r6
 80151d8:	461a      	mov	r2, r3
 80151da:	4620      	mov	r0, r4
 80151dc:	f000 fc3a 	bl	8015a54 <__lshift>
 80151e0:	4606      	mov	r6, r0
 80151e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80151e4:	b353      	cbz	r3, 801523c <_dtoa_r+0x8cc>
 80151e6:	4631      	mov	r1, r6
 80151e8:	4658      	mov	r0, fp
 80151ea:	f000 fc87 	bl	8015afc <__mcmp>
 80151ee:	2800      	cmp	r0, #0
 80151f0:	da24      	bge.n	801523c <_dtoa_r+0x8cc>
 80151f2:	2300      	movs	r3, #0
 80151f4:	4659      	mov	r1, fp
 80151f6:	220a      	movs	r2, #10
 80151f8:	4620      	mov	r0, r4
 80151fa:	f000 fab6 	bl	801576a <__multadd>
 80151fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015200:	f10a 3aff 	add.w	sl, sl, #4294967295
 8015204:	4683      	mov	fp, r0
 8015206:	2b00      	cmp	r3, #0
 8015208:	f000 8144 	beq.w	8015494 <_dtoa_r+0xb24>
 801520c:	2300      	movs	r3, #0
 801520e:	4639      	mov	r1, r7
 8015210:	220a      	movs	r2, #10
 8015212:	4620      	mov	r0, r4
 8015214:	f000 faa9 	bl	801576a <__multadd>
 8015218:	9b04      	ldr	r3, [sp, #16]
 801521a:	4607      	mov	r7, r0
 801521c:	2b00      	cmp	r3, #0
 801521e:	dc4d      	bgt.n	80152bc <_dtoa_r+0x94c>
 8015220:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015222:	2b02      	cmp	r3, #2
 8015224:	dd4a      	ble.n	80152bc <_dtoa_r+0x94c>
 8015226:	e011      	b.n	801524c <_dtoa_r+0x8dc>
 8015228:	d0c9      	beq.n	80151be <_dtoa_r+0x84e>
 801522a:	9a07      	ldr	r2, [sp, #28]
 801522c:	331c      	adds	r3, #28
 801522e:	441a      	add	r2, r3
 8015230:	4499      	add	r9, r3
 8015232:	441d      	add	r5, r3
 8015234:	4613      	mov	r3, r2
 8015236:	e7c1      	b.n	80151bc <_dtoa_r+0x84c>
 8015238:	4603      	mov	r3, r0
 801523a:	e7f6      	b.n	801522a <_dtoa_r+0x8ba>
 801523c:	f1b8 0f00 	cmp.w	r8, #0
 8015240:	dc36      	bgt.n	80152b0 <_dtoa_r+0x940>
 8015242:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015244:	2b02      	cmp	r3, #2
 8015246:	dd33      	ble.n	80152b0 <_dtoa_r+0x940>
 8015248:	f8cd 8010 	str.w	r8, [sp, #16]
 801524c:	9b04      	ldr	r3, [sp, #16]
 801524e:	b963      	cbnz	r3, 801526a <_dtoa_r+0x8fa>
 8015250:	4631      	mov	r1, r6
 8015252:	2205      	movs	r2, #5
 8015254:	4620      	mov	r0, r4
 8015256:	f000 fa88 	bl	801576a <__multadd>
 801525a:	4601      	mov	r1, r0
 801525c:	4606      	mov	r6, r0
 801525e:	4658      	mov	r0, fp
 8015260:	f000 fc4c 	bl	8015afc <__mcmp>
 8015264:	2800      	cmp	r0, #0
 8015266:	f73f add3 	bgt.w	8014e10 <_dtoa_r+0x4a0>
 801526a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 801526c:	9d06      	ldr	r5, [sp, #24]
 801526e:	ea6f 0a03 	mvn.w	sl, r3
 8015272:	f04f 0900 	mov.w	r9, #0
 8015276:	4631      	mov	r1, r6
 8015278:	4620      	mov	r0, r4
 801527a:	f000 fa5f 	bl	801573c <_Bfree>
 801527e:	2f00      	cmp	r7, #0
 8015280:	f43f aebd 	beq.w	8014ffe <_dtoa_r+0x68e>
 8015284:	f1b9 0f00 	cmp.w	r9, #0
 8015288:	d005      	beq.n	8015296 <_dtoa_r+0x926>
 801528a:	45b9      	cmp	r9, r7
 801528c:	d003      	beq.n	8015296 <_dtoa_r+0x926>
 801528e:	4649      	mov	r1, r9
 8015290:	4620      	mov	r0, r4
 8015292:	f000 fa53 	bl	801573c <_Bfree>
 8015296:	4639      	mov	r1, r7
 8015298:	4620      	mov	r0, r4
 801529a:	f000 fa4f 	bl	801573c <_Bfree>
 801529e:	e6ae      	b.n	8014ffe <_dtoa_r+0x68e>
 80152a0:	2600      	movs	r6, #0
 80152a2:	4637      	mov	r7, r6
 80152a4:	e7e1      	b.n	801526a <_dtoa_r+0x8fa>
 80152a6:	46ba      	mov	sl, r7
 80152a8:	4637      	mov	r7, r6
 80152aa:	e5b1      	b.n	8014e10 <_dtoa_r+0x4a0>
 80152ac:	40240000 	.word	0x40240000
 80152b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80152b2:	f8cd 8010 	str.w	r8, [sp, #16]
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	f000 80f3 	beq.w	80154a2 <_dtoa_r+0xb32>
 80152bc:	2d00      	cmp	r5, #0
 80152be:	dd05      	ble.n	80152cc <_dtoa_r+0x95c>
 80152c0:	4639      	mov	r1, r7
 80152c2:	462a      	mov	r2, r5
 80152c4:	4620      	mov	r0, r4
 80152c6:	f000 fbc5 	bl	8015a54 <__lshift>
 80152ca:	4607      	mov	r7, r0
 80152cc:	9b08      	ldr	r3, [sp, #32]
 80152ce:	2b00      	cmp	r3, #0
 80152d0:	d04c      	beq.n	801536c <_dtoa_r+0x9fc>
 80152d2:	6879      	ldr	r1, [r7, #4]
 80152d4:	4620      	mov	r0, r4
 80152d6:	f000 f9fd 	bl	80156d4 <_Balloc>
 80152da:	4605      	mov	r5, r0
 80152dc:	693a      	ldr	r2, [r7, #16]
 80152de:	f107 010c 	add.w	r1, r7, #12
 80152e2:	3202      	adds	r2, #2
 80152e4:	0092      	lsls	r2, r2, #2
 80152e6:	300c      	adds	r0, #12
 80152e8:	f7fe fcd1 	bl	8013c8e <memcpy>
 80152ec:	2201      	movs	r2, #1
 80152ee:	4629      	mov	r1, r5
 80152f0:	4620      	mov	r0, r4
 80152f2:	f000 fbaf 	bl	8015a54 <__lshift>
 80152f6:	46b9      	mov	r9, r7
 80152f8:	4607      	mov	r7, r0
 80152fa:	9b06      	ldr	r3, [sp, #24]
 80152fc:	9307      	str	r3, [sp, #28]
 80152fe:	9b02      	ldr	r3, [sp, #8]
 8015300:	f003 0301 	and.w	r3, r3, #1
 8015304:	9308      	str	r3, [sp, #32]
 8015306:	4631      	mov	r1, r6
 8015308:	4658      	mov	r0, fp
 801530a:	f7ff faa3 	bl	8014854 <quorem>
 801530e:	4649      	mov	r1, r9
 8015310:	4605      	mov	r5, r0
 8015312:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8015316:	4658      	mov	r0, fp
 8015318:	f000 fbf0 	bl	8015afc <__mcmp>
 801531c:	463a      	mov	r2, r7
 801531e:	9002      	str	r0, [sp, #8]
 8015320:	4631      	mov	r1, r6
 8015322:	4620      	mov	r0, r4
 8015324:	f000 fc04 	bl	8015b30 <__mdiff>
 8015328:	68c3      	ldr	r3, [r0, #12]
 801532a:	4602      	mov	r2, r0
 801532c:	bb03      	cbnz	r3, 8015370 <_dtoa_r+0xa00>
 801532e:	4601      	mov	r1, r0
 8015330:	9009      	str	r0, [sp, #36]	; 0x24
 8015332:	4658      	mov	r0, fp
 8015334:	f000 fbe2 	bl	8015afc <__mcmp>
 8015338:	4603      	mov	r3, r0
 801533a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801533c:	4611      	mov	r1, r2
 801533e:	4620      	mov	r0, r4
 8015340:	9309      	str	r3, [sp, #36]	; 0x24
 8015342:	f000 f9fb 	bl	801573c <_Bfree>
 8015346:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015348:	b9a3      	cbnz	r3, 8015374 <_dtoa_r+0xa04>
 801534a:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801534c:	b992      	cbnz	r2, 8015374 <_dtoa_r+0xa04>
 801534e:	9a08      	ldr	r2, [sp, #32]
 8015350:	b982      	cbnz	r2, 8015374 <_dtoa_r+0xa04>
 8015352:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8015356:	d029      	beq.n	80153ac <_dtoa_r+0xa3c>
 8015358:	9b02      	ldr	r3, [sp, #8]
 801535a:	2b00      	cmp	r3, #0
 801535c:	dd01      	ble.n	8015362 <_dtoa_r+0x9f2>
 801535e:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8015362:	9b07      	ldr	r3, [sp, #28]
 8015364:	1c5d      	adds	r5, r3, #1
 8015366:	f883 8000 	strb.w	r8, [r3]
 801536a:	e784      	b.n	8015276 <_dtoa_r+0x906>
 801536c:	4638      	mov	r0, r7
 801536e:	e7c2      	b.n	80152f6 <_dtoa_r+0x986>
 8015370:	2301      	movs	r3, #1
 8015372:	e7e3      	b.n	801533c <_dtoa_r+0x9cc>
 8015374:	9a02      	ldr	r2, [sp, #8]
 8015376:	2a00      	cmp	r2, #0
 8015378:	db04      	blt.n	8015384 <_dtoa_r+0xa14>
 801537a:	d123      	bne.n	80153c4 <_dtoa_r+0xa54>
 801537c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801537e:	bb0a      	cbnz	r2, 80153c4 <_dtoa_r+0xa54>
 8015380:	9a08      	ldr	r2, [sp, #32]
 8015382:	b9fa      	cbnz	r2, 80153c4 <_dtoa_r+0xa54>
 8015384:	2b00      	cmp	r3, #0
 8015386:	ddec      	ble.n	8015362 <_dtoa_r+0x9f2>
 8015388:	4659      	mov	r1, fp
 801538a:	2201      	movs	r2, #1
 801538c:	4620      	mov	r0, r4
 801538e:	f000 fb61 	bl	8015a54 <__lshift>
 8015392:	4631      	mov	r1, r6
 8015394:	4683      	mov	fp, r0
 8015396:	f000 fbb1 	bl	8015afc <__mcmp>
 801539a:	2800      	cmp	r0, #0
 801539c:	dc03      	bgt.n	80153a6 <_dtoa_r+0xa36>
 801539e:	d1e0      	bne.n	8015362 <_dtoa_r+0x9f2>
 80153a0:	f018 0f01 	tst.w	r8, #1
 80153a4:	d0dd      	beq.n	8015362 <_dtoa_r+0x9f2>
 80153a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80153aa:	d1d8      	bne.n	801535e <_dtoa_r+0x9ee>
 80153ac:	9b07      	ldr	r3, [sp, #28]
 80153ae:	9a07      	ldr	r2, [sp, #28]
 80153b0:	1c5d      	adds	r5, r3, #1
 80153b2:	2339      	movs	r3, #57	; 0x39
 80153b4:	7013      	strb	r3, [r2, #0]
 80153b6:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80153ba:	1e6a      	subs	r2, r5, #1
 80153bc:	2b39      	cmp	r3, #57	; 0x39
 80153be:	d04d      	beq.n	801545c <_dtoa_r+0xaec>
 80153c0:	3301      	adds	r3, #1
 80153c2:	e052      	b.n	801546a <_dtoa_r+0xafa>
 80153c4:	9a07      	ldr	r2, [sp, #28]
 80153c6:	2b00      	cmp	r3, #0
 80153c8:	f102 0501 	add.w	r5, r2, #1
 80153cc:	dd06      	ble.n	80153dc <_dtoa_r+0xa6c>
 80153ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80153d2:	d0eb      	beq.n	80153ac <_dtoa_r+0xa3c>
 80153d4:	f108 0801 	add.w	r8, r8, #1
 80153d8:	9b07      	ldr	r3, [sp, #28]
 80153da:	e7c4      	b.n	8015366 <_dtoa_r+0x9f6>
 80153dc:	9b06      	ldr	r3, [sp, #24]
 80153de:	9a04      	ldr	r2, [sp, #16]
 80153e0:	1aeb      	subs	r3, r5, r3
 80153e2:	4293      	cmp	r3, r2
 80153e4:	f805 8c01 	strb.w	r8, [r5, #-1]
 80153e8:	d021      	beq.n	801542e <_dtoa_r+0xabe>
 80153ea:	4659      	mov	r1, fp
 80153ec:	2300      	movs	r3, #0
 80153ee:	220a      	movs	r2, #10
 80153f0:	4620      	mov	r0, r4
 80153f2:	f000 f9ba 	bl	801576a <__multadd>
 80153f6:	45b9      	cmp	r9, r7
 80153f8:	4683      	mov	fp, r0
 80153fa:	f04f 0300 	mov.w	r3, #0
 80153fe:	f04f 020a 	mov.w	r2, #10
 8015402:	4649      	mov	r1, r9
 8015404:	4620      	mov	r0, r4
 8015406:	d105      	bne.n	8015414 <_dtoa_r+0xaa4>
 8015408:	f000 f9af 	bl	801576a <__multadd>
 801540c:	4681      	mov	r9, r0
 801540e:	4607      	mov	r7, r0
 8015410:	9507      	str	r5, [sp, #28]
 8015412:	e778      	b.n	8015306 <_dtoa_r+0x996>
 8015414:	f000 f9a9 	bl	801576a <__multadd>
 8015418:	4639      	mov	r1, r7
 801541a:	4681      	mov	r9, r0
 801541c:	2300      	movs	r3, #0
 801541e:	220a      	movs	r2, #10
 8015420:	4620      	mov	r0, r4
 8015422:	f000 f9a2 	bl	801576a <__multadd>
 8015426:	4607      	mov	r7, r0
 8015428:	e7f2      	b.n	8015410 <_dtoa_r+0xaa0>
 801542a:	f04f 0900 	mov.w	r9, #0
 801542e:	4659      	mov	r1, fp
 8015430:	2201      	movs	r2, #1
 8015432:	4620      	mov	r0, r4
 8015434:	f000 fb0e 	bl	8015a54 <__lshift>
 8015438:	4631      	mov	r1, r6
 801543a:	4683      	mov	fp, r0
 801543c:	f000 fb5e 	bl	8015afc <__mcmp>
 8015440:	2800      	cmp	r0, #0
 8015442:	dcb8      	bgt.n	80153b6 <_dtoa_r+0xa46>
 8015444:	d102      	bne.n	801544c <_dtoa_r+0xadc>
 8015446:	f018 0f01 	tst.w	r8, #1
 801544a:	d1b4      	bne.n	80153b6 <_dtoa_r+0xa46>
 801544c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8015450:	1e6a      	subs	r2, r5, #1
 8015452:	2b30      	cmp	r3, #48	; 0x30
 8015454:	f47f af0f 	bne.w	8015276 <_dtoa_r+0x906>
 8015458:	4615      	mov	r5, r2
 801545a:	e7f7      	b.n	801544c <_dtoa_r+0xadc>
 801545c:	9b06      	ldr	r3, [sp, #24]
 801545e:	4293      	cmp	r3, r2
 8015460:	d105      	bne.n	801546e <_dtoa_r+0xafe>
 8015462:	2331      	movs	r3, #49	; 0x31
 8015464:	9a06      	ldr	r2, [sp, #24]
 8015466:	f10a 0a01 	add.w	sl, sl, #1
 801546a:	7013      	strb	r3, [r2, #0]
 801546c:	e703      	b.n	8015276 <_dtoa_r+0x906>
 801546e:	4615      	mov	r5, r2
 8015470:	e7a1      	b.n	80153b6 <_dtoa_r+0xa46>
 8015472:	4b17      	ldr	r3, [pc, #92]	; (80154d0 <_dtoa_r+0xb60>)
 8015474:	f7ff bae1 	b.w	8014a3a <_dtoa_r+0xca>
 8015478:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801547a:	2b00      	cmp	r3, #0
 801547c:	f47f aabb 	bne.w	80149f6 <_dtoa_r+0x86>
 8015480:	4b14      	ldr	r3, [pc, #80]	; (80154d4 <_dtoa_r+0xb64>)
 8015482:	f7ff bada 	b.w	8014a3a <_dtoa_r+0xca>
 8015486:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8015488:	2b01      	cmp	r3, #1
 801548a:	f77f ae3f 	ble.w	801510c <_dtoa_r+0x79c>
 801548e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015490:	9308      	str	r3, [sp, #32]
 8015492:	e653      	b.n	801513c <_dtoa_r+0x7cc>
 8015494:	9b04      	ldr	r3, [sp, #16]
 8015496:	2b00      	cmp	r3, #0
 8015498:	dc03      	bgt.n	80154a2 <_dtoa_r+0xb32>
 801549a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 801549c:	2b02      	cmp	r3, #2
 801549e:	f73f aed5 	bgt.w	801524c <_dtoa_r+0x8dc>
 80154a2:	9d06      	ldr	r5, [sp, #24]
 80154a4:	4631      	mov	r1, r6
 80154a6:	4658      	mov	r0, fp
 80154a8:	f7ff f9d4 	bl	8014854 <quorem>
 80154ac:	9b06      	ldr	r3, [sp, #24]
 80154ae:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80154b2:	f805 8b01 	strb.w	r8, [r5], #1
 80154b6:	9a04      	ldr	r2, [sp, #16]
 80154b8:	1aeb      	subs	r3, r5, r3
 80154ba:	429a      	cmp	r2, r3
 80154bc:	ddb5      	ble.n	801542a <_dtoa_r+0xaba>
 80154be:	4659      	mov	r1, fp
 80154c0:	2300      	movs	r3, #0
 80154c2:	220a      	movs	r2, #10
 80154c4:	4620      	mov	r0, r4
 80154c6:	f000 f950 	bl	801576a <__multadd>
 80154ca:	4683      	mov	fp, r0
 80154cc:	e7ea      	b.n	80154a4 <_dtoa_r+0xb34>
 80154ce:	bf00      	nop
 80154d0:	08017a78 	.word	0x08017a78
 80154d4:	08017a9c 	.word	0x08017a9c

080154d8 <std>:
 80154d8:	2300      	movs	r3, #0
 80154da:	b510      	push	{r4, lr}
 80154dc:	4604      	mov	r4, r0
 80154de:	e9c0 3300 	strd	r3, r3, [r0]
 80154e2:	6083      	str	r3, [r0, #8]
 80154e4:	8181      	strh	r1, [r0, #12]
 80154e6:	6643      	str	r3, [r0, #100]	; 0x64
 80154e8:	81c2      	strh	r2, [r0, #14]
 80154ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80154ee:	6183      	str	r3, [r0, #24]
 80154f0:	4619      	mov	r1, r3
 80154f2:	2208      	movs	r2, #8
 80154f4:	305c      	adds	r0, #92	; 0x5c
 80154f6:	f7fe fbd5 	bl	8013ca4 <memset>
 80154fa:	4b05      	ldr	r3, [pc, #20]	; (8015510 <std+0x38>)
 80154fc:	6224      	str	r4, [r4, #32]
 80154fe:	6263      	str	r3, [r4, #36]	; 0x24
 8015500:	4b04      	ldr	r3, [pc, #16]	; (8015514 <std+0x3c>)
 8015502:	62a3      	str	r3, [r4, #40]	; 0x28
 8015504:	4b04      	ldr	r3, [pc, #16]	; (8015518 <std+0x40>)
 8015506:	62e3      	str	r3, [r4, #44]	; 0x2c
 8015508:	4b04      	ldr	r3, [pc, #16]	; (801551c <std+0x44>)
 801550a:	6323      	str	r3, [r4, #48]	; 0x30
 801550c:	bd10      	pop	{r4, pc}
 801550e:	bf00      	nop
 8015510:	080161c9 	.word	0x080161c9
 8015514:	080161eb 	.word	0x080161eb
 8015518:	08016223 	.word	0x08016223
 801551c:	08016247 	.word	0x08016247

08015520 <_cleanup_r>:
 8015520:	4901      	ldr	r1, [pc, #4]	; (8015528 <_cleanup_r+0x8>)
 8015522:	f000 b885 	b.w	8015630 <_fwalk_reent>
 8015526:	bf00      	nop
 8015528:	0801653d 	.word	0x0801653d

0801552c <__sfmoreglue>:
 801552c:	b570      	push	{r4, r5, r6, lr}
 801552e:	2568      	movs	r5, #104	; 0x68
 8015530:	1e4a      	subs	r2, r1, #1
 8015532:	4355      	muls	r5, r2
 8015534:	460e      	mov	r6, r1
 8015536:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801553a:	f7fe fc07 	bl	8013d4c <_malloc_r>
 801553e:	4604      	mov	r4, r0
 8015540:	b140      	cbz	r0, 8015554 <__sfmoreglue+0x28>
 8015542:	2100      	movs	r1, #0
 8015544:	e9c0 1600 	strd	r1, r6, [r0]
 8015548:	300c      	adds	r0, #12
 801554a:	60a0      	str	r0, [r4, #8]
 801554c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015550:	f7fe fba8 	bl	8013ca4 <memset>
 8015554:	4620      	mov	r0, r4
 8015556:	bd70      	pop	{r4, r5, r6, pc}

08015558 <__sinit>:
 8015558:	6983      	ldr	r3, [r0, #24]
 801555a:	b510      	push	{r4, lr}
 801555c:	4604      	mov	r4, r0
 801555e:	bb33      	cbnz	r3, 80155ae <__sinit+0x56>
 8015560:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8015564:	6503      	str	r3, [r0, #80]	; 0x50
 8015566:	4b12      	ldr	r3, [pc, #72]	; (80155b0 <__sinit+0x58>)
 8015568:	4a12      	ldr	r2, [pc, #72]	; (80155b4 <__sinit+0x5c>)
 801556a:	681b      	ldr	r3, [r3, #0]
 801556c:	6282      	str	r2, [r0, #40]	; 0x28
 801556e:	4298      	cmp	r0, r3
 8015570:	bf04      	itt	eq
 8015572:	2301      	moveq	r3, #1
 8015574:	6183      	streq	r3, [r0, #24]
 8015576:	f000 f81f 	bl	80155b8 <__sfp>
 801557a:	6060      	str	r0, [r4, #4]
 801557c:	4620      	mov	r0, r4
 801557e:	f000 f81b 	bl	80155b8 <__sfp>
 8015582:	60a0      	str	r0, [r4, #8]
 8015584:	4620      	mov	r0, r4
 8015586:	f000 f817 	bl	80155b8 <__sfp>
 801558a:	2200      	movs	r2, #0
 801558c:	60e0      	str	r0, [r4, #12]
 801558e:	2104      	movs	r1, #4
 8015590:	6860      	ldr	r0, [r4, #4]
 8015592:	f7ff ffa1 	bl	80154d8 <std>
 8015596:	2201      	movs	r2, #1
 8015598:	2109      	movs	r1, #9
 801559a:	68a0      	ldr	r0, [r4, #8]
 801559c:	f7ff ff9c 	bl	80154d8 <std>
 80155a0:	2202      	movs	r2, #2
 80155a2:	2112      	movs	r1, #18
 80155a4:	68e0      	ldr	r0, [r4, #12]
 80155a6:	f7ff ff97 	bl	80154d8 <std>
 80155aa:	2301      	movs	r3, #1
 80155ac:	61a3      	str	r3, [r4, #24]
 80155ae:	bd10      	pop	{r4, pc}
 80155b0:	08017a64 	.word	0x08017a64
 80155b4:	08015521 	.word	0x08015521

080155b8 <__sfp>:
 80155b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80155ba:	4b1b      	ldr	r3, [pc, #108]	; (8015628 <__sfp+0x70>)
 80155bc:	4607      	mov	r7, r0
 80155be:	681e      	ldr	r6, [r3, #0]
 80155c0:	69b3      	ldr	r3, [r6, #24]
 80155c2:	b913      	cbnz	r3, 80155ca <__sfp+0x12>
 80155c4:	4630      	mov	r0, r6
 80155c6:	f7ff ffc7 	bl	8015558 <__sinit>
 80155ca:	3648      	adds	r6, #72	; 0x48
 80155cc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80155d0:	3b01      	subs	r3, #1
 80155d2:	d503      	bpl.n	80155dc <__sfp+0x24>
 80155d4:	6833      	ldr	r3, [r6, #0]
 80155d6:	b133      	cbz	r3, 80155e6 <__sfp+0x2e>
 80155d8:	6836      	ldr	r6, [r6, #0]
 80155da:	e7f7      	b.n	80155cc <__sfp+0x14>
 80155dc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80155e0:	b16d      	cbz	r5, 80155fe <__sfp+0x46>
 80155e2:	3468      	adds	r4, #104	; 0x68
 80155e4:	e7f4      	b.n	80155d0 <__sfp+0x18>
 80155e6:	2104      	movs	r1, #4
 80155e8:	4638      	mov	r0, r7
 80155ea:	f7ff ff9f 	bl	801552c <__sfmoreglue>
 80155ee:	6030      	str	r0, [r6, #0]
 80155f0:	2800      	cmp	r0, #0
 80155f2:	d1f1      	bne.n	80155d8 <__sfp+0x20>
 80155f4:	230c      	movs	r3, #12
 80155f6:	4604      	mov	r4, r0
 80155f8:	603b      	str	r3, [r7, #0]
 80155fa:	4620      	mov	r0, r4
 80155fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80155fe:	4b0b      	ldr	r3, [pc, #44]	; (801562c <__sfp+0x74>)
 8015600:	6665      	str	r5, [r4, #100]	; 0x64
 8015602:	e9c4 5500 	strd	r5, r5, [r4]
 8015606:	60a5      	str	r5, [r4, #8]
 8015608:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801560c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8015610:	2208      	movs	r2, #8
 8015612:	4629      	mov	r1, r5
 8015614:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015618:	f7fe fb44 	bl	8013ca4 <memset>
 801561c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8015620:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015624:	e7e9      	b.n	80155fa <__sfp+0x42>
 8015626:	bf00      	nop
 8015628:	08017a64 	.word	0x08017a64
 801562c:	ffff0001 	.word	0xffff0001

08015630 <_fwalk_reent>:
 8015630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015634:	4680      	mov	r8, r0
 8015636:	4689      	mov	r9, r1
 8015638:	2600      	movs	r6, #0
 801563a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801563e:	b914      	cbnz	r4, 8015646 <_fwalk_reent+0x16>
 8015640:	4630      	mov	r0, r6
 8015642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015646:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801564a:	3f01      	subs	r7, #1
 801564c:	d501      	bpl.n	8015652 <_fwalk_reent+0x22>
 801564e:	6824      	ldr	r4, [r4, #0]
 8015650:	e7f5      	b.n	801563e <_fwalk_reent+0xe>
 8015652:	89ab      	ldrh	r3, [r5, #12]
 8015654:	2b01      	cmp	r3, #1
 8015656:	d907      	bls.n	8015668 <_fwalk_reent+0x38>
 8015658:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801565c:	3301      	adds	r3, #1
 801565e:	d003      	beq.n	8015668 <_fwalk_reent+0x38>
 8015660:	4629      	mov	r1, r5
 8015662:	4640      	mov	r0, r8
 8015664:	47c8      	blx	r9
 8015666:	4306      	orrs	r6, r0
 8015668:	3568      	adds	r5, #104	; 0x68
 801566a:	e7ee      	b.n	801564a <_fwalk_reent+0x1a>

0801566c <__locale_ctype_ptr_l>:
 801566c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8015670:	4770      	bx	lr
	...

08015674 <_localeconv_r>:
 8015674:	4b04      	ldr	r3, [pc, #16]	; (8015688 <_localeconv_r+0x14>)
 8015676:	681b      	ldr	r3, [r3, #0]
 8015678:	6a18      	ldr	r0, [r3, #32]
 801567a:	4b04      	ldr	r3, [pc, #16]	; (801568c <_localeconv_r+0x18>)
 801567c:	2800      	cmp	r0, #0
 801567e:	bf08      	it	eq
 8015680:	4618      	moveq	r0, r3
 8015682:	30f0      	adds	r0, #240	; 0xf0
 8015684:	4770      	bx	lr
 8015686:	bf00      	nop
 8015688:	2000026c 	.word	0x2000026c
 801568c:	200002d0 	.word	0x200002d0

08015690 <__ascii_mbtowc>:
 8015690:	b082      	sub	sp, #8
 8015692:	b901      	cbnz	r1, 8015696 <__ascii_mbtowc+0x6>
 8015694:	a901      	add	r1, sp, #4
 8015696:	b142      	cbz	r2, 80156aa <__ascii_mbtowc+0x1a>
 8015698:	b14b      	cbz	r3, 80156ae <__ascii_mbtowc+0x1e>
 801569a:	7813      	ldrb	r3, [r2, #0]
 801569c:	600b      	str	r3, [r1, #0]
 801569e:	7812      	ldrb	r2, [r2, #0]
 80156a0:	1c10      	adds	r0, r2, #0
 80156a2:	bf18      	it	ne
 80156a4:	2001      	movne	r0, #1
 80156a6:	b002      	add	sp, #8
 80156a8:	4770      	bx	lr
 80156aa:	4610      	mov	r0, r2
 80156ac:	e7fb      	b.n	80156a6 <__ascii_mbtowc+0x16>
 80156ae:	f06f 0001 	mvn.w	r0, #1
 80156b2:	e7f8      	b.n	80156a6 <__ascii_mbtowc+0x16>

080156b4 <memchr>:
 80156b4:	b510      	push	{r4, lr}
 80156b6:	b2c9      	uxtb	r1, r1
 80156b8:	4402      	add	r2, r0
 80156ba:	4290      	cmp	r0, r2
 80156bc:	4603      	mov	r3, r0
 80156be:	d101      	bne.n	80156c4 <memchr+0x10>
 80156c0:	2300      	movs	r3, #0
 80156c2:	e003      	b.n	80156cc <memchr+0x18>
 80156c4:	781c      	ldrb	r4, [r3, #0]
 80156c6:	3001      	adds	r0, #1
 80156c8:	428c      	cmp	r4, r1
 80156ca:	d1f6      	bne.n	80156ba <memchr+0x6>
 80156cc:	4618      	mov	r0, r3
 80156ce:	bd10      	pop	{r4, pc}

080156d0 <__malloc_lock>:
 80156d0:	4770      	bx	lr

080156d2 <__malloc_unlock>:
 80156d2:	4770      	bx	lr

080156d4 <_Balloc>:
 80156d4:	b570      	push	{r4, r5, r6, lr}
 80156d6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80156d8:	4604      	mov	r4, r0
 80156da:	460e      	mov	r6, r1
 80156dc:	b93d      	cbnz	r5, 80156ee <_Balloc+0x1a>
 80156de:	2010      	movs	r0, #16
 80156e0:	f7fe fab6 	bl	8013c50 <malloc>
 80156e4:	6260      	str	r0, [r4, #36]	; 0x24
 80156e6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80156ea:	6005      	str	r5, [r0, #0]
 80156ec:	60c5      	str	r5, [r0, #12]
 80156ee:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80156f0:	68eb      	ldr	r3, [r5, #12]
 80156f2:	b183      	cbz	r3, 8015716 <_Balloc+0x42>
 80156f4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80156f6:	68db      	ldr	r3, [r3, #12]
 80156f8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80156fc:	b9b8      	cbnz	r0, 801572e <_Balloc+0x5a>
 80156fe:	2101      	movs	r1, #1
 8015700:	fa01 f506 	lsl.w	r5, r1, r6
 8015704:	1d6a      	adds	r2, r5, #5
 8015706:	0092      	lsls	r2, r2, #2
 8015708:	4620      	mov	r0, r4
 801570a:	f000 fabe 	bl	8015c8a <_calloc_r>
 801570e:	b160      	cbz	r0, 801572a <_Balloc+0x56>
 8015710:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8015714:	e00e      	b.n	8015734 <_Balloc+0x60>
 8015716:	2221      	movs	r2, #33	; 0x21
 8015718:	2104      	movs	r1, #4
 801571a:	4620      	mov	r0, r4
 801571c:	f000 fab5 	bl	8015c8a <_calloc_r>
 8015720:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015722:	60e8      	str	r0, [r5, #12]
 8015724:	68db      	ldr	r3, [r3, #12]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d1e4      	bne.n	80156f4 <_Balloc+0x20>
 801572a:	2000      	movs	r0, #0
 801572c:	bd70      	pop	{r4, r5, r6, pc}
 801572e:	6802      	ldr	r2, [r0, #0]
 8015730:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8015734:	2300      	movs	r3, #0
 8015736:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801573a:	e7f7      	b.n	801572c <_Balloc+0x58>

0801573c <_Bfree>:
 801573c:	b570      	push	{r4, r5, r6, lr}
 801573e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015740:	4606      	mov	r6, r0
 8015742:	460d      	mov	r5, r1
 8015744:	b93c      	cbnz	r4, 8015756 <_Bfree+0x1a>
 8015746:	2010      	movs	r0, #16
 8015748:	f7fe fa82 	bl	8013c50 <malloc>
 801574c:	6270      	str	r0, [r6, #36]	; 0x24
 801574e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015752:	6004      	str	r4, [r0, #0]
 8015754:	60c4      	str	r4, [r0, #12]
 8015756:	b13d      	cbz	r5, 8015768 <_Bfree+0x2c>
 8015758:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801575a:	686a      	ldr	r2, [r5, #4]
 801575c:	68db      	ldr	r3, [r3, #12]
 801575e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8015762:	6029      	str	r1, [r5, #0]
 8015764:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8015768:	bd70      	pop	{r4, r5, r6, pc}

0801576a <__multadd>:
 801576a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801576e:	461f      	mov	r7, r3
 8015770:	4606      	mov	r6, r0
 8015772:	460c      	mov	r4, r1
 8015774:	2300      	movs	r3, #0
 8015776:	690d      	ldr	r5, [r1, #16]
 8015778:	f101 0c14 	add.w	ip, r1, #20
 801577c:	f8dc 0000 	ldr.w	r0, [ip]
 8015780:	3301      	adds	r3, #1
 8015782:	b281      	uxth	r1, r0
 8015784:	fb02 7101 	mla	r1, r2, r1, r7
 8015788:	0c00      	lsrs	r0, r0, #16
 801578a:	0c0f      	lsrs	r7, r1, #16
 801578c:	fb02 7000 	mla	r0, r2, r0, r7
 8015790:	b289      	uxth	r1, r1
 8015792:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8015796:	429d      	cmp	r5, r3
 8015798:	ea4f 4710 	mov.w	r7, r0, lsr #16
 801579c:	f84c 1b04 	str.w	r1, [ip], #4
 80157a0:	dcec      	bgt.n	801577c <__multadd+0x12>
 80157a2:	b1d7      	cbz	r7, 80157da <__multadd+0x70>
 80157a4:	68a3      	ldr	r3, [r4, #8]
 80157a6:	42ab      	cmp	r3, r5
 80157a8:	dc12      	bgt.n	80157d0 <__multadd+0x66>
 80157aa:	6861      	ldr	r1, [r4, #4]
 80157ac:	4630      	mov	r0, r6
 80157ae:	3101      	adds	r1, #1
 80157b0:	f7ff ff90 	bl	80156d4 <_Balloc>
 80157b4:	4680      	mov	r8, r0
 80157b6:	6922      	ldr	r2, [r4, #16]
 80157b8:	f104 010c 	add.w	r1, r4, #12
 80157bc:	3202      	adds	r2, #2
 80157be:	0092      	lsls	r2, r2, #2
 80157c0:	300c      	adds	r0, #12
 80157c2:	f7fe fa64 	bl	8013c8e <memcpy>
 80157c6:	4621      	mov	r1, r4
 80157c8:	4630      	mov	r0, r6
 80157ca:	f7ff ffb7 	bl	801573c <_Bfree>
 80157ce:	4644      	mov	r4, r8
 80157d0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80157d4:	3501      	adds	r5, #1
 80157d6:	615f      	str	r7, [r3, #20]
 80157d8:	6125      	str	r5, [r4, #16]
 80157da:	4620      	mov	r0, r4
 80157dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080157e0 <__hi0bits>:
 80157e0:	0c02      	lsrs	r2, r0, #16
 80157e2:	0412      	lsls	r2, r2, #16
 80157e4:	4603      	mov	r3, r0
 80157e6:	b9b2      	cbnz	r2, 8015816 <__hi0bits+0x36>
 80157e8:	0403      	lsls	r3, r0, #16
 80157ea:	2010      	movs	r0, #16
 80157ec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80157f0:	bf04      	itt	eq
 80157f2:	021b      	lsleq	r3, r3, #8
 80157f4:	3008      	addeq	r0, #8
 80157f6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80157fa:	bf04      	itt	eq
 80157fc:	011b      	lsleq	r3, r3, #4
 80157fe:	3004      	addeq	r0, #4
 8015800:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8015804:	bf04      	itt	eq
 8015806:	009b      	lsleq	r3, r3, #2
 8015808:	3002      	addeq	r0, #2
 801580a:	2b00      	cmp	r3, #0
 801580c:	db06      	blt.n	801581c <__hi0bits+0x3c>
 801580e:	005b      	lsls	r3, r3, #1
 8015810:	d503      	bpl.n	801581a <__hi0bits+0x3a>
 8015812:	3001      	adds	r0, #1
 8015814:	4770      	bx	lr
 8015816:	2000      	movs	r0, #0
 8015818:	e7e8      	b.n	80157ec <__hi0bits+0xc>
 801581a:	2020      	movs	r0, #32
 801581c:	4770      	bx	lr

0801581e <__lo0bits>:
 801581e:	6803      	ldr	r3, [r0, #0]
 8015820:	4601      	mov	r1, r0
 8015822:	f013 0207 	ands.w	r2, r3, #7
 8015826:	d00b      	beq.n	8015840 <__lo0bits+0x22>
 8015828:	07da      	lsls	r2, r3, #31
 801582a:	d423      	bmi.n	8015874 <__lo0bits+0x56>
 801582c:	0798      	lsls	r0, r3, #30
 801582e:	bf49      	itett	mi
 8015830:	085b      	lsrmi	r3, r3, #1
 8015832:	089b      	lsrpl	r3, r3, #2
 8015834:	2001      	movmi	r0, #1
 8015836:	600b      	strmi	r3, [r1, #0]
 8015838:	bf5c      	itt	pl
 801583a:	600b      	strpl	r3, [r1, #0]
 801583c:	2002      	movpl	r0, #2
 801583e:	4770      	bx	lr
 8015840:	b298      	uxth	r0, r3
 8015842:	b9a8      	cbnz	r0, 8015870 <__lo0bits+0x52>
 8015844:	2010      	movs	r0, #16
 8015846:	0c1b      	lsrs	r3, r3, #16
 8015848:	f013 0fff 	tst.w	r3, #255	; 0xff
 801584c:	bf04      	itt	eq
 801584e:	0a1b      	lsreq	r3, r3, #8
 8015850:	3008      	addeq	r0, #8
 8015852:	071a      	lsls	r2, r3, #28
 8015854:	bf04      	itt	eq
 8015856:	091b      	lsreq	r3, r3, #4
 8015858:	3004      	addeq	r0, #4
 801585a:	079a      	lsls	r2, r3, #30
 801585c:	bf04      	itt	eq
 801585e:	089b      	lsreq	r3, r3, #2
 8015860:	3002      	addeq	r0, #2
 8015862:	07da      	lsls	r2, r3, #31
 8015864:	d402      	bmi.n	801586c <__lo0bits+0x4e>
 8015866:	085b      	lsrs	r3, r3, #1
 8015868:	d006      	beq.n	8015878 <__lo0bits+0x5a>
 801586a:	3001      	adds	r0, #1
 801586c:	600b      	str	r3, [r1, #0]
 801586e:	4770      	bx	lr
 8015870:	4610      	mov	r0, r2
 8015872:	e7e9      	b.n	8015848 <__lo0bits+0x2a>
 8015874:	2000      	movs	r0, #0
 8015876:	4770      	bx	lr
 8015878:	2020      	movs	r0, #32
 801587a:	4770      	bx	lr

0801587c <__i2b>:
 801587c:	b510      	push	{r4, lr}
 801587e:	460c      	mov	r4, r1
 8015880:	2101      	movs	r1, #1
 8015882:	f7ff ff27 	bl	80156d4 <_Balloc>
 8015886:	2201      	movs	r2, #1
 8015888:	6144      	str	r4, [r0, #20]
 801588a:	6102      	str	r2, [r0, #16]
 801588c:	bd10      	pop	{r4, pc}

0801588e <__multiply>:
 801588e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015892:	4614      	mov	r4, r2
 8015894:	690a      	ldr	r2, [r1, #16]
 8015896:	6923      	ldr	r3, [r4, #16]
 8015898:	4688      	mov	r8, r1
 801589a:	429a      	cmp	r2, r3
 801589c:	bfbe      	ittt	lt
 801589e:	460b      	movlt	r3, r1
 80158a0:	46a0      	movlt	r8, r4
 80158a2:	461c      	movlt	r4, r3
 80158a4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80158a8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80158ac:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80158b0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80158b4:	eb07 0609 	add.w	r6, r7, r9
 80158b8:	42b3      	cmp	r3, r6
 80158ba:	bfb8      	it	lt
 80158bc:	3101      	addlt	r1, #1
 80158be:	f7ff ff09 	bl	80156d4 <_Balloc>
 80158c2:	f100 0514 	add.w	r5, r0, #20
 80158c6:	462b      	mov	r3, r5
 80158c8:	2200      	movs	r2, #0
 80158ca:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80158ce:	4573      	cmp	r3, lr
 80158d0:	d316      	bcc.n	8015900 <__multiply+0x72>
 80158d2:	f104 0214 	add.w	r2, r4, #20
 80158d6:	f108 0114 	add.w	r1, r8, #20
 80158da:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80158de:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80158e2:	9300      	str	r3, [sp, #0]
 80158e4:	9b00      	ldr	r3, [sp, #0]
 80158e6:	9201      	str	r2, [sp, #4]
 80158e8:	4293      	cmp	r3, r2
 80158ea:	d80c      	bhi.n	8015906 <__multiply+0x78>
 80158ec:	2e00      	cmp	r6, #0
 80158ee:	dd03      	ble.n	80158f8 <__multiply+0x6a>
 80158f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80158f4:	2b00      	cmp	r3, #0
 80158f6:	d05d      	beq.n	80159b4 <__multiply+0x126>
 80158f8:	6106      	str	r6, [r0, #16]
 80158fa:	b003      	add	sp, #12
 80158fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015900:	f843 2b04 	str.w	r2, [r3], #4
 8015904:	e7e3      	b.n	80158ce <__multiply+0x40>
 8015906:	f8b2 b000 	ldrh.w	fp, [r2]
 801590a:	f1bb 0f00 	cmp.w	fp, #0
 801590e:	d023      	beq.n	8015958 <__multiply+0xca>
 8015910:	4689      	mov	r9, r1
 8015912:	46ac      	mov	ip, r5
 8015914:	f04f 0800 	mov.w	r8, #0
 8015918:	f859 4b04 	ldr.w	r4, [r9], #4
 801591c:	f8dc a000 	ldr.w	sl, [ip]
 8015920:	b2a3      	uxth	r3, r4
 8015922:	fa1f fa8a 	uxth.w	sl, sl
 8015926:	fb0b a303 	mla	r3, fp, r3, sl
 801592a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801592e:	f8dc 4000 	ldr.w	r4, [ip]
 8015932:	4443      	add	r3, r8
 8015934:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8015938:	fb0b 840a 	mla	r4, fp, sl, r8
 801593c:	46e2      	mov	sl, ip
 801593e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8015942:	b29b      	uxth	r3, r3
 8015944:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015948:	454f      	cmp	r7, r9
 801594a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 801594e:	f84a 3b04 	str.w	r3, [sl], #4
 8015952:	d82b      	bhi.n	80159ac <__multiply+0x11e>
 8015954:	f8cc 8004 	str.w	r8, [ip, #4]
 8015958:	9b01      	ldr	r3, [sp, #4]
 801595a:	3204      	adds	r2, #4
 801595c:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8015960:	f1ba 0f00 	cmp.w	sl, #0
 8015964:	d020      	beq.n	80159a8 <__multiply+0x11a>
 8015966:	4689      	mov	r9, r1
 8015968:	46a8      	mov	r8, r5
 801596a:	f04f 0b00 	mov.w	fp, #0
 801596e:	682b      	ldr	r3, [r5, #0]
 8015970:	f8b9 c000 	ldrh.w	ip, [r9]
 8015974:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8015978:	b29b      	uxth	r3, r3
 801597a:	fb0a 440c 	mla	r4, sl, ip, r4
 801597e:	46c4      	mov	ip, r8
 8015980:	445c      	add	r4, fp
 8015982:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8015986:	f84c 3b04 	str.w	r3, [ip], #4
 801598a:	f859 3b04 	ldr.w	r3, [r9], #4
 801598e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8015992:	0c1b      	lsrs	r3, r3, #16
 8015994:	fb0a b303 	mla	r3, sl, r3, fp
 8015998:	454f      	cmp	r7, r9
 801599a:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801599e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80159a2:	d805      	bhi.n	80159b0 <__multiply+0x122>
 80159a4:	f8c8 3004 	str.w	r3, [r8, #4]
 80159a8:	3504      	adds	r5, #4
 80159aa:	e79b      	b.n	80158e4 <__multiply+0x56>
 80159ac:	46d4      	mov	ip, sl
 80159ae:	e7b3      	b.n	8015918 <__multiply+0x8a>
 80159b0:	46e0      	mov	r8, ip
 80159b2:	e7dd      	b.n	8015970 <__multiply+0xe2>
 80159b4:	3e01      	subs	r6, #1
 80159b6:	e799      	b.n	80158ec <__multiply+0x5e>

080159b8 <__pow5mult>:
 80159b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159bc:	4615      	mov	r5, r2
 80159be:	f012 0203 	ands.w	r2, r2, #3
 80159c2:	4606      	mov	r6, r0
 80159c4:	460f      	mov	r7, r1
 80159c6:	d007      	beq.n	80159d8 <__pow5mult+0x20>
 80159c8:	4c21      	ldr	r4, [pc, #132]	; (8015a50 <__pow5mult+0x98>)
 80159ca:	3a01      	subs	r2, #1
 80159cc:	2300      	movs	r3, #0
 80159ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80159d2:	f7ff feca 	bl	801576a <__multadd>
 80159d6:	4607      	mov	r7, r0
 80159d8:	10ad      	asrs	r5, r5, #2
 80159da:	d035      	beq.n	8015a48 <__pow5mult+0x90>
 80159dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80159de:	b93c      	cbnz	r4, 80159f0 <__pow5mult+0x38>
 80159e0:	2010      	movs	r0, #16
 80159e2:	f7fe f935 	bl	8013c50 <malloc>
 80159e6:	6270      	str	r0, [r6, #36]	; 0x24
 80159e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80159ec:	6004      	str	r4, [r0, #0]
 80159ee:	60c4      	str	r4, [r0, #12]
 80159f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80159f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80159f8:	b94c      	cbnz	r4, 8015a0e <__pow5mult+0x56>
 80159fa:	f240 2171 	movw	r1, #625	; 0x271
 80159fe:	4630      	mov	r0, r6
 8015a00:	f7ff ff3c 	bl	801587c <__i2b>
 8015a04:	2300      	movs	r3, #0
 8015a06:	4604      	mov	r4, r0
 8015a08:	f8c8 0008 	str.w	r0, [r8, #8]
 8015a0c:	6003      	str	r3, [r0, #0]
 8015a0e:	f04f 0800 	mov.w	r8, #0
 8015a12:	07eb      	lsls	r3, r5, #31
 8015a14:	d50a      	bpl.n	8015a2c <__pow5mult+0x74>
 8015a16:	4639      	mov	r1, r7
 8015a18:	4622      	mov	r2, r4
 8015a1a:	4630      	mov	r0, r6
 8015a1c:	f7ff ff37 	bl	801588e <__multiply>
 8015a20:	4681      	mov	r9, r0
 8015a22:	4639      	mov	r1, r7
 8015a24:	4630      	mov	r0, r6
 8015a26:	f7ff fe89 	bl	801573c <_Bfree>
 8015a2a:	464f      	mov	r7, r9
 8015a2c:	106d      	asrs	r5, r5, #1
 8015a2e:	d00b      	beq.n	8015a48 <__pow5mult+0x90>
 8015a30:	6820      	ldr	r0, [r4, #0]
 8015a32:	b938      	cbnz	r0, 8015a44 <__pow5mult+0x8c>
 8015a34:	4622      	mov	r2, r4
 8015a36:	4621      	mov	r1, r4
 8015a38:	4630      	mov	r0, r6
 8015a3a:	f7ff ff28 	bl	801588e <__multiply>
 8015a3e:	6020      	str	r0, [r4, #0]
 8015a40:	f8c0 8000 	str.w	r8, [r0]
 8015a44:	4604      	mov	r4, r0
 8015a46:	e7e4      	b.n	8015a12 <__pow5mult+0x5a>
 8015a48:	4638      	mov	r0, r7
 8015a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a4e:	bf00      	nop
 8015a50:	08017c08 	.word	0x08017c08

08015a54 <__lshift>:
 8015a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a58:	460c      	mov	r4, r1
 8015a5a:	4607      	mov	r7, r0
 8015a5c:	4616      	mov	r6, r2
 8015a5e:	6923      	ldr	r3, [r4, #16]
 8015a60:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015a64:	eb0a 0903 	add.w	r9, sl, r3
 8015a68:	6849      	ldr	r1, [r1, #4]
 8015a6a:	68a3      	ldr	r3, [r4, #8]
 8015a6c:	f109 0501 	add.w	r5, r9, #1
 8015a70:	42ab      	cmp	r3, r5
 8015a72:	db32      	blt.n	8015ada <__lshift+0x86>
 8015a74:	4638      	mov	r0, r7
 8015a76:	f7ff fe2d 	bl	80156d4 <_Balloc>
 8015a7a:	2300      	movs	r3, #0
 8015a7c:	4680      	mov	r8, r0
 8015a7e:	461a      	mov	r2, r3
 8015a80:	f100 0114 	add.w	r1, r0, #20
 8015a84:	4553      	cmp	r3, sl
 8015a86:	db2b      	blt.n	8015ae0 <__lshift+0x8c>
 8015a88:	6920      	ldr	r0, [r4, #16]
 8015a8a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015a8e:	f104 0314 	add.w	r3, r4, #20
 8015a92:	f016 021f 	ands.w	r2, r6, #31
 8015a96:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015a9a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015a9e:	d025      	beq.n	8015aec <__lshift+0x98>
 8015aa0:	2000      	movs	r0, #0
 8015aa2:	f1c2 0e20 	rsb	lr, r2, #32
 8015aa6:	468a      	mov	sl, r1
 8015aa8:	681e      	ldr	r6, [r3, #0]
 8015aaa:	4096      	lsls	r6, r2
 8015aac:	4330      	orrs	r0, r6
 8015aae:	f84a 0b04 	str.w	r0, [sl], #4
 8015ab2:	f853 0b04 	ldr.w	r0, [r3], #4
 8015ab6:	459c      	cmp	ip, r3
 8015ab8:	fa20 f00e 	lsr.w	r0, r0, lr
 8015abc:	d814      	bhi.n	8015ae8 <__lshift+0x94>
 8015abe:	6048      	str	r0, [r1, #4]
 8015ac0:	b108      	cbz	r0, 8015ac6 <__lshift+0x72>
 8015ac2:	f109 0502 	add.w	r5, r9, #2
 8015ac6:	3d01      	subs	r5, #1
 8015ac8:	4638      	mov	r0, r7
 8015aca:	f8c8 5010 	str.w	r5, [r8, #16]
 8015ace:	4621      	mov	r1, r4
 8015ad0:	f7ff fe34 	bl	801573c <_Bfree>
 8015ad4:	4640      	mov	r0, r8
 8015ad6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015ada:	3101      	adds	r1, #1
 8015adc:	005b      	lsls	r3, r3, #1
 8015ade:	e7c7      	b.n	8015a70 <__lshift+0x1c>
 8015ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8015ae4:	3301      	adds	r3, #1
 8015ae6:	e7cd      	b.n	8015a84 <__lshift+0x30>
 8015ae8:	4651      	mov	r1, sl
 8015aea:	e7dc      	b.n	8015aa6 <__lshift+0x52>
 8015aec:	3904      	subs	r1, #4
 8015aee:	f853 2b04 	ldr.w	r2, [r3], #4
 8015af2:	459c      	cmp	ip, r3
 8015af4:	f841 2f04 	str.w	r2, [r1, #4]!
 8015af8:	d8f9      	bhi.n	8015aee <__lshift+0x9a>
 8015afa:	e7e4      	b.n	8015ac6 <__lshift+0x72>

08015afc <__mcmp>:
 8015afc:	6903      	ldr	r3, [r0, #16]
 8015afe:	690a      	ldr	r2, [r1, #16]
 8015b00:	b530      	push	{r4, r5, lr}
 8015b02:	1a9b      	subs	r3, r3, r2
 8015b04:	d10c      	bne.n	8015b20 <__mcmp+0x24>
 8015b06:	0092      	lsls	r2, r2, #2
 8015b08:	3014      	adds	r0, #20
 8015b0a:	3114      	adds	r1, #20
 8015b0c:	1884      	adds	r4, r0, r2
 8015b0e:	4411      	add	r1, r2
 8015b10:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8015b14:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8015b18:	4295      	cmp	r5, r2
 8015b1a:	d003      	beq.n	8015b24 <__mcmp+0x28>
 8015b1c:	d305      	bcc.n	8015b2a <__mcmp+0x2e>
 8015b1e:	2301      	movs	r3, #1
 8015b20:	4618      	mov	r0, r3
 8015b22:	bd30      	pop	{r4, r5, pc}
 8015b24:	42a0      	cmp	r0, r4
 8015b26:	d3f3      	bcc.n	8015b10 <__mcmp+0x14>
 8015b28:	e7fa      	b.n	8015b20 <__mcmp+0x24>
 8015b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8015b2e:	e7f7      	b.n	8015b20 <__mcmp+0x24>

08015b30 <__mdiff>:
 8015b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015b34:	460d      	mov	r5, r1
 8015b36:	4607      	mov	r7, r0
 8015b38:	4611      	mov	r1, r2
 8015b3a:	4628      	mov	r0, r5
 8015b3c:	4614      	mov	r4, r2
 8015b3e:	f7ff ffdd 	bl	8015afc <__mcmp>
 8015b42:	1e06      	subs	r6, r0, #0
 8015b44:	d108      	bne.n	8015b58 <__mdiff+0x28>
 8015b46:	4631      	mov	r1, r6
 8015b48:	4638      	mov	r0, r7
 8015b4a:	f7ff fdc3 	bl	80156d4 <_Balloc>
 8015b4e:	2301      	movs	r3, #1
 8015b50:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8015b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b58:	bfa4      	itt	ge
 8015b5a:	4623      	movge	r3, r4
 8015b5c:	462c      	movge	r4, r5
 8015b5e:	4638      	mov	r0, r7
 8015b60:	6861      	ldr	r1, [r4, #4]
 8015b62:	bfa6      	itte	ge
 8015b64:	461d      	movge	r5, r3
 8015b66:	2600      	movge	r6, #0
 8015b68:	2601      	movlt	r6, #1
 8015b6a:	f7ff fdb3 	bl	80156d4 <_Balloc>
 8015b6e:	f04f 0e00 	mov.w	lr, #0
 8015b72:	60c6      	str	r6, [r0, #12]
 8015b74:	692b      	ldr	r3, [r5, #16]
 8015b76:	6926      	ldr	r6, [r4, #16]
 8015b78:	f104 0214 	add.w	r2, r4, #20
 8015b7c:	f105 0914 	add.w	r9, r5, #20
 8015b80:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8015b84:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8015b88:	f100 0114 	add.w	r1, r0, #20
 8015b8c:	f852 ab04 	ldr.w	sl, [r2], #4
 8015b90:	f859 5b04 	ldr.w	r5, [r9], #4
 8015b94:	fa1f f38a 	uxth.w	r3, sl
 8015b98:	4473      	add	r3, lr
 8015b9a:	b2ac      	uxth	r4, r5
 8015b9c:	1b1b      	subs	r3, r3, r4
 8015b9e:	0c2c      	lsrs	r4, r5, #16
 8015ba0:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8015ba4:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8015ba8:	b29b      	uxth	r3, r3
 8015baa:	ea4f 4e24 	mov.w	lr, r4, asr #16
 8015bae:	45c8      	cmp	r8, r9
 8015bb0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8015bb4:	4694      	mov	ip, r2
 8015bb6:	f841 4b04 	str.w	r4, [r1], #4
 8015bba:	d8e7      	bhi.n	8015b8c <__mdiff+0x5c>
 8015bbc:	45bc      	cmp	ip, r7
 8015bbe:	d304      	bcc.n	8015bca <__mdiff+0x9a>
 8015bc0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8015bc4:	b183      	cbz	r3, 8015be8 <__mdiff+0xb8>
 8015bc6:	6106      	str	r6, [r0, #16]
 8015bc8:	e7c4      	b.n	8015b54 <__mdiff+0x24>
 8015bca:	f85c 4b04 	ldr.w	r4, [ip], #4
 8015bce:	b2a2      	uxth	r2, r4
 8015bd0:	4472      	add	r2, lr
 8015bd2:	1413      	asrs	r3, r2, #16
 8015bd4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8015bd8:	b292      	uxth	r2, r2
 8015bda:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8015bde:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8015be2:	f841 2b04 	str.w	r2, [r1], #4
 8015be6:	e7e9      	b.n	8015bbc <__mdiff+0x8c>
 8015be8:	3e01      	subs	r6, #1
 8015bea:	e7e9      	b.n	8015bc0 <__mdiff+0x90>

08015bec <__d2b>:
 8015bec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8015bf0:	461c      	mov	r4, r3
 8015bf2:	e9dd 6508 	ldrd	r6, r5, [sp, #32]
 8015bf6:	2101      	movs	r1, #1
 8015bf8:	4690      	mov	r8, r2
 8015bfa:	f7ff fd6b 	bl	80156d4 <_Balloc>
 8015bfe:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8015c02:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8015c06:	4607      	mov	r7, r0
 8015c08:	bb34      	cbnz	r4, 8015c58 <__d2b+0x6c>
 8015c0a:	9201      	str	r2, [sp, #4]
 8015c0c:	f1b8 0200 	subs.w	r2, r8, #0
 8015c10:	d027      	beq.n	8015c62 <__d2b+0x76>
 8015c12:	a802      	add	r0, sp, #8
 8015c14:	f840 2d08 	str.w	r2, [r0, #-8]!
 8015c18:	f7ff fe01 	bl	801581e <__lo0bits>
 8015c1c:	9900      	ldr	r1, [sp, #0]
 8015c1e:	b1f0      	cbz	r0, 8015c5e <__d2b+0x72>
 8015c20:	9a01      	ldr	r2, [sp, #4]
 8015c22:	f1c0 0320 	rsb	r3, r0, #32
 8015c26:	fa02 f303 	lsl.w	r3, r2, r3
 8015c2a:	430b      	orrs	r3, r1
 8015c2c:	40c2      	lsrs	r2, r0
 8015c2e:	617b      	str	r3, [r7, #20]
 8015c30:	9201      	str	r2, [sp, #4]
 8015c32:	9b01      	ldr	r3, [sp, #4]
 8015c34:	2b00      	cmp	r3, #0
 8015c36:	bf14      	ite	ne
 8015c38:	2102      	movne	r1, #2
 8015c3a:	2101      	moveq	r1, #1
 8015c3c:	61bb      	str	r3, [r7, #24]
 8015c3e:	6139      	str	r1, [r7, #16]
 8015c40:	b1c4      	cbz	r4, 8015c74 <__d2b+0x88>
 8015c42:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8015c46:	4404      	add	r4, r0
 8015c48:	6034      	str	r4, [r6, #0]
 8015c4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015c4e:	6028      	str	r0, [r5, #0]
 8015c50:	4638      	mov	r0, r7
 8015c52:	b002      	add	sp, #8
 8015c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015c58:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8015c5c:	e7d5      	b.n	8015c0a <__d2b+0x1e>
 8015c5e:	6179      	str	r1, [r7, #20]
 8015c60:	e7e7      	b.n	8015c32 <__d2b+0x46>
 8015c62:	a801      	add	r0, sp, #4
 8015c64:	f7ff fddb 	bl	801581e <__lo0bits>
 8015c68:	2101      	movs	r1, #1
 8015c6a:	9b01      	ldr	r3, [sp, #4]
 8015c6c:	6139      	str	r1, [r7, #16]
 8015c6e:	617b      	str	r3, [r7, #20]
 8015c70:	3020      	adds	r0, #32
 8015c72:	e7e5      	b.n	8015c40 <__d2b+0x54>
 8015c74:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c78:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8015c7c:	6030      	str	r0, [r6, #0]
 8015c7e:	6918      	ldr	r0, [r3, #16]
 8015c80:	f7ff fdae 	bl	80157e0 <__hi0bits>
 8015c84:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8015c88:	e7e1      	b.n	8015c4e <__d2b+0x62>

08015c8a <_calloc_r>:
 8015c8a:	b538      	push	{r3, r4, r5, lr}
 8015c8c:	fb02 f401 	mul.w	r4, r2, r1
 8015c90:	4621      	mov	r1, r4
 8015c92:	f7fe f85b 	bl	8013d4c <_malloc_r>
 8015c96:	4605      	mov	r5, r0
 8015c98:	b118      	cbz	r0, 8015ca2 <_calloc_r+0x18>
 8015c9a:	4622      	mov	r2, r4
 8015c9c:	2100      	movs	r1, #0
 8015c9e:	f7fe f801 	bl	8013ca4 <memset>
 8015ca2:	4628      	mov	r0, r5
 8015ca4:	bd38      	pop	{r3, r4, r5, pc}

08015ca6 <__ssputs_r>:
 8015ca6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015caa:	688e      	ldr	r6, [r1, #8]
 8015cac:	4682      	mov	sl, r0
 8015cae:	429e      	cmp	r6, r3
 8015cb0:	460c      	mov	r4, r1
 8015cb2:	4690      	mov	r8, r2
 8015cb4:	4699      	mov	r9, r3
 8015cb6:	d837      	bhi.n	8015d28 <__ssputs_r+0x82>
 8015cb8:	898a      	ldrh	r2, [r1, #12]
 8015cba:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015cbe:	d031      	beq.n	8015d24 <__ssputs_r+0x7e>
 8015cc0:	2302      	movs	r3, #2
 8015cc2:	6825      	ldr	r5, [r4, #0]
 8015cc4:	6909      	ldr	r1, [r1, #16]
 8015cc6:	1a6f      	subs	r7, r5, r1
 8015cc8:	6965      	ldr	r5, [r4, #20]
 8015cca:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015cce:	fb95 f5f3 	sdiv	r5, r5, r3
 8015cd2:	f109 0301 	add.w	r3, r9, #1
 8015cd6:	443b      	add	r3, r7
 8015cd8:	429d      	cmp	r5, r3
 8015cda:	bf38      	it	cc
 8015cdc:	461d      	movcc	r5, r3
 8015cde:	0553      	lsls	r3, r2, #21
 8015ce0:	d530      	bpl.n	8015d44 <__ssputs_r+0x9e>
 8015ce2:	4629      	mov	r1, r5
 8015ce4:	f7fe f832 	bl	8013d4c <_malloc_r>
 8015ce8:	4606      	mov	r6, r0
 8015cea:	b950      	cbnz	r0, 8015d02 <__ssputs_r+0x5c>
 8015cec:	230c      	movs	r3, #12
 8015cee:	f04f 30ff 	mov.w	r0, #4294967295
 8015cf2:	f8ca 3000 	str.w	r3, [sl]
 8015cf6:	89a3      	ldrh	r3, [r4, #12]
 8015cf8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015cfc:	81a3      	strh	r3, [r4, #12]
 8015cfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015d02:	463a      	mov	r2, r7
 8015d04:	6921      	ldr	r1, [r4, #16]
 8015d06:	f7fd ffc2 	bl	8013c8e <memcpy>
 8015d0a:	89a3      	ldrh	r3, [r4, #12]
 8015d0c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d14:	81a3      	strh	r3, [r4, #12]
 8015d16:	6126      	str	r6, [r4, #16]
 8015d18:	443e      	add	r6, r7
 8015d1a:	6026      	str	r6, [r4, #0]
 8015d1c:	464e      	mov	r6, r9
 8015d1e:	6165      	str	r5, [r4, #20]
 8015d20:	1bed      	subs	r5, r5, r7
 8015d22:	60a5      	str	r5, [r4, #8]
 8015d24:	454e      	cmp	r6, r9
 8015d26:	d900      	bls.n	8015d2a <__ssputs_r+0x84>
 8015d28:	464e      	mov	r6, r9
 8015d2a:	4632      	mov	r2, r6
 8015d2c:	4641      	mov	r1, r8
 8015d2e:	6820      	ldr	r0, [r4, #0]
 8015d30:	f000 fca4 	bl	801667c <memmove>
 8015d34:	68a3      	ldr	r3, [r4, #8]
 8015d36:	2000      	movs	r0, #0
 8015d38:	1b9b      	subs	r3, r3, r6
 8015d3a:	60a3      	str	r3, [r4, #8]
 8015d3c:	6823      	ldr	r3, [r4, #0]
 8015d3e:	441e      	add	r6, r3
 8015d40:	6026      	str	r6, [r4, #0]
 8015d42:	e7dc      	b.n	8015cfe <__ssputs_r+0x58>
 8015d44:	462a      	mov	r2, r5
 8015d46:	f000 fcb2 	bl	80166ae <_realloc_r>
 8015d4a:	4606      	mov	r6, r0
 8015d4c:	2800      	cmp	r0, #0
 8015d4e:	d1e2      	bne.n	8015d16 <__ssputs_r+0x70>
 8015d50:	6921      	ldr	r1, [r4, #16]
 8015d52:	4650      	mov	r0, sl
 8015d54:	f7fd ffae 	bl	8013cb4 <_free_r>
 8015d58:	e7c8      	b.n	8015cec <__ssputs_r+0x46>
	...

08015d5c <_svfiprintf_r>:
 8015d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d60:	461d      	mov	r5, r3
 8015d62:	898b      	ldrh	r3, [r1, #12]
 8015d64:	b09d      	sub	sp, #116	; 0x74
 8015d66:	061f      	lsls	r7, r3, #24
 8015d68:	4680      	mov	r8, r0
 8015d6a:	460c      	mov	r4, r1
 8015d6c:	4616      	mov	r6, r2
 8015d6e:	d50f      	bpl.n	8015d90 <_svfiprintf_r+0x34>
 8015d70:	690b      	ldr	r3, [r1, #16]
 8015d72:	b96b      	cbnz	r3, 8015d90 <_svfiprintf_r+0x34>
 8015d74:	2140      	movs	r1, #64	; 0x40
 8015d76:	f7fd ffe9 	bl	8013d4c <_malloc_r>
 8015d7a:	6020      	str	r0, [r4, #0]
 8015d7c:	6120      	str	r0, [r4, #16]
 8015d7e:	b928      	cbnz	r0, 8015d8c <_svfiprintf_r+0x30>
 8015d80:	230c      	movs	r3, #12
 8015d82:	f8c8 3000 	str.w	r3, [r8]
 8015d86:	f04f 30ff 	mov.w	r0, #4294967295
 8015d8a:	e0c8      	b.n	8015f1e <_svfiprintf_r+0x1c2>
 8015d8c:	2340      	movs	r3, #64	; 0x40
 8015d8e:	6163      	str	r3, [r4, #20]
 8015d90:	2300      	movs	r3, #0
 8015d92:	9309      	str	r3, [sp, #36]	; 0x24
 8015d94:	2320      	movs	r3, #32
 8015d96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015d9a:	2330      	movs	r3, #48	; 0x30
 8015d9c:	f04f 0b01 	mov.w	fp, #1
 8015da0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015da4:	9503      	str	r5, [sp, #12]
 8015da6:	4637      	mov	r7, r6
 8015da8:	463d      	mov	r5, r7
 8015daa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015dae:	b10b      	cbz	r3, 8015db4 <_svfiprintf_r+0x58>
 8015db0:	2b25      	cmp	r3, #37	; 0x25
 8015db2:	d13e      	bne.n	8015e32 <_svfiprintf_r+0xd6>
 8015db4:	ebb7 0a06 	subs.w	sl, r7, r6
 8015db8:	d00b      	beq.n	8015dd2 <_svfiprintf_r+0x76>
 8015dba:	4653      	mov	r3, sl
 8015dbc:	4632      	mov	r2, r6
 8015dbe:	4621      	mov	r1, r4
 8015dc0:	4640      	mov	r0, r8
 8015dc2:	f7ff ff70 	bl	8015ca6 <__ssputs_r>
 8015dc6:	3001      	adds	r0, #1
 8015dc8:	f000 80a4 	beq.w	8015f14 <_svfiprintf_r+0x1b8>
 8015dcc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015dce:	4453      	add	r3, sl
 8015dd0:	9309      	str	r3, [sp, #36]	; 0x24
 8015dd2:	783b      	ldrb	r3, [r7, #0]
 8015dd4:	2b00      	cmp	r3, #0
 8015dd6:	f000 809d 	beq.w	8015f14 <_svfiprintf_r+0x1b8>
 8015dda:	2300      	movs	r3, #0
 8015ddc:	f04f 32ff 	mov.w	r2, #4294967295
 8015de0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015de4:	9304      	str	r3, [sp, #16]
 8015de6:	9307      	str	r3, [sp, #28]
 8015de8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015dec:	931a      	str	r3, [sp, #104]	; 0x68
 8015dee:	462f      	mov	r7, r5
 8015df0:	2205      	movs	r2, #5
 8015df2:	f817 1b01 	ldrb.w	r1, [r7], #1
 8015df6:	4850      	ldr	r0, [pc, #320]	; (8015f38 <_svfiprintf_r+0x1dc>)
 8015df8:	f7ff fc5c 	bl	80156b4 <memchr>
 8015dfc:	9b04      	ldr	r3, [sp, #16]
 8015dfe:	b9d0      	cbnz	r0, 8015e36 <_svfiprintf_r+0xda>
 8015e00:	06d9      	lsls	r1, r3, #27
 8015e02:	bf44      	itt	mi
 8015e04:	2220      	movmi	r2, #32
 8015e06:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015e0a:	071a      	lsls	r2, r3, #28
 8015e0c:	bf44      	itt	mi
 8015e0e:	222b      	movmi	r2, #43	; 0x2b
 8015e10:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8015e14:	782a      	ldrb	r2, [r5, #0]
 8015e16:	2a2a      	cmp	r2, #42	; 0x2a
 8015e18:	d015      	beq.n	8015e46 <_svfiprintf_r+0xea>
 8015e1a:	462f      	mov	r7, r5
 8015e1c:	2000      	movs	r0, #0
 8015e1e:	250a      	movs	r5, #10
 8015e20:	9a07      	ldr	r2, [sp, #28]
 8015e22:	4639      	mov	r1, r7
 8015e24:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015e28:	3b30      	subs	r3, #48	; 0x30
 8015e2a:	2b09      	cmp	r3, #9
 8015e2c:	d94d      	bls.n	8015eca <_svfiprintf_r+0x16e>
 8015e2e:	b1b8      	cbz	r0, 8015e60 <_svfiprintf_r+0x104>
 8015e30:	e00f      	b.n	8015e52 <_svfiprintf_r+0xf6>
 8015e32:	462f      	mov	r7, r5
 8015e34:	e7b8      	b.n	8015da8 <_svfiprintf_r+0x4c>
 8015e36:	4a40      	ldr	r2, [pc, #256]	; (8015f38 <_svfiprintf_r+0x1dc>)
 8015e38:	463d      	mov	r5, r7
 8015e3a:	1a80      	subs	r0, r0, r2
 8015e3c:	fa0b f000 	lsl.w	r0, fp, r0
 8015e40:	4318      	orrs	r0, r3
 8015e42:	9004      	str	r0, [sp, #16]
 8015e44:	e7d3      	b.n	8015dee <_svfiprintf_r+0x92>
 8015e46:	9a03      	ldr	r2, [sp, #12]
 8015e48:	1d11      	adds	r1, r2, #4
 8015e4a:	6812      	ldr	r2, [r2, #0]
 8015e4c:	9103      	str	r1, [sp, #12]
 8015e4e:	2a00      	cmp	r2, #0
 8015e50:	db01      	blt.n	8015e56 <_svfiprintf_r+0xfa>
 8015e52:	9207      	str	r2, [sp, #28]
 8015e54:	e004      	b.n	8015e60 <_svfiprintf_r+0x104>
 8015e56:	4252      	negs	r2, r2
 8015e58:	f043 0302 	orr.w	r3, r3, #2
 8015e5c:	9207      	str	r2, [sp, #28]
 8015e5e:	9304      	str	r3, [sp, #16]
 8015e60:	783b      	ldrb	r3, [r7, #0]
 8015e62:	2b2e      	cmp	r3, #46	; 0x2e
 8015e64:	d10c      	bne.n	8015e80 <_svfiprintf_r+0x124>
 8015e66:	787b      	ldrb	r3, [r7, #1]
 8015e68:	2b2a      	cmp	r3, #42	; 0x2a
 8015e6a:	d133      	bne.n	8015ed4 <_svfiprintf_r+0x178>
 8015e6c:	9b03      	ldr	r3, [sp, #12]
 8015e6e:	3702      	adds	r7, #2
 8015e70:	1d1a      	adds	r2, r3, #4
 8015e72:	681b      	ldr	r3, [r3, #0]
 8015e74:	9203      	str	r2, [sp, #12]
 8015e76:	2b00      	cmp	r3, #0
 8015e78:	bfb8      	it	lt
 8015e7a:	f04f 33ff 	movlt.w	r3, #4294967295
 8015e7e:	9305      	str	r3, [sp, #20]
 8015e80:	4d2e      	ldr	r5, [pc, #184]	; (8015f3c <_svfiprintf_r+0x1e0>)
 8015e82:	2203      	movs	r2, #3
 8015e84:	7839      	ldrb	r1, [r7, #0]
 8015e86:	4628      	mov	r0, r5
 8015e88:	f7ff fc14 	bl	80156b4 <memchr>
 8015e8c:	b138      	cbz	r0, 8015e9e <_svfiprintf_r+0x142>
 8015e8e:	2340      	movs	r3, #64	; 0x40
 8015e90:	1b40      	subs	r0, r0, r5
 8015e92:	fa03 f000 	lsl.w	r0, r3, r0
 8015e96:	9b04      	ldr	r3, [sp, #16]
 8015e98:	3701      	adds	r7, #1
 8015e9a:	4303      	orrs	r3, r0
 8015e9c:	9304      	str	r3, [sp, #16]
 8015e9e:	7839      	ldrb	r1, [r7, #0]
 8015ea0:	2206      	movs	r2, #6
 8015ea2:	4827      	ldr	r0, [pc, #156]	; (8015f40 <_svfiprintf_r+0x1e4>)
 8015ea4:	1c7e      	adds	r6, r7, #1
 8015ea6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015eaa:	f7ff fc03 	bl	80156b4 <memchr>
 8015eae:	2800      	cmp	r0, #0
 8015eb0:	d038      	beq.n	8015f24 <_svfiprintf_r+0x1c8>
 8015eb2:	4b24      	ldr	r3, [pc, #144]	; (8015f44 <_svfiprintf_r+0x1e8>)
 8015eb4:	bb13      	cbnz	r3, 8015efc <_svfiprintf_r+0x1a0>
 8015eb6:	9b03      	ldr	r3, [sp, #12]
 8015eb8:	3307      	adds	r3, #7
 8015eba:	f023 0307 	bic.w	r3, r3, #7
 8015ebe:	3308      	adds	r3, #8
 8015ec0:	9303      	str	r3, [sp, #12]
 8015ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015ec4:	444b      	add	r3, r9
 8015ec6:	9309      	str	r3, [sp, #36]	; 0x24
 8015ec8:	e76d      	b.n	8015da6 <_svfiprintf_r+0x4a>
 8015eca:	fb05 3202 	mla	r2, r5, r2, r3
 8015ece:	2001      	movs	r0, #1
 8015ed0:	460f      	mov	r7, r1
 8015ed2:	e7a6      	b.n	8015e22 <_svfiprintf_r+0xc6>
 8015ed4:	2300      	movs	r3, #0
 8015ed6:	250a      	movs	r5, #10
 8015ed8:	4619      	mov	r1, r3
 8015eda:	3701      	adds	r7, #1
 8015edc:	9305      	str	r3, [sp, #20]
 8015ede:	4638      	mov	r0, r7
 8015ee0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015ee4:	3a30      	subs	r2, #48	; 0x30
 8015ee6:	2a09      	cmp	r2, #9
 8015ee8:	d903      	bls.n	8015ef2 <_svfiprintf_r+0x196>
 8015eea:	2b00      	cmp	r3, #0
 8015eec:	d0c8      	beq.n	8015e80 <_svfiprintf_r+0x124>
 8015eee:	9105      	str	r1, [sp, #20]
 8015ef0:	e7c6      	b.n	8015e80 <_svfiprintf_r+0x124>
 8015ef2:	fb05 2101 	mla	r1, r5, r1, r2
 8015ef6:	2301      	movs	r3, #1
 8015ef8:	4607      	mov	r7, r0
 8015efa:	e7f0      	b.n	8015ede <_svfiprintf_r+0x182>
 8015efc:	ab03      	add	r3, sp, #12
 8015efe:	9300      	str	r3, [sp, #0]
 8015f00:	4622      	mov	r2, r4
 8015f02:	4b11      	ldr	r3, [pc, #68]	; (8015f48 <_svfiprintf_r+0x1ec>)
 8015f04:	a904      	add	r1, sp, #16
 8015f06:	4640      	mov	r0, r8
 8015f08:	f7fe f80c 	bl	8013f24 <_printf_float>
 8015f0c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8015f10:	4681      	mov	r9, r0
 8015f12:	d1d6      	bne.n	8015ec2 <_svfiprintf_r+0x166>
 8015f14:	89a3      	ldrh	r3, [r4, #12]
 8015f16:	065b      	lsls	r3, r3, #25
 8015f18:	f53f af35 	bmi.w	8015d86 <_svfiprintf_r+0x2a>
 8015f1c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f1e:	b01d      	add	sp, #116	; 0x74
 8015f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f24:	ab03      	add	r3, sp, #12
 8015f26:	9300      	str	r3, [sp, #0]
 8015f28:	4622      	mov	r2, r4
 8015f2a:	4b07      	ldr	r3, [pc, #28]	; (8015f48 <_svfiprintf_r+0x1ec>)
 8015f2c:	a904      	add	r1, sp, #16
 8015f2e:	4640      	mov	r0, r8
 8015f30:	f7fe faa4 	bl	801447c <_printf_i>
 8015f34:	e7ea      	b.n	8015f0c <_svfiprintf_r+0x1b0>
 8015f36:	bf00      	nop
 8015f38:	08017c14 	.word	0x08017c14
 8015f3c:	08017c1a 	.word	0x08017c1a
 8015f40:	08017c1e 	.word	0x08017c1e
 8015f44:	08013f25 	.word	0x08013f25
 8015f48:	08015ca7 	.word	0x08015ca7

08015f4c <__sfputc_r>:
 8015f4c:	6893      	ldr	r3, [r2, #8]
 8015f4e:	b410      	push	{r4}
 8015f50:	3b01      	subs	r3, #1
 8015f52:	2b00      	cmp	r3, #0
 8015f54:	6093      	str	r3, [r2, #8]
 8015f56:	da07      	bge.n	8015f68 <__sfputc_r+0x1c>
 8015f58:	6994      	ldr	r4, [r2, #24]
 8015f5a:	42a3      	cmp	r3, r4
 8015f5c:	db01      	blt.n	8015f62 <__sfputc_r+0x16>
 8015f5e:	290a      	cmp	r1, #10
 8015f60:	d102      	bne.n	8015f68 <__sfputc_r+0x1c>
 8015f62:	bc10      	pop	{r4}
 8015f64:	f000 b974 	b.w	8016250 <__swbuf_r>
 8015f68:	6813      	ldr	r3, [r2, #0]
 8015f6a:	1c58      	adds	r0, r3, #1
 8015f6c:	6010      	str	r0, [r2, #0]
 8015f6e:	7019      	strb	r1, [r3, #0]
 8015f70:	4608      	mov	r0, r1
 8015f72:	bc10      	pop	{r4}
 8015f74:	4770      	bx	lr

08015f76 <__sfputs_r>:
 8015f76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015f78:	4606      	mov	r6, r0
 8015f7a:	460f      	mov	r7, r1
 8015f7c:	4614      	mov	r4, r2
 8015f7e:	18d5      	adds	r5, r2, r3
 8015f80:	42ac      	cmp	r4, r5
 8015f82:	d101      	bne.n	8015f88 <__sfputs_r+0x12>
 8015f84:	2000      	movs	r0, #0
 8015f86:	e007      	b.n	8015f98 <__sfputs_r+0x22>
 8015f88:	463a      	mov	r2, r7
 8015f8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f8e:	4630      	mov	r0, r6
 8015f90:	f7ff ffdc 	bl	8015f4c <__sfputc_r>
 8015f94:	1c43      	adds	r3, r0, #1
 8015f96:	d1f3      	bne.n	8015f80 <__sfputs_r+0xa>
 8015f98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015f9c <_vfiprintf_r>:
 8015f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015fa0:	460c      	mov	r4, r1
 8015fa2:	b09d      	sub	sp, #116	; 0x74
 8015fa4:	4617      	mov	r7, r2
 8015fa6:	461d      	mov	r5, r3
 8015fa8:	4606      	mov	r6, r0
 8015faa:	b118      	cbz	r0, 8015fb4 <_vfiprintf_r+0x18>
 8015fac:	6983      	ldr	r3, [r0, #24]
 8015fae:	b90b      	cbnz	r3, 8015fb4 <_vfiprintf_r+0x18>
 8015fb0:	f7ff fad2 	bl	8015558 <__sinit>
 8015fb4:	4b7c      	ldr	r3, [pc, #496]	; (80161a8 <_vfiprintf_r+0x20c>)
 8015fb6:	429c      	cmp	r4, r3
 8015fb8:	d158      	bne.n	801606c <_vfiprintf_r+0xd0>
 8015fba:	6874      	ldr	r4, [r6, #4]
 8015fbc:	89a3      	ldrh	r3, [r4, #12]
 8015fbe:	0718      	lsls	r0, r3, #28
 8015fc0:	d55e      	bpl.n	8016080 <_vfiprintf_r+0xe4>
 8015fc2:	6923      	ldr	r3, [r4, #16]
 8015fc4:	2b00      	cmp	r3, #0
 8015fc6:	d05b      	beq.n	8016080 <_vfiprintf_r+0xe4>
 8015fc8:	2300      	movs	r3, #0
 8015fca:	9309      	str	r3, [sp, #36]	; 0x24
 8015fcc:	2320      	movs	r3, #32
 8015fce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015fd2:	2330      	movs	r3, #48	; 0x30
 8015fd4:	f04f 0b01 	mov.w	fp, #1
 8015fd8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015fdc:	9503      	str	r5, [sp, #12]
 8015fde:	46b8      	mov	r8, r7
 8015fe0:	4645      	mov	r5, r8
 8015fe2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8015fe6:	b10b      	cbz	r3, 8015fec <_vfiprintf_r+0x50>
 8015fe8:	2b25      	cmp	r3, #37	; 0x25
 8015fea:	d154      	bne.n	8016096 <_vfiprintf_r+0xfa>
 8015fec:	ebb8 0a07 	subs.w	sl, r8, r7
 8015ff0:	d00b      	beq.n	801600a <_vfiprintf_r+0x6e>
 8015ff2:	4653      	mov	r3, sl
 8015ff4:	463a      	mov	r2, r7
 8015ff6:	4621      	mov	r1, r4
 8015ff8:	4630      	mov	r0, r6
 8015ffa:	f7ff ffbc 	bl	8015f76 <__sfputs_r>
 8015ffe:	3001      	adds	r0, #1
 8016000:	f000 80c2 	beq.w	8016188 <_vfiprintf_r+0x1ec>
 8016004:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016006:	4453      	add	r3, sl
 8016008:	9309      	str	r3, [sp, #36]	; 0x24
 801600a:	f898 3000 	ldrb.w	r3, [r8]
 801600e:	2b00      	cmp	r3, #0
 8016010:	f000 80ba 	beq.w	8016188 <_vfiprintf_r+0x1ec>
 8016014:	2300      	movs	r3, #0
 8016016:	f04f 32ff 	mov.w	r2, #4294967295
 801601a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801601e:	9304      	str	r3, [sp, #16]
 8016020:	9307      	str	r3, [sp, #28]
 8016022:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8016026:	931a      	str	r3, [sp, #104]	; 0x68
 8016028:	46a8      	mov	r8, r5
 801602a:	2205      	movs	r2, #5
 801602c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8016030:	485e      	ldr	r0, [pc, #376]	; (80161ac <_vfiprintf_r+0x210>)
 8016032:	f7ff fb3f 	bl	80156b4 <memchr>
 8016036:	9b04      	ldr	r3, [sp, #16]
 8016038:	bb78      	cbnz	r0, 801609a <_vfiprintf_r+0xfe>
 801603a:	06d9      	lsls	r1, r3, #27
 801603c:	bf44      	itt	mi
 801603e:	2220      	movmi	r2, #32
 8016040:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8016044:	071a      	lsls	r2, r3, #28
 8016046:	bf44      	itt	mi
 8016048:	222b      	movmi	r2, #43	; 0x2b
 801604a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801604e:	782a      	ldrb	r2, [r5, #0]
 8016050:	2a2a      	cmp	r2, #42	; 0x2a
 8016052:	d02a      	beq.n	80160aa <_vfiprintf_r+0x10e>
 8016054:	46a8      	mov	r8, r5
 8016056:	2000      	movs	r0, #0
 8016058:	250a      	movs	r5, #10
 801605a:	9a07      	ldr	r2, [sp, #28]
 801605c:	4641      	mov	r1, r8
 801605e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016062:	3b30      	subs	r3, #48	; 0x30
 8016064:	2b09      	cmp	r3, #9
 8016066:	d969      	bls.n	801613c <_vfiprintf_r+0x1a0>
 8016068:	b360      	cbz	r0, 80160c4 <_vfiprintf_r+0x128>
 801606a:	e024      	b.n	80160b6 <_vfiprintf_r+0x11a>
 801606c:	4b50      	ldr	r3, [pc, #320]	; (80161b0 <_vfiprintf_r+0x214>)
 801606e:	429c      	cmp	r4, r3
 8016070:	d101      	bne.n	8016076 <_vfiprintf_r+0xda>
 8016072:	68b4      	ldr	r4, [r6, #8]
 8016074:	e7a2      	b.n	8015fbc <_vfiprintf_r+0x20>
 8016076:	4b4f      	ldr	r3, [pc, #316]	; (80161b4 <_vfiprintf_r+0x218>)
 8016078:	429c      	cmp	r4, r3
 801607a:	bf08      	it	eq
 801607c:	68f4      	ldreq	r4, [r6, #12]
 801607e:	e79d      	b.n	8015fbc <_vfiprintf_r+0x20>
 8016080:	4621      	mov	r1, r4
 8016082:	4630      	mov	r0, r6
 8016084:	f000 f956 	bl	8016334 <__swsetup_r>
 8016088:	2800      	cmp	r0, #0
 801608a:	d09d      	beq.n	8015fc8 <_vfiprintf_r+0x2c>
 801608c:	f04f 30ff 	mov.w	r0, #4294967295
 8016090:	b01d      	add	sp, #116	; 0x74
 8016092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016096:	46a8      	mov	r8, r5
 8016098:	e7a2      	b.n	8015fe0 <_vfiprintf_r+0x44>
 801609a:	4a44      	ldr	r2, [pc, #272]	; (80161ac <_vfiprintf_r+0x210>)
 801609c:	4645      	mov	r5, r8
 801609e:	1a80      	subs	r0, r0, r2
 80160a0:	fa0b f000 	lsl.w	r0, fp, r0
 80160a4:	4318      	orrs	r0, r3
 80160a6:	9004      	str	r0, [sp, #16]
 80160a8:	e7be      	b.n	8016028 <_vfiprintf_r+0x8c>
 80160aa:	9a03      	ldr	r2, [sp, #12]
 80160ac:	1d11      	adds	r1, r2, #4
 80160ae:	6812      	ldr	r2, [r2, #0]
 80160b0:	9103      	str	r1, [sp, #12]
 80160b2:	2a00      	cmp	r2, #0
 80160b4:	db01      	blt.n	80160ba <_vfiprintf_r+0x11e>
 80160b6:	9207      	str	r2, [sp, #28]
 80160b8:	e004      	b.n	80160c4 <_vfiprintf_r+0x128>
 80160ba:	4252      	negs	r2, r2
 80160bc:	f043 0302 	orr.w	r3, r3, #2
 80160c0:	9207      	str	r2, [sp, #28]
 80160c2:	9304      	str	r3, [sp, #16]
 80160c4:	f898 3000 	ldrb.w	r3, [r8]
 80160c8:	2b2e      	cmp	r3, #46	; 0x2e
 80160ca:	d10e      	bne.n	80160ea <_vfiprintf_r+0x14e>
 80160cc:	f898 3001 	ldrb.w	r3, [r8, #1]
 80160d0:	2b2a      	cmp	r3, #42	; 0x2a
 80160d2:	d138      	bne.n	8016146 <_vfiprintf_r+0x1aa>
 80160d4:	9b03      	ldr	r3, [sp, #12]
 80160d6:	f108 0802 	add.w	r8, r8, #2
 80160da:	1d1a      	adds	r2, r3, #4
 80160dc:	681b      	ldr	r3, [r3, #0]
 80160de:	9203      	str	r2, [sp, #12]
 80160e0:	2b00      	cmp	r3, #0
 80160e2:	bfb8      	it	lt
 80160e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80160e8:	9305      	str	r3, [sp, #20]
 80160ea:	4d33      	ldr	r5, [pc, #204]	; (80161b8 <_vfiprintf_r+0x21c>)
 80160ec:	2203      	movs	r2, #3
 80160ee:	f898 1000 	ldrb.w	r1, [r8]
 80160f2:	4628      	mov	r0, r5
 80160f4:	f7ff fade 	bl	80156b4 <memchr>
 80160f8:	b140      	cbz	r0, 801610c <_vfiprintf_r+0x170>
 80160fa:	2340      	movs	r3, #64	; 0x40
 80160fc:	1b40      	subs	r0, r0, r5
 80160fe:	fa03 f000 	lsl.w	r0, r3, r0
 8016102:	9b04      	ldr	r3, [sp, #16]
 8016104:	f108 0801 	add.w	r8, r8, #1
 8016108:	4303      	orrs	r3, r0
 801610a:	9304      	str	r3, [sp, #16]
 801610c:	f898 1000 	ldrb.w	r1, [r8]
 8016110:	2206      	movs	r2, #6
 8016112:	482a      	ldr	r0, [pc, #168]	; (80161bc <_vfiprintf_r+0x220>)
 8016114:	f108 0701 	add.w	r7, r8, #1
 8016118:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801611c:	f7ff faca 	bl	80156b4 <memchr>
 8016120:	2800      	cmp	r0, #0
 8016122:	d037      	beq.n	8016194 <_vfiprintf_r+0x1f8>
 8016124:	4b26      	ldr	r3, [pc, #152]	; (80161c0 <_vfiprintf_r+0x224>)
 8016126:	bb1b      	cbnz	r3, 8016170 <_vfiprintf_r+0x1d4>
 8016128:	9b03      	ldr	r3, [sp, #12]
 801612a:	3307      	adds	r3, #7
 801612c:	f023 0307 	bic.w	r3, r3, #7
 8016130:	3308      	adds	r3, #8
 8016132:	9303      	str	r3, [sp, #12]
 8016134:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016136:	444b      	add	r3, r9
 8016138:	9309      	str	r3, [sp, #36]	; 0x24
 801613a:	e750      	b.n	8015fde <_vfiprintf_r+0x42>
 801613c:	fb05 3202 	mla	r2, r5, r2, r3
 8016140:	2001      	movs	r0, #1
 8016142:	4688      	mov	r8, r1
 8016144:	e78a      	b.n	801605c <_vfiprintf_r+0xc0>
 8016146:	2300      	movs	r3, #0
 8016148:	250a      	movs	r5, #10
 801614a:	4619      	mov	r1, r3
 801614c:	f108 0801 	add.w	r8, r8, #1
 8016150:	9305      	str	r3, [sp, #20]
 8016152:	4640      	mov	r0, r8
 8016154:	f810 2b01 	ldrb.w	r2, [r0], #1
 8016158:	3a30      	subs	r2, #48	; 0x30
 801615a:	2a09      	cmp	r2, #9
 801615c:	d903      	bls.n	8016166 <_vfiprintf_r+0x1ca>
 801615e:	2b00      	cmp	r3, #0
 8016160:	d0c3      	beq.n	80160ea <_vfiprintf_r+0x14e>
 8016162:	9105      	str	r1, [sp, #20]
 8016164:	e7c1      	b.n	80160ea <_vfiprintf_r+0x14e>
 8016166:	fb05 2101 	mla	r1, r5, r1, r2
 801616a:	2301      	movs	r3, #1
 801616c:	4680      	mov	r8, r0
 801616e:	e7f0      	b.n	8016152 <_vfiprintf_r+0x1b6>
 8016170:	ab03      	add	r3, sp, #12
 8016172:	9300      	str	r3, [sp, #0]
 8016174:	4622      	mov	r2, r4
 8016176:	4b13      	ldr	r3, [pc, #76]	; (80161c4 <_vfiprintf_r+0x228>)
 8016178:	a904      	add	r1, sp, #16
 801617a:	4630      	mov	r0, r6
 801617c:	f7fd fed2 	bl	8013f24 <_printf_float>
 8016180:	f1b0 3fff 	cmp.w	r0, #4294967295
 8016184:	4681      	mov	r9, r0
 8016186:	d1d5      	bne.n	8016134 <_vfiprintf_r+0x198>
 8016188:	89a3      	ldrh	r3, [r4, #12]
 801618a:	065b      	lsls	r3, r3, #25
 801618c:	f53f af7e 	bmi.w	801608c <_vfiprintf_r+0xf0>
 8016190:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016192:	e77d      	b.n	8016090 <_vfiprintf_r+0xf4>
 8016194:	ab03      	add	r3, sp, #12
 8016196:	9300      	str	r3, [sp, #0]
 8016198:	4622      	mov	r2, r4
 801619a:	4b0a      	ldr	r3, [pc, #40]	; (80161c4 <_vfiprintf_r+0x228>)
 801619c:	a904      	add	r1, sp, #16
 801619e:	4630      	mov	r0, r6
 80161a0:	f7fe f96c 	bl	801447c <_printf_i>
 80161a4:	e7ec      	b.n	8016180 <_vfiprintf_r+0x1e4>
 80161a6:	bf00      	nop
 80161a8:	08017acc 	.word	0x08017acc
 80161ac:	08017c14 	.word	0x08017c14
 80161b0:	08017aec 	.word	0x08017aec
 80161b4:	08017aac 	.word	0x08017aac
 80161b8:	08017c1a 	.word	0x08017c1a
 80161bc:	08017c1e 	.word	0x08017c1e
 80161c0:	08013f25 	.word	0x08013f25
 80161c4:	08015f77 	.word	0x08015f77

080161c8 <__sread>:
 80161c8:	b510      	push	{r4, lr}
 80161ca:	460c      	mov	r4, r1
 80161cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80161d0:	f000 fa94 	bl	80166fc <_read_r>
 80161d4:	2800      	cmp	r0, #0
 80161d6:	bfab      	itete	ge
 80161d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80161da:	89a3      	ldrhlt	r3, [r4, #12]
 80161dc:	181b      	addge	r3, r3, r0
 80161de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80161e2:	bfac      	ite	ge
 80161e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80161e6:	81a3      	strhlt	r3, [r4, #12]
 80161e8:	bd10      	pop	{r4, pc}

080161ea <__swrite>:
 80161ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161ee:	461f      	mov	r7, r3
 80161f0:	898b      	ldrh	r3, [r1, #12]
 80161f2:	4605      	mov	r5, r0
 80161f4:	05db      	lsls	r3, r3, #23
 80161f6:	460c      	mov	r4, r1
 80161f8:	4616      	mov	r6, r2
 80161fa:	d505      	bpl.n	8016208 <__swrite+0x1e>
 80161fc:	2302      	movs	r3, #2
 80161fe:	2200      	movs	r2, #0
 8016200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016204:	f000 f9c4 	bl	8016590 <_lseek_r>
 8016208:	89a3      	ldrh	r3, [r4, #12]
 801620a:	4632      	mov	r2, r6
 801620c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016210:	81a3      	strh	r3, [r4, #12]
 8016212:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016216:	463b      	mov	r3, r7
 8016218:	4628      	mov	r0, r5
 801621a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801621e:	f000 b877 	b.w	8016310 <_write_r>

08016222 <__sseek>:
 8016222:	b510      	push	{r4, lr}
 8016224:	460c      	mov	r4, r1
 8016226:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801622a:	f000 f9b1 	bl	8016590 <_lseek_r>
 801622e:	1c43      	adds	r3, r0, #1
 8016230:	89a3      	ldrh	r3, [r4, #12]
 8016232:	bf15      	itete	ne
 8016234:	6560      	strne	r0, [r4, #84]	; 0x54
 8016236:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801623a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801623e:	81a3      	strheq	r3, [r4, #12]
 8016240:	bf18      	it	ne
 8016242:	81a3      	strhne	r3, [r4, #12]
 8016244:	bd10      	pop	{r4, pc}

08016246 <__sclose>:
 8016246:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801624a:	f000 b8e1 	b.w	8016410 <_close_r>
	...

08016250 <__swbuf_r>:
 8016250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016252:	460e      	mov	r6, r1
 8016254:	4614      	mov	r4, r2
 8016256:	4605      	mov	r5, r0
 8016258:	b118      	cbz	r0, 8016262 <__swbuf_r+0x12>
 801625a:	6983      	ldr	r3, [r0, #24]
 801625c:	b90b      	cbnz	r3, 8016262 <__swbuf_r+0x12>
 801625e:	f7ff f97b 	bl	8015558 <__sinit>
 8016262:	4b21      	ldr	r3, [pc, #132]	; (80162e8 <__swbuf_r+0x98>)
 8016264:	429c      	cmp	r4, r3
 8016266:	d12a      	bne.n	80162be <__swbuf_r+0x6e>
 8016268:	686c      	ldr	r4, [r5, #4]
 801626a:	69a3      	ldr	r3, [r4, #24]
 801626c:	60a3      	str	r3, [r4, #8]
 801626e:	89a3      	ldrh	r3, [r4, #12]
 8016270:	071a      	lsls	r2, r3, #28
 8016272:	d52e      	bpl.n	80162d2 <__swbuf_r+0x82>
 8016274:	6923      	ldr	r3, [r4, #16]
 8016276:	b363      	cbz	r3, 80162d2 <__swbuf_r+0x82>
 8016278:	6923      	ldr	r3, [r4, #16]
 801627a:	6820      	ldr	r0, [r4, #0]
 801627c:	b2f6      	uxtb	r6, r6
 801627e:	1ac0      	subs	r0, r0, r3
 8016280:	6963      	ldr	r3, [r4, #20]
 8016282:	4637      	mov	r7, r6
 8016284:	4283      	cmp	r3, r0
 8016286:	dc04      	bgt.n	8016292 <__swbuf_r+0x42>
 8016288:	4621      	mov	r1, r4
 801628a:	4628      	mov	r0, r5
 801628c:	f000 f956 	bl	801653c <_fflush_r>
 8016290:	bb28      	cbnz	r0, 80162de <__swbuf_r+0x8e>
 8016292:	68a3      	ldr	r3, [r4, #8]
 8016294:	3001      	adds	r0, #1
 8016296:	3b01      	subs	r3, #1
 8016298:	60a3      	str	r3, [r4, #8]
 801629a:	6823      	ldr	r3, [r4, #0]
 801629c:	1c5a      	adds	r2, r3, #1
 801629e:	6022      	str	r2, [r4, #0]
 80162a0:	701e      	strb	r6, [r3, #0]
 80162a2:	6963      	ldr	r3, [r4, #20]
 80162a4:	4283      	cmp	r3, r0
 80162a6:	d004      	beq.n	80162b2 <__swbuf_r+0x62>
 80162a8:	89a3      	ldrh	r3, [r4, #12]
 80162aa:	07db      	lsls	r3, r3, #31
 80162ac:	d519      	bpl.n	80162e2 <__swbuf_r+0x92>
 80162ae:	2e0a      	cmp	r6, #10
 80162b0:	d117      	bne.n	80162e2 <__swbuf_r+0x92>
 80162b2:	4621      	mov	r1, r4
 80162b4:	4628      	mov	r0, r5
 80162b6:	f000 f941 	bl	801653c <_fflush_r>
 80162ba:	b190      	cbz	r0, 80162e2 <__swbuf_r+0x92>
 80162bc:	e00f      	b.n	80162de <__swbuf_r+0x8e>
 80162be:	4b0b      	ldr	r3, [pc, #44]	; (80162ec <__swbuf_r+0x9c>)
 80162c0:	429c      	cmp	r4, r3
 80162c2:	d101      	bne.n	80162c8 <__swbuf_r+0x78>
 80162c4:	68ac      	ldr	r4, [r5, #8]
 80162c6:	e7d0      	b.n	801626a <__swbuf_r+0x1a>
 80162c8:	4b09      	ldr	r3, [pc, #36]	; (80162f0 <__swbuf_r+0xa0>)
 80162ca:	429c      	cmp	r4, r3
 80162cc:	bf08      	it	eq
 80162ce:	68ec      	ldreq	r4, [r5, #12]
 80162d0:	e7cb      	b.n	801626a <__swbuf_r+0x1a>
 80162d2:	4621      	mov	r1, r4
 80162d4:	4628      	mov	r0, r5
 80162d6:	f000 f82d 	bl	8016334 <__swsetup_r>
 80162da:	2800      	cmp	r0, #0
 80162dc:	d0cc      	beq.n	8016278 <__swbuf_r+0x28>
 80162de:	f04f 37ff 	mov.w	r7, #4294967295
 80162e2:	4638      	mov	r0, r7
 80162e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80162e6:	bf00      	nop
 80162e8:	08017acc 	.word	0x08017acc
 80162ec:	08017aec 	.word	0x08017aec
 80162f0:	08017aac 	.word	0x08017aac

080162f4 <__ascii_wctomb>:
 80162f4:	b149      	cbz	r1, 801630a <__ascii_wctomb+0x16>
 80162f6:	2aff      	cmp	r2, #255	; 0xff
 80162f8:	bf8b      	itete	hi
 80162fa:	238a      	movhi	r3, #138	; 0x8a
 80162fc:	700a      	strbls	r2, [r1, #0]
 80162fe:	6003      	strhi	r3, [r0, #0]
 8016300:	2001      	movls	r0, #1
 8016302:	bf88      	it	hi
 8016304:	f04f 30ff 	movhi.w	r0, #4294967295
 8016308:	4770      	bx	lr
 801630a:	4608      	mov	r0, r1
 801630c:	4770      	bx	lr
	...

08016310 <_write_r>:
 8016310:	b538      	push	{r3, r4, r5, lr}
 8016312:	4605      	mov	r5, r0
 8016314:	4608      	mov	r0, r1
 8016316:	4611      	mov	r1, r2
 8016318:	2200      	movs	r2, #0
 801631a:	4c05      	ldr	r4, [pc, #20]	; (8016330 <_write_r+0x20>)
 801631c:	6022      	str	r2, [r4, #0]
 801631e:	461a      	mov	r2, r3
 8016320:	f7ec f965 	bl	80025ee <_write>
 8016324:	1c43      	adds	r3, r0, #1
 8016326:	d102      	bne.n	801632e <_write_r+0x1e>
 8016328:	6823      	ldr	r3, [r4, #0]
 801632a:	b103      	cbz	r3, 801632e <_write_r+0x1e>
 801632c:	602b      	str	r3, [r5, #0]
 801632e:	bd38      	pop	{r3, r4, r5, pc}
 8016330:	200082e4 	.word	0x200082e4

08016334 <__swsetup_r>:
 8016334:	4b32      	ldr	r3, [pc, #200]	; (8016400 <__swsetup_r+0xcc>)
 8016336:	b570      	push	{r4, r5, r6, lr}
 8016338:	681d      	ldr	r5, [r3, #0]
 801633a:	4606      	mov	r6, r0
 801633c:	460c      	mov	r4, r1
 801633e:	b125      	cbz	r5, 801634a <__swsetup_r+0x16>
 8016340:	69ab      	ldr	r3, [r5, #24]
 8016342:	b913      	cbnz	r3, 801634a <__swsetup_r+0x16>
 8016344:	4628      	mov	r0, r5
 8016346:	f7ff f907 	bl	8015558 <__sinit>
 801634a:	4b2e      	ldr	r3, [pc, #184]	; (8016404 <__swsetup_r+0xd0>)
 801634c:	429c      	cmp	r4, r3
 801634e:	d10f      	bne.n	8016370 <__swsetup_r+0x3c>
 8016350:	686c      	ldr	r4, [r5, #4]
 8016352:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016356:	b29a      	uxth	r2, r3
 8016358:	0715      	lsls	r5, r2, #28
 801635a:	d42c      	bmi.n	80163b6 <__swsetup_r+0x82>
 801635c:	06d0      	lsls	r0, r2, #27
 801635e:	d411      	bmi.n	8016384 <__swsetup_r+0x50>
 8016360:	2209      	movs	r2, #9
 8016362:	6032      	str	r2, [r6, #0]
 8016364:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016368:	81a3      	strh	r3, [r4, #12]
 801636a:	f04f 30ff 	mov.w	r0, #4294967295
 801636e:	e03e      	b.n	80163ee <__swsetup_r+0xba>
 8016370:	4b25      	ldr	r3, [pc, #148]	; (8016408 <__swsetup_r+0xd4>)
 8016372:	429c      	cmp	r4, r3
 8016374:	d101      	bne.n	801637a <__swsetup_r+0x46>
 8016376:	68ac      	ldr	r4, [r5, #8]
 8016378:	e7eb      	b.n	8016352 <__swsetup_r+0x1e>
 801637a:	4b24      	ldr	r3, [pc, #144]	; (801640c <__swsetup_r+0xd8>)
 801637c:	429c      	cmp	r4, r3
 801637e:	bf08      	it	eq
 8016380:	68ec      	ldreq	r4, [r5, #12]
 8016382:	e7e6      	b.n	8016352 <__swsetup_r+0x1e>
 8016384:	0751      	lsls	r1, r2, #29
 8016386:	d512      	bpl.n	80163ae <__swsetup_r+0x7a>
 8016388:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801638a:	b141      	cbz	r1, 801639e <__swsetup_r+0x6a>
 801638c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016390:	4299      	cmp	r1, r3
 8016392:	d002      	beq.n	801639a <__swsetup_r+0x66>
 8016394:	4630      	mov	r0, r6
 8016396:	f7fd fc8d 	bl	8013cb4 <_free_r>
 801639a:	2300      	movs	r3, #0
 801639c:	6363      	str	r3, [r4, #52]	; 0x34
 801639e:	89a3      	ldrh	r3, [r4, #12]
 80163a0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80163a4:	81a3      	strh	r3, [r4, #12]
 80163a6:	2300      	movs	r3, #0
 80163a8:	6063      	str	r3, [r4, #4]
 80163aa:	6923      	ldr	r3, [r4, #16]
 80163ac:	6023      	str	r3, [r4, #0]
 80163ae:	89a3      	ldrh	r3, [r4, #12]
 80163b0:	f043 0308 	orr.w	r3, r3, #8
 80163b4:	81a3      	strh	r3, [r4, #12]
 80163b6:	6923      	ldr	r3, [r4, #16]
 80163b8:	b94b      	cbnz	r3, 80163ce <__swsetup_r+0x9a>
 80163ba:	89a3      	ldrh	r3, [r4, #12]
 80163bc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80163c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80163c4:	d003      	beq.n	80163ce <__swsetup_r+0x9a>
 80163c6:	4621      	mov	r1, r4
 80163c8:	4630      	mov	r0, r6
 80163ca:	f000 f917 	bl	80165fc <__smakebuf_r>
 80163ce:	89a2      	ldrh	r2, [r4, #12]
 80163d0:	f012 0301 	ands.w	r3, r2, #1
 80163d4:	d00c      	beq.n	80163f0 <__swsetup_r+0xbc>
 80163d6:	2300      	movs	r3, #0
 80163d8:	60a3      	str	r3, [r4, #8]
 80163da:	6963      	ldr	r3, [r4, #20]
 80163dc:	425b      	negs	r3, r3
 80163de:	61a3      	str	r3, [r4, #24]
 80163e0:	6923      	ldr	r3, [r4, #16]
 80163e2:	b953      	cbnz	r3, 80163fa <__swsetup_r+0xc6>
 80163e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80163e8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80163ec:	d1ba      	bne.n	8016364 <__swsetup_r+0x30>
 80163ee:	bd70      	pop	{r4, r5, r6, pc}
 80163f0:	0792      	lsls	r2, r2, #30
 80163f2:	bf58      	it	pl
 80163f4:	6963      	ldrpl	r3, [r4, #20]
 80163f6:	60a3      	str	r3, [r4, #8]
 80163f8:	e7f2      	b.n	80163e0 <__swsetup_r+0xac>
 80163fa:	2000      	movs	r0, #0
 80163fc:	e7f7      	b.n	80163ee <__swsetup_r+0xba>
 80163fe:	bf00      	nop
 8016400:	2000026c 	.word	0x2000026c
 8016404:	08017acc 	.word	0x08017acc
 8016408:	08017aec 	.word	0x08017aec
 801640c:	08017aac 	.word	0x08017aac

08016410 <_close_r>:
 8016410:	b538      	push	{r3, r4, r5, lr}
 8016412:	2300      	movs	r3, #0
 8016414:	4c05      	ldr	r4, [pc, #20]	; (801642c <_close_r+0x1c>)
 8016416:	4605      	mov	r5, r0
 8016418:	4608      	mov	r0, r1
 801641a:	6023      	str	r3, [r4, #0]
 801641c:	f7ec f903 	bl	8002626 <_close>
 8016420:	1c43      	adds	r3, r0, #1
 8016422:	d102      	bne.n	801642a <_close_r+0x1a>
 8016424:	6823      	ldr	r3, [r4, #0]
 8016426:	b103      	cbz	r3, 801642a <_close_r+0x1a>
 8016428:	602b      	str	r3, [r5, #0]
 801642a:	bd38      	pop	{r3, r4, r5, pc}
 801642c:	200082e4 	.word	0x200082e4

08016430 <__sflush_r>:
 8016430:	898a      	ldrh	r2, [r1, #12]
 8016432:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016436:	4605      	mov	r5, r0
 8016438:	0710      	lsls	r0, r2, #28
 801643a:	460c      	mov	r4, r1
 801643c:	d458      	bmi.n	80164f0 <__sflush_r+0xc0>
 801643e:	684b      	ldr	r3, [r1, #4]
 8016440:	2b00      	cmp	r3, #0
 8016442:	dc05      	bgt.n	8016450 <__sflush_r+0x20>
 8016444:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016446:	2b00      	cmp	r3, #0
 8016448:	dc02      	bgt.n	8016450 <__sflush_r+0x20>
 801644a:	2000      	movs	r0, #0
 801644c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016450:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016452:	2e00      	cmp	r6, #0
 8016454:	d0f9      	beq.n	801644a <__sflush_r+0x1a>
 8016456:	2300      	movs	r3, #0
 8016458:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801645c:	682f      	ldr	r7, [r5, #0]
 801645e:	6a21      	ldr	r1, [r4, #32]
 8016460:	602b      	str	r3, [r5, #0]
 8016462:	d032      	beq.n	80164ca <__sflush_r+0x9a>
 8016464:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016466:	89a3      	ldrh	r3, [r4, #12]
 8016468:	075a      	lsls	r2, r3, #29
 801646a:	d505      	bpl.n	8016478 <__sflush_r+0x48>
 801646c:	6863      	ldr	r3, [r4, #4]
 801646e:	1ac0      	subs	r0, r0, r3
 8016470:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016472:	b10b      	cbz	r3, 8016478 <__sflush_r+0x48>
 8016474:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016476:	1ac0      	subs	r0, r0, r3
 8016478:	2300      	movs	r3, #0
 801647a:	4602      	mov	r2, r0
 801647c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801647e:	6a21      	ldr	r1, [r4, #32]
 8016480:	4628      	mov	r0, r5
 8016482:	47b0      	blx	r6
 8016484:	1c43      	adds	r3, r0, #1
 8016486:	89a3      	ldrh	r3, [r4, #12]
 8016488:	d106      	bne.n	8016498 <__sflush_r+0x68>
 801648a:	6829      	ldr	r1, [r5, #0]
 801648c:	291d      	cmp	r1, #29
 801648e:	d848      	bhi.n	8016522 <__sflush_r+0xf2>
 8016490:	4a29      	ldr	r2, [pc, #164]	; (8016538 <__sflush_r+0x108>)
 8016492:	40ca      	lsrs	r2, r1
 8016494:	07d6      	lsls	r6, r2, #31
 8016496:	d544      	bpl.n	8016522 <__sflush_r+0xf2>
 8016498:	2200      	movs	r2, #0
 801649a:	6062      	str	r2, [r4, #4]
 801649c:	6922      	ldr	r2, [r4, #16]
 801649e:	04d9      	lsls	r1, r3, #19
 80164a0:	6022      	str	r2, [r4, #0]
 80164a2:	d504      	bpl.n	80164ae <__sflush_r+0x7e>
 80164a4:	1c42      	adds	r2, r0, #1
 80164a6:	d101      	bne.n	80164ac <__sflush_r+0x7c>
 80164a8:	682b      	ldr	r3, [r5, #0]
 80164aa:	b903      	cbnz	r3, 80164ae <__sflush_r+0x7e>
 80164ac:	6560      	str	r0, [r4, #84]	; 0x54
 80164ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80164b0:	602f      	str	r7, [r5, #0]
 80164b2:	2900      	cmp	r1, #0
 80164b4:	d0c9      	beq.n	801644a <__sflush_r+0x1a>
 80164b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80164ba:	4299      	cmp	r1, r3
 80164bc:	d002      	beq.n	80164c4 <__sflush_r+0x94>
 80164be:	4628      	mov	r0, r5
 80164c0:	f7fd fbf8 	bl	8013cb4 <_free_r>
 80164c4:	2000      	movs	r0, #0
 80164c6:	6360      	str	r0, [r4, #52]	; 0x34
 80164c8:	e7c0      	b.n	801644c <__sflush_r+0x1c>
 80164ca:	2301      	movs	r3, #1
 80164cc:	4628      	mov	r0, r5
 80164ce:	47b0      	blx	r6
 80164d0:	1c41      	adds	r1, r0, #1
 80164d2:	d1c8      	bne.n	8016466 <__sflush_r+0x36>
 80164d4:	682b      	ldr	r3, [r5, #0]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d0c5      	beq.n	8016466 <__sflush_r+0x36>
 80164da:	2b1d      	cmp	r3, #29
 80164dc:	d001      	beq.n	80164e2 <__sflush_r+0xb2>
 80164de:	2b16      	cmp	r3, #22
 80164e0:	d101      	bne.n	80164e6 <__sflush_r+0xb6>
 80164e2:	602f      	str	r7, [r5, #0]
 80164e4:	e7b1      	b.n	801644a <__sflush_r+0x1a>
 80164e6:	89a3      	ldrh	r3, [r4, #12]
 80164e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80164ec:	81a3      	strh	r3, [r4, #12]
 80164ee:	e7ad      	b.n	801644c <__sflush_r+0x1c>
 80164f0:	690f      	ldr	r7, [r1, #16]
 80164f2:	2f00      	cmp	r7, #0
 80164f4:	d0a9      	beq.n	801644a <__sflush_r+0x1a>
 80164f6:	0793      	lsls	r3, r2, #30
 80164f8:	bf18      	it	ne
 80164fa:	2300      	movne	r3, #0
 80164fc:	680e      	ldr	r6, [r1, #0]
 80164fe:	bf08      	it	eq
 8016500:	694b      	ldreq	r3, [r1, #20]
 8016502:	eba6 0807 	sub.w	r8, r6, r7
 8016506:	600f      	str	r7, [r1, #0]
 8016508:	608b      	str	r3, [r1, #8]
 801650a:	f1b8 0f00 	cmp.w	r8, #0
 801650e:	dd9c      	ble.n	801644a <__sflush_r+0x1a>
 8016510:	4643      	mov	r3, r8
 8016512:	463a      	mov	r2, r7
 8016514:	6a21      	ldr	r1, [r4, #32]
 8016516:	4628      	mov	r0, r5
 8016518:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801651a:	47b0      	blx	r6
 801651c:	2800      	cmp	r0, #0
 801651e:	dc06      	bgt.n	801652e <__sflush_r+0xfe>
 8016520:	89a3      	ldrh	r3, [r4, #12]
 8016522:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016526:	81a3      	strh	r3, [r4, #12]
 8016528:	f04f 30ff 	mov.w	r0, #4294967295
 801652c:	e78e      	b.n	801644c <__sflush_r+0x1c>
 801652e:	4407      	add	r7, r0
 8016530:	eba8 0800 	sub.w	r8, r8, r0
 8016534:	e7e9      	b.n	801650a <__sflush_r+0xda>
 8016536:	bf00      	nop
 8016538:	20400001 	.word	0x20400001

0801653c <_fflush_r>:
 801653c:	b538      	push	{r3, r4, r5, lr}
 801653e:	690b      	ldr	r3, [r1, #16]
 8016540:	4605      	mov	r5, r0
 8016542:	460c      	mov	r4, r1
 8016544:	b1db      	cbz	r3, 801657e <_fflush_r+0x42>
 8016546:	b118      	cbz	r0, 8016550 <_fflush_r+0x14>
 8016548:	6983      	ldr	r3, [r0, #24]
 801654a:	b90b      	cbnz	r3, 8016550 <_fflush_r+0x14>
 801654c:	f7ff f804 	bl	8015558 <__sinit>
 8016550:	4b0c      	ldr	r3, [pc, #48]	; (8016584 <_fflush_r+0x48>)
 8016552:	429c      	cmp	r4, r3
 8016554:	d109      	bne.n	801656a <_fflush_r+0x2e>
 8016556:	686c      	ldr	r4, [r5, #4]
 8016558:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801655c:	b17b      	cbz	r3, 801657e <_fflush_r+0x42>
 801655e:	4621      	mov	r1, r4
 8016560:	4628      	mov	r0, r5
 8016562:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016566:	f7ff bf63 	b.w	8016430 <__sflush_r>
 801656a:	4b07      	ldr	r3, [pc, #28]	; (8016588 <_fflush_r+0x4c>)
 801656c:	429c      	cmp	r4, r3
 801656e:	d101      	bne.n	8016574 <_fflush_r+0x38>
 8016570:	68ac      	ldr	r4, [r5, #8]
 8016572:	e7f1      	b.n	8016558 <_fflush_r+0x1c>
 8016574:	4b05      	ldr	r3, [pc, #20]	; (801658c <_fflush_r+0x50>)
 8016576:	429c      	cmp	r4, r3
 8016578:	bf08      	it	eq
 801657a:	68ec      	ldreq	r4, [r5, #12]
 801657c:	e7ec      	b.n	8016558 <_fflush_r+0x1c>
 801657e:	2000      	movs	r0, #0
 8016580:	bd38      	pop	{r3, r4, r5, pc}
 8016582:	bf00      	nop
 8016584:	08017acc 	.word	0x08017acc
 8016588:	08017aec 	.word	0x08017aec
 801658c:	08017aac 	.word	0x08017aac

08016590 <_lseek_r>:
 8016590:	b538      	push	{r3, r4, r5, lr}
 8016592:	4605      	mov	r5, r0
 8016594:	4608      	mov	r0, r1
 8016596:	4611      	mov	r1, r2
 8016598:	2200      	movs	r2, #0
 801659a:	4c05      	ldr	r4, [pc, #20]	; (80165b0 <_lseek_r+0x20>)
 801659c:	6022      	str	r2, [r4, #0]
 801659e:	461a      	mov	r2, r3
 80165a0:	f7ec f865 	bl	800266e <_lseek>
 80165a4:	1c43      	adds	r3, r0, #1
 80165a6:	d102      	bne.n	80165ae <_lseek_r+0x1e>
 80165a8:	6823      	ldr	r3, [r4, #0]
 80165aa:	b103      	cbz	r3, 80165ae <_lseek_r+0x1e>
 80165ac:	602b      	str	r3, [r5, #0]
 80165ae:	bd38      	pop	{r3, r4, r5, pc}
 80165b0:	200082e4 	.word	0x200082e4

080165b4 <__swhatbuf_r>:
 80165b4:	b570      	push	{r4, r5, r6, lr}
 80165b6:	460e      	mov	r6, r1
 80165b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80165bc:	b096      	sub	sp, #88	; 0x58
 80165be:	2900      	cmp	r1, #0
 80165c0:	4614      	mov	r4, r2
 80165c2:	461d      	mov	r5, r3
 80165c4:	da07      	bge.n	80165d6 <__swhatbuf_r+0x22>
 80165c6:	2300      	movs	r3, #0
 80165c8:	602b      	str	r3, [r5, #0]
 80165ca:	89b3      	ldrh	r3, [r6, #12]
 80165cc:	061a      	lsls	r2, r3, #24
 80165ce:	d410      	bmi.n	80165f2 <__swhatbuf_r+0x3e>
 80165d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80165d4:	e00e      	b.n	80165f4 <__swhatbuf_r+0x40>
 80165d6:	466a      	mov	r2, sp
 80165d8:	f000 f8a2 	bl	8016720 <_fstat_r>
 80165dc:	2800      	cmp	r0, #0
 80165de:	dbf2      	blt.n	80165c6 <__swhatbuf_r+0x12>
 80165e0:	9a01      	ldr	r2, [sp, #4]
 80165e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80165e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80165ea:	425a      	negs	r2, r3
 80165ec:	415a      	adcs	r2, r3
 80165ee:	602a      	str	r2, [r5, #0]
 80165f0:	e7ee      	b.n	80165d0 <__swhatbuf_r+0x1c>
 80165f2:	2340      	movs	r3, #64	; 0x40
 80165f4:	2000      	movs	r0, #0
 80165f6:	6023      	str	r3, [r4, #0]
 80165f8:	b016      	add	sp, #88	; 0x58
 80165fa:	bd70      	pop	{r4, r5, r6, pc}

080165fc <__smakebuf_r>:
 80165fc:	898b      	ldrh	r3, [r1, #12]
 80165fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016600:	079d      	lsls	r5, r3, #30
 8016602:	4606      	mov	r6, r0
 8016604:	460c      	mov	r4, r1
 8016606:	d507      	bpl.n	8016618 <__smakebuf_r+0x1c>
 8016608:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801660c:	6023      	str	r3, [r4, #0]
 801660e:	6123      	str	r3, [r4, #16]
 8016610:	2301      	movs	r3, #1
 8016612:	6163      	str	r3, [r4, #20]
 8016614:	b002      	add	sp, #8
 8016616:	bd70      	pop	{r4, r5, r6, pc}
 8016618:	ab01      	add	r3, sp, #4
 801661a:	466a      	mov	r2, sp
 801661c:	f7ff ffca 	bl	80165b4 <__swhatbuf_r>
 8016620:	9900      	ldr	r1, [sp, #0]
 8016622:	4605      	mov	r5, r0
 8016624:	4630      	mov	r0, r6
 8016626:	f7fd fb91 	bl	8013d4c <_malloc_r>
 801662a:	b948      	cbnz	r0, 8016640 <__smakebuf_r+0x44>
 801662c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016630:	059a      	lsls	r2, r3, #22
 8016632:	d4ef      	bmi.n	8016614 <__smakebuf_r+0x18>
 8016634:	f023 0303 	bic.w	r3, r3, #3
 8016638:	f043 0302 	orr.w	r3, r3, #2
 801663c:	81a3      	strh	r3, [r4, #12]
 801663e:	e7e3      	b.n	8016608 <__smakebuf_r+0xc>
 8016640:	4b0d      	ldr	r3, [pc, #52]	; (8016678 <__smakebuf_r+0x7c>)
 8016642:	62b3      	str	r3, [r6, #40]	; 0x28
 8016644:	89a3      	ldrh	r3, [r4, #12]
 8016646:	6020      	str	r0, [r4, #0]
 8016648:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801664c:	81a3      	strh	r3, [r4, #12]
 801664e:	9b00      	ldr	r3, [sp, #0]
 8016650:	6120      	str	r0, [r4, #16]
 8016652:	6163      	str	r3, [r4, #20]
 8016654:	9b01      	ldr	r3, [sp, #4]
 8016656:	b15b      	cbz	r3, 8016670 <__smakebuf_r+0x74>
 8016658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801665c:	4630      	mov	r0, r6
 801665e:	f000 f871 	bl	8016744 <_isatty_r>
 8016662:	b128      	cbz	r0, 8016670 <__smakebuf_r+0x74>
 8016664:	89a3      	ldrh	r3, [r4, #12]
 8016666:	f023 0303 	bic.w	r3, r3, #3
 801666a:	f043 0301 	orr.w	r3, r3, #1
 801666e:	81a3      	strh	r3, [r4, #12]
 8016670:	89a3      	ldrh	r3, [r4, #12]
 8016672:	431d      	orrs	r5, r3
 8016674:	81a5      	strh	r5, [r4, #12]
 8016676:	e7cd      	b.n	8016614 <__smakebuf_r+0x18>
 8016678:	08015521 	.word	0x08015521

0801667c <memmove>:
 801667c:	4288      	cmp	r0, r1
 801667e:	b510      	push	{r4, lr}
 8016680:	eb01 0302 	add.w	r3, r1, r2
 8016684:	d807      	bhi.n	8016696 <memmove+0x1a>
 8016686:	1e42      	subs	r2, r0, #1
 8016688:	4299      	cmp	r1, r3
 801668a:	d00a      	beq.n	80166a2 <memmove+0x26>
 801668c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8016690:	f802 4f01 	strb.w	r4, [r2, #1]!
 8016694:	e7f8      	b.n	8016688 <memmove+0xc>
 8016696:	4283      	cmp	r3, r0
 8016698:	d9f5      	bls.n	8016686 <memmove+0xa>
 801669a:	1881      	adds	r1, r0, r2
 801669c:	1ad2      	subs	r2, r2, r3
 801669e:	42d3      	cmn	r3, r2
 80166a0:	d100      	bne.n	80166a4 <memmove+0x28>
 80166a2:	bd10      	pop	{r4, pc}
 80166a4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80166a8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80166ac:	e7f7      	b.n	801669e <memmove+0x22>

080166ae <_realloc_r>:
 80166ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166b0:	4607      	mov	r7, r0
 80166b2:	4614      	mov	r4, r2
 80166b4:	460e      	mov	r6, r1
 80166b6:	b921      	cbnz	r1, 80166c2 <_realloc_r+0x14>
 80166b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80166bc:	4611      	mov	r1, r2
 80166be:	f7fd bb45 	b.w	8013d4c <_malloc_r>
 80166c2:	b922      	cbnz	r2, 80166ce <_realloc_r+0x20>
 80166c4:	f7fd faf6 	bl	8013cb4 <_free_r>
 80166c8:	4625      	mov	r5, r4
 80166ca:	4628      	mov	r0, r5
 80166cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166ce:	f000 f849 	bl	8016764 <_malloc_usable_size_r>
 80166d2:	42a0      	cmp	r0, r4
 80166d4:	d20f      	bcs.n	80166f6 <_realloc_r+0x48>
 80166d6:	4621      	mov	r1, r4
 80166d8:	4638      	mov	r0, r7
 80166da:	f7fd fb37 	bl	8013d4c <_malloc_r>
 80166de:	4605      	mov	r5, r0
 80166e0:	2800      	cmp	r0, #0
 80166e2:	d0f2      	beq.n	80166ca <_realloc_r+0x1c>
 80166e4:	4631      	mov	r1, r6
 80166e6:	4622      	mov	r2, r4
 80166e8:	f7fd fad1 	bl	8013c8e <memcpy>
 80166ec:	4631      	mov	r1, r6
 80166ee:	4638      	mov	r0, r7
 80166f0:	f7fd fae0 	bl	8013cb4 <_free_r>
 80166f4:	e7e9      	b.n	80166ca <_realloc_r+0x1c>
 80166f6:	4635      	mov	r5, r6
 80166f8:	e7e7      	b.n	80166ca <_realloc_r+0x1c>
	...

080166fc <_read_r>:
 80166fc:	b538      	push	{r3, r4, r5, lr}
 80166fe:	4605      	mov	r5, r0
 8016700:	4608      	mov	r0, r1
 8016702:	4611      	mov	r1, r2
 8016704:	2200      	movs	r2, #0
 8016706:	4c05      	ldr	r4, [pc, #20]	; (801671c <_read_r+0x20>)
 8016708:	6022      	str	r2, [r4, #0]
 801670a:	461a      	mov	r2, r3
 801670c:	f7eb ff52 	bl	80025b4 <_read>
 8016710:	1c43      	adds	r3, r0, #1
 8016712:	d102      	bne.n	801671a <_read_r+0x1e>
 8016714:	6823      	ldr	r3, [r4, #0]
 8016716:	b103      	cbz	r3, 801671a <_read_r+0x1e>
 8016718:	602b      	str	r3, [r5, #0]
 801671a:	bd38      	pop	{r3, r4, r5, pc}
 801671c:	200082e4 	.word	0x200082e4

08016720 <_fstat_r>:
 8016720:	b538      	push	{r3, r4, r5, lr}
 8016722:	2300      	movs	r3, #0
 8016724:	4c06      	ldr	r4, [pc, #24]	; (8016740 <_fstat_r+0x20>)
 8016726:	4605      	mov	r5, r0
 8016728:	4608      	mov	r0, r1
 801672a:	4611      	mov	r1, r2
 801672c:	6023      	str	r3, [r4, #0]
 801672e:	f7eb ff85 	bl	800263c <_fstat>
 8016732:	1c43      	adds	r3, r0, #1
 8016734:	d102      	bne.n	801673c <_fstat_r+0x1c>
 8016736:	6823      	ldr	r3, [r4, #0]
 8016738:	b103      	cbz	r3, 801673c <_fstat_r+0x1c>
 801673a:	602b      	str	r3, [r5, #0]
 801673c:	bd38      	pop	{r3, r4, r5, pc}
 801673e:	bf00      	nop
 8016740:	200082e4 	.word	0x200082e4

08016744 <_isatty_r>:
 8016744:	b538      	push	{r3, r4, r5, lr}
 8016746:	2300      	movs	r3, #0
 8016748:	4c05      	ldr	r4, [pc, #20]	; (8016760 <_isatty_r+0x1c>)
 801674a:	4605      	mov	r5, r0
 801674c:	4608      	mov	r0, r1
 801674e:	6023      	str	r3, [r4, #0]
 8016750:	f7eb ff83 	bl	800265a <_isatty>
 8016754:	1c43      	adds	r3, r0, #1
 8016756:	d102      	bne.n	801675e <_isatty_r+0x1a>
 8016758:	6823      	ldr	r3, [r4, #0]
 801675a:	b103      	cbz	r3, 801675e <_isatty_r+0x1a>
 801675c:	602b      	str	r3, [r5, #0]
 801675e:	bd38      	pop	{r3, r4, r5, pc}
 8016760:	200082e4 	.word	0x200082e4

08016764 <_malloc_usable_size_r>:
 8016764:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8016768:	1f18      	subs	r0, r3, #4
 801676a:	2b00      	cmp	r3, #0
 801676c:	bfbc      	itt	lt
 801676e:	580b      	ldrlt	r3, [r1, r0]
 8016770:	18c0      	addlt	r0, r0, r3
 8016772:	4770      	bx	lr

08016774 <_init>:
 8016774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016776:	bf00      	nop
 8016778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801677a:	bc08      	pop	{r3}
 801677c:	469e      	mov	lr, r3
 801677e:	4770      	bx	lr

08016780 <_fini>:
 8016780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016782:	bf00      	nop
 8016784:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016786:	bc08      	pop	{r3}
 8016788:	469e      	mov	lr, r3
 801678a:	4770      	bx	lr
