$hdl_spec = {
    '-vlog_files' => [
                       'verif_UVM/tb/DfxSecurePlugin_TbDefines.svh',
                       'verif_UVM/tb/DfxSecurePlugin_ClkGen.sv',
                       'verif_UVM/tb/DfxSecurePlugin_Tbtop.sv',
    ],
    '-vlog_lib_dirs' => [
    ],
    '-vlog_lib_files' => [
    ],
    '-vlog_incdirs' => [
        'verif_UVM',
        'verif_UVM/tb',
        'verif_UVM/tests',
        'verif_UVM/tb/include',
        $ENV{'ACE_HOME'}.'/lib/Verilog',
    ],
    '-vlog_opts' => [
        '+define+VCS ',
        '+libext+.v+.sv -sverilog',
        '-ntb_opts pcs -timescale=1ps/1ps'
    ],
    '-vhdl_files' => [
    ],
    '-vcom_opts' => '-xlrm ',
    '-hdl_spec' => [
    ],
};
