#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  2 00:47:06 2018
# Process ID: 4320
# Current directory: /home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.runs/synth_1
# Command line: vivado -log vis_centroid.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source vis_centroid.tcl
# Log file: /home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.runs/synth_1/vis_centroid.vds
# Journal file: /home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source vis_centroid.tcl -notrace
Command: synth_design -top vis_centroid -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4325 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1255.855 ; gain = 85.000 ; free physical = 2484 ; free virtual = 8659
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vis_centroid' [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:23]
WARNING: [Synth 8-6014] Unused sequential element prev_v_sync_reg was removed.  [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:59]
WARNING: [Synth 8-3848] Net x in module/entity vis_centroid does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:29]
WARNING: [Synth 8-3848] Net y in module/entity vis_centroid does not have driver. [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:30]
INFO: [Synth 8-256] done synthesizing module 'vis_centroid' (1#1) [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:23]
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[23] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[22] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[21] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[20] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[19] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[18] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[17] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[16] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[2] driven by constant 0
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.387 ; gain = 126.531 ; free physical = 2496 ; free virtual = 8671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1297.387 ; gain = 126.531 ; free physical = 2495 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1305.391 ; gain = 134.535 ; free physical = 2495 ; free virtual = 8670
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:44]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1313.398 ; gain = 142.543 ; free physical = 2486 ; free virtual = 8661
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vis_centroid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element x_pos_reg was removed.  [/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.srcs/sources_1/new/vis_centroid.v:44]
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[23] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[22] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[21] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[20] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[19] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[18] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[17] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[16] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[7] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[6] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[5] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[4] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[3] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[2] driven by constant 0
WARNING: [Synth 8-3917] design vis_centroid has port pixel_out[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2340 ; free virtual = 8515
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |    16|
|6     |LUT4   |     4|
|7     |LUT5   |     4|
|8     |LUT6   |     6|
|9     |FDRE   |    23|
|10    |IBUF   |     5|
|11    |OBUF   |    46|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   116|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2339 ; free virtual = 8514
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.766 ; gain = 260.910 ; free physical = 2337 ; free virtual = 8512
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1431.773 ; gain = 260.910 ; free physical = 2337 ; free virtual = 8512
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
11 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 1533.777 ; gain = 376.293 ; free physical = 2301 ; free virtual = 8476
INFO: [Common 17-1381] The checkpoint '/home/kacper/sr/SystemyRekonfigurowalne/vis_centroid/vis_centroid.runs/synth_1/vis_centroid.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vis_centroid_utilization_synth.rpt -pb vis_centroid_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1557.789 ; gain = 0.000 ; free physical = 2301 ; free virtual = 8477
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 00:47:44 2018...
