id	area	title	year	x	y	ix
3689155	EDA	an area efficient video/audio codec for portable multimedia application	2000	-10.503512749504079	-0.7784151343398343	3689182
3691721	Crypto	fpga-implementation of discrete wavelet transform with application to signal denoising	2012	-10.849048515797264	-0.4413374234778245	3691748
3692573	Robotics	a real time h.264/avc intra frame prediction hardware architecture for hdtv 1080p video	2009	-10.620642590724273	-0.9119716998210308	3692600
3694459	Arch	a hardware architecture of cabac encoding and decoding with dynamic pipeline for h.264/avc	2008	-10.697765911322367	-0.8435518954677735	3694486
3696172	EDA	low-power and high-quality cordic-based loeffler dct for signal processing	2007	-10.831417613214276	-0.8018537597913847	3696199
3697089	EDA	energy-efficient video decoding schemes for embedded handheld devices	2014	-10.50439881096685	-1.0210642185546772	3697116
3698460	Embedded	fully pipelined dct/idct/hadamard unified transform architecture for hevc codec	2013	-10.655840946438897	-0.8790086432137417	3698487
3699085	Robotics	an assesment of fpga suitability for implementation of real-time motion estimation	2001	-10.507310742245892	-0.8495039416345825	3699112
3700328	EDA	an energy-aware ip core design for the variable-length dct/idct targeting at mpeg4 shape-adaptive transforms	2005	-10.598246064217602	-0.983319243022138	3700355
3701631	HPC	block-level parallel processing for scaling evenly divisible images	2005	-10.232739012190793	-0.999183492393542	3701658
3702145	HPC	batch-pipelining for h.264 decoding on multicore systems	2010	-10.582344511032598	-1.0656351731426887	3702172
3702581	EDA	parallel h.264/avc fast rate-distortion optimized motion estimation by using a graphics processing unit and dedicated hardware	2015	-10.482311315301226	-1.0079659144289452	3702608
3702664	Robotics	design and implementation of word-level embedded block coding architecture in jpeg 2000 decoder	2006	-10.701587088844992	-0.8807403942756336	3702691
3703011	Robotics	efficient vlsi architecture for 2-d inverse discrete wavelet transforms	1999	-10.615923886511665	-0.3845368152602152	3703038
3703484	Crypto	vlsi implementation of a configurable ip core for quantized discrete cosine and integer transforms	2012	-10.743763307360869	-1.0085876954531643	3703511
3705533	EDA	high performance visi design of diamond search algorithm for fast motion estimation	2016	-10.569445810516244	-0.8581675103167766	3705560
3706009	Arch	fast multiple inverse transforms with low-cost hardware sharing design for multistandard video decoding	2011	-10.738284787711494	-0.7595511748430767	3706036
3709691	EDA	an lcd driver with on-chip frame buffer and 3 times image compression	2008	-10.636958994014057	-0.8070181267035369	3709718
3710630	Robotics	a shared interactive smart table based on camera-projector systems	2016	-10.840515477042358	-0.6126478859993462	3710657
3711041	EDA	novel rd-optimized vbsme with matching highly data re-usable hardware architecture	2011	-10.652891244635756	-0.7878256147133016	3711068
3715401	Graphics	efficient finite impulse response filters in massively-parallel recursive systems	2015	-10.19106666474884	-0.7482550331507947	3715428
3717068	Embedded	a vlsi based mimd architecture of a multiprocessor system for real-time video processing applications	1993	-10.606454850896515	-0.792240998690404	3717095
3718889	Robotics	reconfigurable repetitive padding unit	2002	-10.59899430750836	-0.6417292201950087	3718916
3720962	Arch	a high-throughput asic processor for 8Ã—8 transform coding in h.264/avc	2011	-10.741052958535702	-0.7740189006605102	3720989
3723474	EDA	efficient vlsi architecture for buffer used in ebcot of jpeg2000 encoder	2005	-10.674370090836467	-1.009640644700453	3723501
3723506	EDA	a cache-based bandwidth optimized motion compensation architecture for video decoder	2017	-10.6113654749184	-0.9558109030526146	3723533
3725335	EDA	parallel implementation of 2d-discrete cosine transform using eplds	1999	-10.41187241655357	-0.6417749112799084	3725362
3725337	HPC	highly parallel hevc decoding for heterogeneous systems with cpu and gpu	2018	-10.55458770113683	-1.0433008736811842	3725364
3728833	Arch	a novel vlsi concurrent dual multiplier-dual adder architecture for image and video coding applications	1996	-10.584784303770213	-0.7775789910312839	3728860
3729133	EDA	a risc controlled motion estimation processor for mpeg-2 and hdtv encoding	1995	-10.499786562053398	-0.9980255340491198	3729160
3729395	Robotics	a comparison of 2-d discrete wavelet transform computation schedules on fpgas	2006	-10.56408661178036	-0.5564199381950224	3729422
3730920	Arch	a high-performance architecture of the double-mode binary coder for h.264.avc	2008	-10.676627393865232	-1.1456765858134728	3730947
3731199	EDA	configurable motion-estimation hardware accelerator module for the mpeg-4 reference hardware description platform	2005	-10.472545713968456	-0.8822749785931562	3731226
3732289	Arch	analysis of scalable architecture for the embedded block coding in jpeg 2000	2006	-10.67276053469298	-1.0303420048201528	3732316
3732906	EDA	a dynamically reconfigurable video compression scheme using fpgas with coarse-grain parallelism	2002	-10.549876212989801	-0.8594695525803097	3732933
3734337	EDA	low power h.264 deblocking filter hardware implementations	2008	-10.637553424602329	-0.7626533734328201	3734364
3735578	EDA	an efficient video decoder design for mpeg-2 mp@ml	1997	-10.63680547122839	-0.87947790095937	3735605
3736036	Arch	implementing and evaluating color-aware instruction set for low-memory, embedded video processing in data parallel architectures	2005	-10.36206246477226	-0.7494204764932857	3736063
3736175	Robotics	fast motion estimation algorithm and low-power cmos motion estimation array lsi for mpeg-2 encoding	1999	-10.642871954841707	-1.0436997146677969	3736202
3736646	HPC	optimized mapping of pixels into memory for h.264/avc decoding	2009	-10.656705031996257	-1.1690415183867724	3736673
3738015	Arch	data acquisition for wearables and in-patient monitoring	2016	-10.738493510323726	-0.3325708034297017	3738042
3738722	HPC	efficient processing of color image sequences using a color-aware instruction set on mobile systems	2004	-10.419730519362586	-0.8075887884835461	3738749
3739954	ML	vlsi algorithms and architectures for jpeg2000	2006	-10.741900981024429	-0.6127080954510036	3739981
3740772	EDA	an hevc fractional interpolation hardware using memory based constant multiplication	2018	-10.645023724252226	-0.9532718820112052	3740799
3740858	Vision	a cmos image sensor for focal plane decomposition	2005	-10.346505861392878	-0.7926455042393209	3740885
3740908	EDA	an architectural overview of the programmable multimedia processor, tm-1	1996	-10.262609434258572	-0.93464033420462	3740935
3740915	EDA	bi-directional trajectory tracking with variable block-size motion estimation for frame rate up-convertor	2014	-10.563616001426071	-0.9534459001168384	3740942
3741583	Arch	a cmos image sensor with focal plane spiht image compression	2008	-10.342904423854938	-0.8962367249912074	3741610
3741661	Arch	low latency and high throughput dedicated loop of transforms and quantization focusing in the h.264/avc intra prediction	2009	-10.623296503924466	-0.8511064718488383	3741688
3745356	HPC	efficient vlsi architecture of lifting-based wavelet packet transform for audio and speech applications	2006	-10.644057553745196	-0.477381931718037	3745383
3745981	ML	reconfigurable sad tree architecture based on adaptive sub-sampling in hdtv application	2009	-10.68726751504284	-0.7896931517850901	3746008
3747586	HPC	implementation and improvement of wavefront parallel processing for hevc encoding on many-core platform	2014	-10.315351754567901	-1.1075323096343677	3747613
3748214	Embedded	adaptive scheduling framework for real-time video encoding on heterogeneous systems	2016	-10.400480907514154	-1.038290685497806	3748241
3748938	EDA	vlsi architecture for hdtv motion estimation based on block-matching algorithm	1994	-10.39943160533786	-0.6172243956848258	3748965
3748988	EDA	a flexible design of filterbank architectures for discrete wavelet transforms	2007	-10.786111384340547	-0.5315172991384371	3749015
3749061	EDA	high performance context adaptive variable length coding encoder for mpeg-4 avc/h.264 video coding	2006	-10.684265655939354	-0.8279413781005829	3749088
3750592	EDA	architecture design for the context formatter in the h.264/avc encoder	2006	-10.605095349862411	-1.171623242587938	3750619
3753010	Arch	high throughput and energy efficient twodimensional inverse discrete cosine transform architecture	2013	-10.664269250520858	-0.6908802569078972	3753037
3755215	Robotics	a pipeline memory-efficient programmable architecture for the 2d discrete wavelet transform using lifting scheme	2003	-10.575940612132005	-0.5626512098298819	3755242
3756771	Robotics	high-throughput and memory-aware hardware of a sub-pixel interpolator for multiple video coding standards	2016	-10.560286779768253	-1.0282224118600043	3756798
3756978	EDA	high performance bit-stream decompressor for partial reconfigurable fpgas	2013	-10.537332097539649	-0.9199339293284904	3757005
3759266	EDA	an efficient vlsi architecture of fractional motion estimation in h.264 for hdtv	2011	-10.655835865148275	-0.8298120464427922	3759293
3759661	EDA	design and implementation of a low complexity near-lossless image compression method for wireless endoscopy capsule system	2007	-10.557260019078528	-0.8634454609179305	3759688
3759853	EDA	an efficient design for motion-jpeg2000 system in real-time video encoding	2008	-10.639933509058501	-1.0004905293560815	3759880
3762035	EDA	an area and performance aware ecg encoder design for wireless healthcare services	2016	-10.653206855844026	-0.6888077826453012	3762062
3765241	EDA	fpga implementation for modified rcm-rw on digital images	2017	-10.362257242515046	-0.9747114107638706	3765268
3767303	EDA	design space exploration of an h.264/avc-based video embedding transcoder using transaction level modeling	2008	-10.652942965395015	-0.7924186024626565	3767330
3768962	EDA	submicrosecond latency video compression in a low-end fpga-based system-on-chip	2018	-10.609589789822328	-0.9318452000062348	3768989
3769846	Robotics	efficient motion vector prediction scheme for high speed motion estimation in h.264/avc	2008	-10.693039525719463	-1.0826928965020468	3769873
3771332	Crypto	fpga implementation of highly modular fast universal discrete transforms	2009	-10.746946730068672	-0.5617288924748732	3771359
3775305	Vision	low complexity block motion estimation using morphological-based feature extraction and xor operations	2000	-10.754480971200971	-1.1227371862555953	3775332
3775623	Networks	concurrent symbol processing capable vlsi architecture for bit plane coder of jpeg2000	2005	-10.588627602951961	-1.0910939042679766	3775650
3776411	Arch	an area-efficient high-accuracy prediction-based cabac decoder architecture for h.264/avc	2011	-10.637718439253787	-0.7893246636882466	3776438
3776647	Arch	low power motion estimation algorithm and architecture of hevc/h.265 for consumer applications	2018	-10.627302313256319	-1.010312321408619	3776674
3776929	Vision	compressive acquisition cmos image sensor: from the algorithm to hardware implementation	2010	-10.446864040839817	-0.9710360342009832	3776956
3777006	EDA	optimization techniques of aac decoder on pacdsp vliw processor	2008	-10.676977685221155	-0.858249712918316	3777033
3777159	HPC	motion compensation architecture for 8k uhdtv hevc decoder	2014	-10.649179687982775	-0.903479884241256	3777186
3777448	Arch	a 28nm programmable and low power ultra-hd video codec engine	2014	-10.491275499602896	-0.7964725652508169	3777475
3779258	EDA	an area efficient dct architecture for mpeg-2 video encoder	1999	-10.702722043153024	-0.7152696040683166	3779285
3779793	EDA	customisable core-based architectures for real-time motion estimation on fpgas	2003	-10.522498695879793	-0.8912433367620534	3779820
3780474	EDA	a systolic memory architecture for fast codebook design based on mmpdcl algorithm	2004	-10.465994826324412	-0.7911335559747628	3780501
3781135	EDA	compact fpga-based systolic array architecture suitable for vision systems	2007	-10.342401645799828	-0.7695875986568839	3781162
3782465	EDA	parallel implementation of computing-intensive decoding algorithms of h.264 on reconfigurable soc	2010	-10.609965414463558	-0.9273809668083626	3782492
3784042	EDA	novel memory organization and circuit designs for efficient data access in applications of 3d graphics and multimedia coding	2006	-10.61849027423223	-0.7764125780789908	3784069
3784404	EDA	hardware implementation of architecture techniques for fast efficient lossless image compression system	2016	-10.489106362392812	-0.9826519248633264	3784431
3785637	Arch	design of an intra predictor with data reuse for high-profile h.264 applications	2009	-10.6851731281301	-0.8196340144069281	3785664
3788284	Graphics	an architecture of a matrix-vector multiplier dedicated to video decoding and three-dimensional computer graphics	1999	-10.45857632929052	-0.6404083660145432	3788311
3790498	EDA	implementation of wavelet codec by using texas instruments dsp tms320c6701 evm board	2001	-10.451983305106047	-1.1112927213709305	3790525
3793306	HPC	an efficient deblocking filter architecture with 2-dimensional parallel memory for h.264/avc	2005	-10.60909128989877	-0.6250237378201711	3793333
3793868	Embedded	a dsp-based hevc decoder implementation using an actor language dataflow model	2013	-10.500450682718151	-0.9838877325431796	3793895
3794343	Arch	an efficient simd implementation of the h.265 decoder for mobile architecture	2015	-10.450742994693227	-0.9828370282907312	3794370
3795363	EDA	scalable high-throughput variable block size motion estimation architecture	2009	-10.61580947725824	-1.1136468422200785	3795390
3797045	EDA	energy-aware light-weight dmm-1 patterns decoders with efficiently storage in 3d-hevc	2016	-10.663073276857599	-0.9023817524846254	3797072
3798016	Arch	efficient multi-input/multi-output vlsi architecture for two-dimensional lifting-based discrete wavelet transform	2011	-10.714446115244117	-0.5569409788191574	3798043
3798771	Arch	pulse based signal processing for systolic peak recognition	2015	-10.965452362892632	-0.2862952966070803	3798798
3798956	EDA	hardware-oriented optimization and block-level architecture design for mpeg-4 fgs encoder	2003	-10.542921607845102	-1.1335911716302751	3798983
3800169	EDA	instruction set extension for high throughput disparity estimation in stereo image processing	2011	-10.291266872157188	-0.7009460051644425	3800196
3801530	EDA	software parallel cavlc encoder based on stream processing	2009	-10.490398103337109	-1.1194128532895504	3801557
3801715	EDA	an fpga-based implementation of multi-alphabet arithmetic coding	2007	-10.668545920290999	-0.9709362111082884	3801742
3805049	EDA	a fast jpeg2000 ebcot tier-1 architecture that preserves coding efficiency	2006	-10.6608298732364	-0.9958348154741152	3805076
3806554	Arch	analysis of video filtering on the cell processor	2008	-10.43123904312851	-1.0174945254672794	3806581
3807390	Arch	fast and parallel aac decoder architecture for a digital radio mondiale 30 receiver	2017	-10.624021473813032	-0.8907860480061104	3807417
3808074	HPC	p3-cabac: a nonstandard tri-thread parallel evolution of cabac in the manycore era	2010	-10.490132341090645	-1.1452112517929902	3808101
3809828	Embedded	a novel fast algorithm based on smdwt for visual processing applications	2009	-10.44140684104576	-0.682882097295966	3809855
3810515	Arch	high-speed fractal image compression featuring deep data pipelining strategy	2018	-10.62489870796442	-0.8344141461861825	3810542
3810635	Embedded	a 2-d forward/inverse integer transform processor of h.264 based on highly-parallel architecture	2004	-10.652412750324169	-0.5450342555132631	3810662
3815298	Robotics	a prototype vlsi chip architecture for jpeg image compression	1995	-10.455501163346801	-0.7678832285520144	3815325
3816280	EDA	a novel matching criterion and low power architecture for real-time block based motion estimation	1996	-10.564155236266254	-0.90643326366031	3816307
3816410	Vision	a reconfigurable fractional interpolation hardware for vvc motion compensation	2018	-10.590128760107287	-0.8916261300691681	3816437
3818528	Theory	vlsi in picture coding	1993	-10.442109675602577	-1.098603006959729	3818555
3825188	Embedded	rimcom: raster-order image compressor for embedded video applications	2017	-10.576853986708649	-1.1337072209800123	3825215
3825699	EDA	low-complexity wavelet-based scalable image & video coding for home-use surveillance	2011	-10.626427864139359	-0.96130279099461	3825726
3825968	EDA	a hybrid dual-core reconfigurable processor for ebcot tier-1 encoder in jpeg2000 on next generation of digital cameras	2010	-10.529421699806598	-0.8681628414433324	3825995
3826468	Visualization	an mpeg-2 codec lsi with an audio accelerator for camcorders	2002	-10.299068472885807	-1.1287887387049853	3826495
3827971	Robotics	high-throughput interpolation hardware architecture with coarse-grained reconfigurable datapaths for hevc	2013	-10.583209685407583	-0.9664356380559908	3827998
3830127	EDA	design exploration of efficient implementation on soc heterogeneous platform: hevc intra prediction application	2017	-10.560322959722034	-0.9027675379906092	3830154
3830288	EDA	simd - efficient loop unrolling design for embedded multimedia applications	2004	-10.440577738024066	-0.9489720247313832	3830315
3832862	HPC	a real-time mpeg software decoder using a portable message-passing library	1995	-10.341256191258989	-1.1759701432015346	3832889
3833031	EDA	fully pipelined real time hardware solution for high efficiency video coding (hevc) intra prediction	2016	-10.36124821194889	-0.7743488051557261	3833058
3833137	Arch	a novel vlsi architecture for image compression	2006	-10.717399400562698	-0.5871797484745197	3833164
3833947	EDA	cache-based integer motion/disparity estimation for quad-hd h.264/avc and hd multiview video coding	2009	-10.582944642254274	-1.1695122150571593	3833974
3834198	EDA	a comparison of block-matching algorithms mapped to systolic-array implementation	1997	-10.565282022954406	-0.8821326224932682	3834225
3834975	EDA	a low cost solution for hdtv data reduction	1992	-10.533615357502834	-0.8955023057015331	3835002
3838388	EDA	adaptive power management of on-chip video memory for multiview video coding	2012	-10.618571758759506	-1.066048644261007	3838415
3840645	Arch	an efficient architecture for deblocking filter in h.264/avc video coding	2005	-10.643801090242231	-0.8089247517115137	3840672
3842871	HPC	performance evaluation of kvazaar hevc intra encoder on xeon phi many-core processor	2015	-10.503319969801368	-1.0920785602081071	3842898
3845383	Arch	high performance compressive sensing reconstruction hardware with qrd process	2012	-10.944513938050585	-0.2777779081619525	3845410
3848291	EDA	fpga bitstream compression and decompression based on lz77 algorithm and bmc technique	2015	-10.703870943895426	-0.8954117554845673	3848318
3849940	EDA	low-cost low-power asic solution for both dab+ and dab audio decoding	2014	-10.787844672530204	-0.9264102067267098	3849967
3850312	EDA	dynamic reconfigurable architecture for adaptive dct implementation	2016	-10.447697025272596	-0.6694380598000798	3850339
3850632	Visualization	accelerating ieee 1857 deblocking filter on gpu using cuda	2015	-10.466778112324674	-1.1376345654935185	3850659
3851341	EDA	a 7mw-to-183mw dynamic quality-scalable h.264 video encoder chip	2007	-10.59346152502884	-0.8727791389485899	3851368
3851660	Robotics	a high throughput and low cost diamond search architecture for hdtv motion estimation	2008	-10.470331593035416	-0.8848220253082713	3851687
3852081	Robotics	a high throughput pipelined architecture for h.264/avc deblocking filter	2010	-10.62781218238344	-0.7807157728878741	3852108
3852508	HPC	72.5gflops 240mpixel/s 1080p 60fps multi-format video codec application processor enabled with gpgpu for fused multimedia application	2013	-10.351140415682284	-0.6571222489209194	3852535
3852808	EDA	analysis and architecture design for memory efficient parallel embedded block coding architecture in jpeg 2000	2006	-10.70474784588656	-0.8999975014216104	3852835
3853140	EDA	energy- and area-efficient parameterized lifting-based 2-d dwt architecture on fpga	2014	-10.59690016397725	-0.7157791634984836	3853167
3853693	EDA	a low power subband video decoder architecture	1994	-10.476437318777048	-0.8038857257787615	3853720
3854809	EDA	rationalized procedures of fdwt/idwt basic operations execution for db4, db6 and coif6 filters	2012	-10.69999462666986	-0.30775101173983305	3854836
3855527	EDA	vlsi implementation of an ultra-low-cost and low-power image compressor for wireless camera networks	2015	-10.55720256277922	-0.8332978866123877	3855554
3855645	Robotics	power-scalable algorithm and reconfigurable macro-block pipelining architecture of h.264 encoder for mobile application	2006	-10.603392033248149	-0.8928180779390064	3855672
3856417	EDA	efficient realizations of encoders and decoders based on the 2-d discrete wavelet transform	1999	-10.389996885972947	-0.7059972138677378	3856444
3856738	EDA	embedded multi-core systems dedicated to dynamic dataflow programs	2015	-10.367383806122863	-0.9451248220364592	3856765
3857331	Arch	a high performance network-on-chip scheme using lossless data compression	2010	-10.659212507812104	-1.0336145959876606	3857358
3857912	Arch	power and speed-efficient code transformation of video compression algorithms for risc processors	2001	-10.466812610838653	-1.0401792547971151	3857939
3861010	EDA	a novel low-power and high-psnr architecture based on arc for dct/idct	2016	-10.726565633919314	-0.772783212573763	3861037
3861084	EDA	fpga vs dsp: a throughput and power efficiency comparison for hierarchical enumerative coding	2013	-10.625862258271288	-0.5952452675240213	3861111
3861804	Arch	a low-cost energy efficient image scaling processor for multimedia applications	2016	-10.44484182278336	-0.9477187755434168	3861831
3862225	EDA	embedded software optimization for mp3 decoder implemented on risc core	2004	-10.619144354777953	-0.8479887874820228	3862252
3863128	Robotics	a high-performance hardwired cabac decoder	2007	-10.661038376673458	-0.9253105405530904	3863155
3863534	Robotics	a low energy hevc sub-pixel interpolation hardware	2014	-10.588073936565292	-0.977633360335004	3863561
3865073	Robotics	an area-efficient and high-throughput de-blocking filter for multi-standard video applications	2005	-10.659386849387436	-0.8914764263432683	3865100
3866297	EDA	a cost effective implementation of 8Ã—8 transform of hevc from h.264/avc	2012	-10.609262796327133	-0.9349406968641508	3866324
3867538	Arch	efficient memory architecture for jpeg2000 entropy codec	2006	-10.610374009894725	-1.0136713149534484	3867565
3867940	Arch	a data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm	1998	-10.456633173970378	-0.6381658413118814	3867967
3868166	Arch	joint prediction algorithm and architecture for stereo video hybrid coding systems	2006	-10.668886152022166	-1.0568230835667327	3868193
3869029	EDA	high-performance h.264/avc intra-prediction architecture for ultra high definition video applications	2014	-10.65605501580284	-0.8039979729839849	3869056
3874102	EDA	differential pixel-based low-power and high-speed implementation of dct for on-board satellite image processing	2007	-10.464827074922963	-0.7674881000540773	3874129
3877996	EDA	optimizing the jpeg2000 binary arithmetic encoder for vliw architectures	2004	-10.546069318645896	-0.8772094247148573	3878023
3878393	EDA	a reconfigurable hw/sw platform for computation intensive high-resolution real-time digital film applications	2006	-10.414228624435255	-0.7034879177196166	3878420
3878520	DB	efficient parallel architecture for multi-level forward discrete wavelet transform processors	2012	-10.633416576346564	-0.494831694817631	3878547
3878564	Arch	hp422-mocha: a h.264/avc high profile motion compensation architecture for hdtv	2008	-10.608181137780834	-0.880974850726254	3878591
3881795	Graphics	parallel wavelet schemes for images	2016	-10.47458631098127	-0.7790162809492157	3881822
3882559	EDA	optimization of avs-m video decoder for real-time implementation on embedded risc processors	2009	-10.603042765178698	-1.1289037804132978	3882586
3884674	HPC	real-time lossless compression algorithm for ultrasound data using bl universal code	2018	-10.665312003429573	-0.5909198167447018	3884701
3885631	EDA	an ultra-low complexity motion estimation algorithm and its implementation of specific processor	2006	-10.63363998486906	-0.9462262102626088	3885658
3887379	EDA	hw/sw codesign of the mpeg-2 video decoder	2003	-10.532933370828427	-0.8741806532893142	3887406
3888851	EDA	programmable lowpower implementation of the hevc adaptive loop filter	2013	-10.529050810315566	-0.8274703762919159	3888878
3888871	ML	compact image compression using simplicial and art neural systems with mixed signal implementations	2003	-10.300261156138175	-0.7526879378372998	3888898
3889573	Embedded	a performance-driven configurable motion estimator for full-search block-matching algorithm	2004	-10.445212937385477	-0.9695998645378956	3889600
3890716	EDA	hardware design of the scalable video encoder for the multi-source digital home environment	2012	-10.558452896441503	-0.8342166766498743	3890743
3890811	EDA	on a highly efficient rdo-based mode decision pipeline design for avs	2013	-10.650899571559677	-0.8111027848313332	3890838
3893838	EDA	a flexible vlsi architecture for variable block size segment matching with luminance correction	1997	-10.565286528695284	-0.7504361303636922	3893865
3894588	EDA	partial encryption of compressed images employing fpga	2005	-10.568307306407027	-0.7083987274152711	3894615
3895228	HPC	fast 2d idct implementation with multimedia instructions for a software mpeg2 decoder	1998	-10.630067918793321	-1.1153806704690672	3895255
3897044	ML	an approach to fast transform coding in software	1996	-10.757021203929314	-1.068919641907891	3897071
3898238	EDA	a memory-efficient architecture for intra predictor and de-blocking filter in video coding system	2012	-10.672523895512748	-0.8557288441229759	3898265
3898822	EDA	parallelization of computing-intensive tasks of the h.264 high profile decoding algorithm on a reconfigurable multimedia system	2010	-10.637855491218323	-0.9782175650498522	3898849
3901253	EDA	a high speed, memory efficient line based vlsi architecture for the dual mode inverse discrete wavelet transform of jpeg2000 decoder	2016	-10.664540568771248	-0.6542794930194619	3901280
3902634	Robotics	vlsi design and implementation of 2-d inverse discrete wavelet transform	2002	-10.3331526205275	-0.4755981053852995	3902661
3904898	Arch	bandwidth-efficient cache-based motion compensation architecture with dram-friendly data access control	2009	-10.681100199777546	-1.059777622788206	3904925
3905263	Arch	single chip video processor for digital hdtv	2001	-10.468552105871495	-0.923701495648148	3905290
3905396	Arch	reconfigurable intra prediction hardware for future video coding	2017	-10.68669463004949	-0.7918060425488138	3905423
3905873	EDA	high-speed and low-power real-time programmable video multi-processor for mpeg-2 multimedia chip on 0.6Âµm tlm cmos technology	1999	-10.415291320911678	-0.8431591267232937	3905900
3906361	EDA	analysis and approximation of sao estimation for ctu-level hevc encoder	2013	-10.598827852857127	-1.1194183791637051	3906388
3907112	EDA	full rdo-support power-aware cabac encoder with efficient context access	2009	-10.711049118266258	-0.8912372278637727	3907139
3908368	Arch	a hardware-efficient deblocking filter design for hevc	2015	-10.662867120091144	-0.8549176117477221	3908395
3908595	Vision	parallel full hd video decoding for multicore architecture	2013	-10.525182833689124	-1.0773884019886486	3908622
3909018	EDA	cost-effective vlsi architectures and buffer size optimization for full-search block matching algorithms	1999	-10.630599586415274	-0.9958486962268084	3909045
3910343	Graphics	design and efficient fpga implementation of an rgb to ycrcb color space converter using distributed arithmetic	2004	-10.491323865959046	-0.6832830310579499	3910370
3910363	Arch	multiple stopping criteria and high-precision emd architecture implementation for hilbert-huang transform	2014	-10.872116830882597	-0.4141987012603404	3910390
3910785	EDA	design of a loeffler dct using xilinx vivado hls (abstract only)	2015	-10.613275605053849	-0.6988271236834425	3910812
3911366	HPC	beyond the wall: computing with molecules	2001	-10.783402501098072	-0.8872124214916153	3911393
3912781	EDA	a high throughput cavlc architecture design with two-path parallel coefficients procedure for digital cinema 4k resolution h.264/avc encoding	2014	-10.701410427183387	-0.8655768080542762	3912808
3912822	EDA	a configurable and programmable motion estimation processor for the h.264 video codec	2008	-10.50900243282702	-0.8845065655959107	3912849
3912921	Networks	a new inverse discrete wavelet packet transform architecture	2003	-10.753122236702993	-0.4282221064619901	3912948
3913158	Arch	a block-based architecture for lifting scheme discrete wavelet transform	2007	-10.59549197036976	-0.7616850924648948	3913185
3913403	Arch	vlsi design of a wavelet processing core	2006	-10.390956763403642	-0.5466658938156925	3913430
3914376	EDA	power-aware hevc compression through asymmetric jpeg xs frame buffer compression	2018	-10.689842228916145	-0.9917140446626884	3914403
3915364	EDA	implementation of real-time mpeg-4 fgs encoder	2002	-10.675255493248855	-1.1547091537612528	3915391
3915883	Arch	efficient architecture for adaptive directional lifting-based wavelet transform	2010	-10.67039643789316	-0.4513409382251881	3915910
3916259	EDA	a 27 mw 1.1 mm/sup 2/ motion estimator for picture-rate up-converter	2004	-10.416182996479524	-0.7815807224533059	3916286
3916398	EDA	high-efficiency customized coarse-grained dynamically reconfigurable architecture for jpeg2000	2013	-10.612726578380498	-0.8445264497747514	3916425
3920211	EDA	a new efficient vlsi architecture for full search block matching motion estimation	2001	-10.36176662994633	-0.9314495063394462	3920238
3921425	EDA	implementing core tasks of jpeg2000 encoder on the dynamically reconfigurable processor	2005	-10.675521523493478	-0.9714403318755116	3921452
3921650	Vision	dvflex: a flexible mpeg real time video codec	1996	-10.43891438832809	-0.9350815380727672	3921677
3926731	Vision	a cmos image sensor for multi-level focal plane image decomposition	2008	-10.17444051397167	-0.5980062772500608	3926758
3927475	Arch	novel pipelined dwt architecture for dual-line scan	2009	-10.724492758327726	-0.5566045092678571	3927502
3929653	EDA	implementation of h.264/avc decoder for mobile video applications	2006	-10.487479461060794	-0.9498266536712012	3929680
3929857	ML	a regular vlsi architecture of motion vector prediction for multiple-standard mpeg-like video codec	2014	-10.731564980456968	-1.161872299729502	3929884
3930261	Robotics	a high-throughput jpeg xr encoder	2016	-10.58482024157038	-0.998563569460265	3930288
3930579	EDA	a 124 mpixels/s vlsi design for histogram-based joint bilateral filtering	2011	-10.20220022045035	-0.7937450751331357	3930606
3931091	Arch	an 8k-uhd capable 8-stage pipeline deblocking filter for h.264/avc	2014	-10.626748524409873	-0.8314780918881005	3931118
3932593	EDA	design and implementation of computationally efficient image compressor for wireless capsule endoscopy	2016	-10.622094272685928	-0.9066442812208759	3932620
3933199	EDA	a hardware-efficient multi-resolution block matching algorithm and its vlsi architecture for high definition mpeg-like video encoders	2010	-10.664602561069186	-0.8937299261520271	3933226
3933245	EDA	design optimization of main-profile mpeg-2 aac decoder	2001	-10.63918246900056	-0.7775623964067611	3933272
3934751	Arch	high-speed ebcot with dual context-modeling coding architecture for jpeg2000	2004	-10.683020041548724	-1.0570977668819772	3934778
3935071	EDA	design of a memory-based vlc decoder for portable video applications	2008	-10.714316418805495	-1.0246285611970756	3935098
3935245	EDA	high level h.264/avc video encoder parallelization for multiprocessor implementation	2009	-10.490111343838064	-1.0897775608211844	3935272
3936843	EDA	programmable motion estimation architecture	2009	-10.499277446222765	-0.9167102756319722	3936870
3936978	Arch	second generation video format conversion software for a digital signal processor	2000	-10.168031959579512	-1.1581733064312796	3937005
3937420	Visualization	reconfigurable vlsi architecture for real-time 2d-to-3d conversion	2017	-10.372528791689268	-0.9750768983077396	3937447
3938028	EDA	memory efficient design of an mpeg-4 video encoder for fpgas	2005	-10.47016405667603	-1.0415802371882763	3938055
3939120	EDA	an efficient hardware implementation of mq decoder of the jpeg2000	2014	-10.656474882231308	-0.911348036749549	3939147
3943859	Arch	fast ebcot encoder architecture for jpeg 2000	2007	-10.701987560226533	-1.0820946667270743	3943886
3944199	EDA	a high-performance architecture of arithmetic coder in jpeg2000	2004	-10.60801735588814	-0.9204969957748648	3944226
3946676	EDA	high-speed low-power very-large-scale integration architecture for dual-standard deblocking filter	2015	-10.633850687205456	-0.8176687494418464	3946703
3952430	DB	a high-throughput binary arithmetic coding architecture for h.264/avc cabac	2010	-10.72331471863765	-0.8655164320830121	3952457
3953161	Robotics	on the efficient memory usage in the lifting scheme for the two-dimensional wavelet transform computation	2005	-10.2562302594118	-0.8269013811342524	3953188
3953258	EDA	a wdr method with low noise in digital circuit	2012	-10.454057303328801	-1.1668165066415728	3953285
3956278	EDA	on sensor image compression	1997	-10.172746323628358	-0.6911050329532498	3956305
3958074	EDA	a monolithic programmable ultra-hd video codec engine	2014	-10.506431799755015	-0.7874112057480461	3958101
3959291	EDA	hardware architectures for the orthogonal and biorthogonal wavelet transform	2002	-10.793564807861564	-0.6269172695590027	3959318
3959614	Metrics	cache modeling and optimization for portable devices running mpeg-4 video decoder	2006	-10.524106088925183	-1.0874058835569074	3959641
3961545	HPC	area optimized h.264 intra prediction architecture for 1080p hd resolution	2010	-10.67167422438777	-1.0476883863353923	3961572
3962017	HPC	p264: open platform for designing parallel h.264/avc video encoders on multi-core systems	2010	-10.454425181406577	-1.0430766544585577	3962044
3963696	Arch	lossless implementation of daubechies 8-tap wavelet transform	2011	-10.974655430007834	-1.0520493758347362	3963723
3967248	Embedded	a reprogrammable computing platform for jpeg 2000 and h.264 shd video coding	2010	-10.440131567205881	-1.0743819698236636	3967275
3967567	Robotics	interactive dsp educational platform for real-time subband audio coding	2002	-10.617354048200946	-1.1378893234151315	3967594
3969753	EDA	a 342 mw mobile application processor with full-hd multi-standard video codec and tile-based address-translation circuits	2010	-10.584587385252792	-0.7844052709905356	3969780
3969872	Visualization	vlsi implementation of lifting wavelet transform of jpeg2000 with efficient rpa(recursive pyramid algorithm) realization	2005	-10.701475520935585	-0.507158735672919	3969899
3972052	EDA	design of a shift-and-add based hardware accelerator for color space conversion	2013	-10.327341830756062	-0.61295150365708	3972079
3972888	Robotics	an approach for applying large filters on large images using fpga	2007	-10.265958655251053	-0.2746423460659946	3972915
3973383	EDA	efficient vlsi architectures of lifting-based discrete wavelet transform by systematic design method	2002	-10.841464570318523	-0.4073804518992879	3973410
3974365	EDA	mpsoc architecture for macro blocks line partitioning of h.264/avc encoder	2014	-10.634603297314658	-0.8881186058052362	3974392
3975253	Arch	architecture design of the double-mode binarization for high-profile h.264/avc compression	2007	-10.619434039127293	-1.1611530858234318	3975280
3977220	Robotics	image reconstruction of compressive sensing using digital signal processing (dsp)	2013	-10.991226013790342	-0.5648089385012905	3977247
3978935	Robotics	dsp architecture for real time digital video converter	1998	-10.330928748877751	-1.1560150212030171	3978962
3979571	Vision	efficient vlsi architectures for convolution and lifting based 2-d discrete wavelet transform	2005	-10.692996713052157	-0.4451984708060819	3979598
3980435	EDA	energy-efficient hardware architecture for variable n-point 1d dct	2004	-10.617743295913732	-1.022658807994821	3980462
3980618	EDA	fast block mode decision for h.264/avc on a programmable digital signal processor	2007	-10.688135603170817	-1.0080709118536286	3980645
3981002	Robotics	an fpga implementation of an on-line radix-4 cordic 2-d idct core	2002	-10.632249723649386	-0.5197921428886785	3981029
3982992	Arch	a hw cabac encoder with efficient context access scheme for h.264/avc	2008	-10.691849277270224	-0.9737620659279536	3983019
3984527	Arch	a high-efficiency reconfigurable 2-d discrete wavelet transform engine for jpeg2000 implementation on next generation digital cameras	2010	-10.424515856409391	-0.7976325960735763	3984554
3987201	Robotics	design and implementation of the symmetrically extended 2-d wavelet transform	2002	-10.736206574273954	-1.1631174949858396	3987228
3987822	Arch	a software-hardware co-implementation of mpeg-4 advanced video coding (avc) decoder with block level pipelining	2005	-10.651579640094878	-1.0535551470181768	3987849
3990000	Robotics	a two-way parallel cavlc encoder for 4kÃ—2k h.264/avc	2011	-10.704933549474426	-0.9688508277633844	3990027
3990671	EDA	a predefined bit-plane comparison coding for mobile video applications	2011	-10.678134428895113	-0.8822852617169921	3990698
3991000	EDA	a 610 mbin/s cabac decoder for h.265/hevc level 6.1 applications	2014	-10.72512776556042	-0.9025264600364992	3991027
3992448	EDA	reconfigurable and low power 2d-dct ip for ubiquitous multimedia streaming	2002	-10.519455303148336	-0.9877618239915196	3992475
3994332	EDA	c-based hardware design of imdct accelerator for ogg vorbis decoder	2004	-10.628835841050426	-0.8656146767021975	3994359
3994644	EDA	universal embedded compression engine for lcd tv system-on-a-chip with band-expansion progressive wavelet coding	2012	-10.568777489506193	-1.0069727678276124	3994671
3995810	HPC	the design and evaluation of hierarchical multi-level parallelisms for h.264 encoder on multi-core architecture	2010	-10.535537004955009	-1.113575205248312	3995837
3995964	Arch	temporal video up-conversion on a next generation media-processor	2005	-10.530391369034914	-1.0807886920996956	3995991
3998243	Arch	a 152-mw mobile multimedia soc with fully programmable 3-d graphics and mpeg4/h.264/jpeg	2009	-10.33195832040217	-0.772658735839283	3998270
3998606	Robotics	reconfigurable vbsme architecture using rbsad	2012	-10.20974802565617	-0.9529919628666204	3998633
4001231	Robotics	a memory-saving system including dwt and ec for jpeg2000 implementation	2006	-10.6016278986691	-1.01343449151259	4001258
4001606	EDA	the molen compiler for reconfigurable processors	2007	-10.569940383142962	-0.8434181168327162	4001633
4004343	Visualization	design of streaming deblocking filter for hevc decoder	2017	-10.61921673068799	-0.8894291629791892	4004370
4005725	EDA	an h.265/hevc 4k uhd slim codec design with shared prediction unit architecture	2016	-10.67859447573941	-0.8442890446226543	4005752
4006316	Arch	a novel modular systolic array architecture for full-search block matching motion estimation	1995	-10.525707643929369	-0.8206648351327837	4006343
4006385	EDA	a novel pruned-based algorithm for energy-efficient satd operation in the hevc coding	2016	-10.718539916848368	-0.8491621170487991	4006412
4007254	EDA	vlsi implementation of an adaptive edge-enhanced color interpolation processor for real-time video applications	2014	-10.35134061753846	-0.8766331082787505	4007281
4007799	EDA	a novel design for computation of all transforms in h.264/avc decoders	2007	-10.691096521248122	-0.8315308142474853	4007826
4008155	HPC	parallel advanced video coding: motion estimation on multi-cores	2008	-10.542248319699153	-1.1089128360137874	4008182
4008613	HPC	an efficient vlsi architecture of parallel bit plane encoder based on ccsds idc	2012	-10.693802906627882	-1.058423710366804	4008640
4015130	EDA	vlsi architectures for field programmable gate arrays: a case study	1996	-10.293910899582247	-0.629752145267251	4015157
4015609	Arch	a reconfigurable video embedding transcoder based on h.264/avc: design tradeoffs and analysis	2008	-10.645949718169232	-0.8398745279825482	4015636
4016890	Arch	a 100mhz asip (application specific instruction processor) for cavlc of h.264/avc decoder	2008	-10.606869607496844	-0.7996611936861188	4016917
4019021	EDA	vlsi design of a high-throughput discrete cosine transform for image compression systems	2011	-10.7078992188435	-0.6769753285635526	4019048
4019295	Vision	multiple region-of-interest based h.264 encoder with a detection architecture in macroblock level pipelining	2011	-10.655862310616495	-0.9674464209321768	4019322
4020118	Embedded	an area efficient real-time cavlc ip-block towards the h.264/avc encoder	2006	-10.648134675882773	-0.9214601291237108	4020145
4021253	Robotics	embedded zero wavelet coefficient coding method for fpga implementation of video codec in real-time systems	2000	-10.532301729447306	-1.0492258586476275	4021280
4021330	EDA	low-power h.264 deblocking filter algorithm and its soc implementation	2006	-10.641536063876464	-0.7278234895027912	4021357
4026720	HPC	a novel computational complexity and power reduction technique for h.264 intra prediction	2008	-10.755855872019703	-1.0730666596525678	4026747
4027055	EDA	implementation of edge dependent interpolation based de-interlacer on fpga	2016	-10.553527741833921	-1.0259022193105385	4027082
4030578	EDA	algorithm and hardware design of a fast intra-frame mode decision module for h.264/avc encoders	2011	-10.701385877513793	-0.8696781660796368	4030605
4033457	HPC	a highly parallel and scalable cabac decoder for next generation video coding	2011	-10.660326001244748	-0.7776522208851124	4033484
4035391	EDA	energy-efficient median filter on fpga	2013	-10.224440839952331	-0.5426631784942423	4035418
4037910	HPC	scalability of macroblock-level parallelism for h.264 decoding	2009	-10.45781380633155	-1.101802795412262	4037937
4038407	EDA	a reconfigurable idct architecture for universal video decoders	2010	-10.584878028222453	-0.8651224928968937	4038434
4040084	Visualization	parallel-pipeline 8/spl times/8 forward 2-d ict processor chip for image coding	2005	-10.69032036033539	-0.4026050386902732	4040111
4040523	HPC	reducing 3d fast wavelet transform execution time using blocking and the streaming simd extensions	2005	-10.580658820318435	-1.1114306621248318	4040550
4040860	Arch	the 1d discrete cosine transform for large point sizes implemented on reconfigurable hardware	2007	-10.515960237293026	-0.6801430013015738	4040887
4042547	EDA	efficient encoder design for jpeg2000 ebcot context formation	2007	-10.61113633372357	-0.9808963495905052	4042574
4045649	EDA	32-parallel sad tree hardwired engine for variable block size motion estimation in hdtv1080p real-time encoding application	2007	-10.66523453750676	-0.7537740499395698	4045676
4049149	Arch	high performance and cost effective memory architecture for an hdtv decoder lsi	1999	-10.664427752254838	-1.145011960183348	4049176
4051982	Arch	hardware-assisted syntax decoding model for software avc/h.264 decoders	2009	-10.592707493098516	-1.050491875675301	4052009
4053322	EDA	architecture and software implementation of hdtv video decoder on a singlechip, mpeg decoder	2006	-10.490457544503704	-0.9539765633131116	4053349
4054352	EDA	a speed-area optimization of full search block matching hardware with applications in high-definition tvs (hdtv)	2007	-10.439514447735933	-1.0459119435564848	4054379
4054754	Embedded	high-throughput and low-power integrated direct/inverse hevc quantization hardware design	2018	-10.58339613448256	-0.8441274478652598	4054781
4056135	EDA	an efficient multi-core simd implementation for h.264/avc encoder	2012	-10.326770056570599	-1.1436510942141898	4056162
4056141	EDA	lossless compression decoders for bitstreams and software binaries based on high-level synthesis	2017	-10.62615635404319	-0.8900509414721567	4056168
4056184	HPC	a high-efficient software parallel cavcl encoder based on gpu	2011	-10.549039583009089	-1.0295347759078668	4056211
4056512	EDA	a hybrid cavld architecture design with low complexity and low power considerations	2007	-10.709313363739756	-0.8828858870883561	4056539
4057143	Arch	a memory efficient array architecture for full-search block matching algorithm	1997	-10.45112738952317	-0.9032688123867562	4057170
4058654	HPC	segment-parallel predictor for fpga-based hardware compressor and decompressor of floating-point data streams to enhance memory i/o bandwidth	2010	-10.592199061147149	-0.9791499534764772	4058681
4059334	ML	cost effective vlsi architectures for full-searchblock-matching motion estimation algorithm	1997	-10.54003889880032	-0.8682573350441511	4059361
4061075	HPC	a survey of architectures for the discrete and continuous wavelet transforms	1995	-10.602063510983673	-0.3084748901340563	4061102
4062835	HPC	cooperative cpu+gpu deblocking filter parallelization for high performance hevc video codecs	2014	-10.422531664999637	-1.11156732769831	4062862
4063194	EDA	low complexity high quality fractional motion estimation algorithm and architecture design for h.264/avc	2006	-10.673620072915217	-0.9160954434313056	4063221
4064254	Logic	utilisation of the array-ol specification language for self-generation of a memory controller especially for the h.264/avc	2015	-10.615358118900103	-0.7416028548679315	4064281
4071811	EDA	an optimized application architecture of the h.264 video encoder for application specific platforms	2007	-10.530786033735703	-0.9130826949218884	4071838
4072991	Visualization	high-speed vlsi implementation of 2-d discrete wavelet transform	2008	-10.609889559292311	-0.5408300582239186	4073018
4074125	EDA	a 530 mpixels/s 4096x2160@60fps h.264/avc high profile video decoder chip	2011	-10.65372971191059	-0.8362310904555129	4074152
4074191	EDA	a variable block-size design of hevc transform using intra-coefficient sharing	2013	-10.64897423898588	-0.7140912486029662	4074218
4074633	Arch	a novel fast dct coefficient scan architecture	2009	-10.660018481132607	-0.8580098824484582	4074660
4078305	ML	lossless image compression algorithm and hardware architecture for bandwidth reduction of external memory	2017	-10.696602005915405	-1.0111120646381146	4078332
4079311	Arch	programmable in-loop deblock filter processor for video decoders	2014	-10.533455407557561	-0.8454559502020339	4079338
4079626	Graphics	an efficient interpolation filter vlsi architecture for hevc standard	2014	-10.673668627227867	-0.8441928221803797	4079653
4081029	EDA	a double-filter design of deblocking filter for h.264/avc macroblock adaptive frame field coding	2011	-10.64205952346755	-0.8110940074508609	4081056
4082038	Arch	a new flexible architecture for variable length dct targeting shape-adaptive transform	1999	-10.649269691391957	-0.5795752636562846	4082065
4083542	ML	a jpeg chip for image compression and decompression	2003	-10.535990127575364	-0.7223889129659019	4083569
4083818	EDA	very large scale integration (vlsi) implementation of low-complexity variable block size motion estimation for h.264/avc coding	2010	-10.642028858312797	-0.8532493688443131	4083845
4086324	EDA	minimizing redundancy-based motion estimation design for high-definition	2011	-10.684741608200165	-1.1719481521753936	4086351
4086803	EDA	multimode embedded compression codec engine for power-aware video coding system	2009	-10.659956931598721	-0.8458812723923554	4086830
4086913	Robotics	an efficient and reconfigurable vlsi architecture for different block matching motion estimation algorithms	1997	-10.529968440210748	-0.8484960259847335	4086940
4087735	Arch	a 16â€“65 cycles/mb h.264/avc motion compensation architecture for quad-hd applications	2011	-10.668895069423508	-0.8478344697838738	4087762
4087822	Robotics	opencl based high-quality hevc motion estimation on gpu	2014	-10.574622253701943	-1.1324206063994648	4087849
4088370	EDA	a high efficient hardware architecture for multiview 3dtv	2015	-10.394632481829255	-0.9643261987379806	4088397
4089030	EDA	hardware design and implementation of a wavelet de-noising procedure for medical signal preprocessing	2015	-10.597283692770594	-0.244331312027108	4089057
4089045	EDA	low-complexity block-based motion estimation via one-bit transforms	1997	-10.640682084076422	-1.0610507092731285	4089072
4093393	Theory	a high throughput context-based adaptive arithmetic codec for jpeg2000	2002	-10.668348039181902	-1.0577697627773814	4093420
4093795	Robotics	diagonal vectorisation of 2-d wavelet lifting	2014	-10.21366726439508	-0.5561198167064229	4093822
4096040	Robotics	fpsoc using xilinx zynq for medical image coding based on the quaternionic paraunitary filter banks	2015	-10.621335364006896	-0.5307831540035286	4096067
4096159	Embedded	design and implementation of a generic 2-d biorthogonal discrete wavelet transform on an fpga	2001	-10.548643633085932	-0.3924542700201902	4096186
4098364	EDA	efficient vlsi architecture for sao decoding in 4k ultra-hd hevc video codec	2016	-10.585269844654787	-0.7961311164803392	4098391
4100069	HPC	a multi-core soc design for advanced image and video compression	2005	-10.448175412992477	-0.6786734158550298	4100096
4100617	EDA	lossless embedded compression using multi-mode dpcm & averaging prediction for hevc-like video codec	2013	-10.707533254309334	-1.0927158622508684	4100644
4101863	EDA	hardware prototyping for the h.264 4Ã—4 transformation [video coding]	2004	-10.4926956638964	-1.1762563608872458	4101890
4102647	Arch	scalable high-throughput architecture for h.264/avc variable block size motion estimation	2006	-10.60761687069667	-1.0286842159739094	4102674
