<?xml-stylesheet type="text/xsl" href="sitemap.xsl"?><urlset xmlns="http://www.sitemaps.org/schemas/sitemap/0.9"><url><loc>/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/summary/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/implementation-technology/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/practical-issues/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/mealy-vs-moore/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/digital-system-design/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/three-state-tristate-buffer/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/synchronous-circuits/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/categories/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/counters/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/categories/memory-circuits/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/categories/vhdl/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/registers/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/latches-and-flip-flops/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/vhdl-tricks/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/decoders-and-encoders/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/shannons-expansion-theorem/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/applications-of-multiplexers/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/tut1a/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/vhdl-packages/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/arithmetic-circuits/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/example-circuit-simplification/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/nand-nor-gates/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/altera-de1/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/karnaugh-maps/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/categories/fpga/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/intro-to-fpga/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/intro-to-vhdl/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/intro-to-synthesis/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/post/intro-to-quartus/</loc><lastmod>2021-10-19T15:48:52+11:00</lastmod><changefreq>weekly</changefreq><priority>0.5</priority></url><url><loc>/tags/</loc><changefreq>weekly</changefreq><priority>0.5</priority></url></urlset>