
Hand_Lmcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ecf0  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  0800ee80  0800ee80  0001ee80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f344  0800f344  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800f344  0800f344  0001f344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f34c  0800f34c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f34c  0800f34c  0001f34c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f350  0800f350  0001f350  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800f354  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000974  200001d8  0800f52c  000201d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000b4c  0800f52c  00020b4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001c92b  00000000  00000000  0002024b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f12  00000000  00000000  0003cb76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a0  00000000  00000000  00040a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000124a  00000000  00000000  00042228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bb95  00000000  00000000  00043472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e5bf  00000000  00000000  0006f007  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0010b2cd  00000000  00000000  0008d5c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007778  00000000  00000000  00198894  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  001a000c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ee68 	.word	0x0800ee68

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800ee68 	.word	0x0800ee68

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b9a6 	b.w	8000f4c <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f83c 	bl	8000c84 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2lz>:
 8000c18:	b538      	push	{r3, r4, r5, lr}
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	4604      	mov	r4, r0
 8000c20:	460d      	mov	r5, r1
 8000c22:	f7ff ff5b 	bl	8000adc <__aeabi_dcmplt>
 8000c26:	b928      	cbnz	r0, 8000c34 <__aeabi_d2lz+0x1c>
 8000c28:	4620      	mov	r0, r4
 8000c2a:	4629      	mov	r1, r5
 8000c2c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c30:	f000 b80a 	b.w	8000c48 <__aeabi_d2ulz>
 8000c34:	4620      	mov	r0, r4
 8000c36:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000c3a:	f000 f805 	bl	8000c48 <__aeabi_d2ulz>
 8000c3e:	4240      	negs	r0, r0
 8000c40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c44:	bd38      	pop	{r3, r4, r5, pc}
 8000c46:	bf00      	nop

08000c48 <__aeabi_d2ulz>:
 8000c48:	b5d0      	push	{r4, r6, r7, lr}
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <__aeabi_d2ulz+0x34>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	4606      	mov	r6, r0
 8000c50:	460f      	mov	r7, r1
 8000c52:	f7ff fcd1 	bl	80005f8 <__aeabi_dmul>
 8000c56:	f7ff ffa7 	bl	8000ba8 <__aeabi_d2uiz>
 8000c5a:	4604      	mov	r4, r0
 8000c5c:	f7ff fc52 	bl	8000504 <__aeabi_ui2d>
 8000c60:	4b07      	ldr	r3, [pc, #28]	; (8000c80 <__aeabi_d2ulz+0x38>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	f7ff fcc8 	bl	80005f8 <__aeabi_dmul>
 8000c68:	4602      	mov	r2, r0
 8000c6a:	460b      	mov	r3, r1
 8000c6c:	4630      	mov	r0, r6
 8000c6e:	4639      	mov	r1, r7
 8000c70:	f7ff fb0a 	bl	8000288 <__aeabi_dsub>
 8000c74:	f7ff ff98 	bl	8000ba8 <__aeabi_d2uiz>
 8000c78:	4621      	mov	r1, r4
 8000c7a:	bdd0      	pop	{r4, r6, r7, pc}
 8000c7c:	3df00000 	.word	0x3df00000
 8000c80:	41f00000 	.word	0x41f00000

08000c84 <__udivmoddi4>:
 8000c84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c88:	9e08      	ldr	r6, [sp, #32]
 8000c8a:	460d      	mov	r5, r1
 8000c8c:	4604      	mov	r4, r0
 8000c8e:	460f      	mov	r7, r1
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d14a      	bne.n	8000d2a <__udivmoddi4+0xa6>
 8000c94:	428a      	cmp	r2, r1
 8000c96:	4694      	mov	ip, r2
 8000c98:	d965      	bls.n	8000d66 <__udivmoddi4+0xe2>
 8000c9a:	fab2 f382 	clz	r3, r2
 8000c9e:	b143      	cbz	r3, 8000cb2 <__udivmoddi4+0x2e>
 8000ca0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca4:	f1c3 0220 	rsb	r2, r3, #32
 8000ca8:	409f      	lsls	r7, r3
 8000caa:	fa20 f202 	lsr.w	r2, r0, r2
 8000cae:	4317      	orrs	r7, r2
 8000cb0:	409c      	lsls	r4, r3
 8000cb2:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cb6:	fa1f f58c 	uxth.w	r5, ip
 8000cba:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cbe:	0c22      	lsrs	r2, r4, #16
 8000cc0:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc4:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cc8:	fb01 f005 	mul.w	r0, r1, r5
 8000ccc:	4290      	cmp	r0, r2
 8000cce:	d90a      	bls.n	8000ce6 <__udivmoddi4+0x62>
 8000cd0:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd4:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cd8:	f080 811c 	bcs.w	8000f14 <__udivmoddi4+0x290>
 8000cdc:	4290      	cmp	r0, r2
 8000cde:	f240 8119 	bls.w	8000f14 <__udivmoddi4+0x290>
 8000ce2:	3902      	subs	r1, #2
 8000ce4:	4462      	add	r2, ip
 8000ce6:	1a12      	subs	r2, r2, r0
 8000ce8:	b2a4      	uxth	r4, r4
 8000cea:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cee:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cf6:	fb00 f505 	mul.w	r5, r0, r5
 8000cfa:	42a5      	cmp	r5, r4
 8000cfc:	d90a      	bls.n	8000d14 <__udivmoddi4+0x90>
 8000cfe:	eb1c 0404 	adds.w	r4, ip, r4
 8000d02:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x294>
 8000d0a:	42a5      	cmp	r5, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x294>
 8000d10:	4464      	add	r4, ip
 8000d12:	3802      	subs	r0, #2
 8000d14:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d18:	1b64      	subs	r4, r4, r5
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	b11e      	cbz	r6, 8000d26 <__udivmoddi4+0xa2>
 8000d1e:	40dc      	lsrs	r4, r3
 8000d20:	2300      	movs	r3, #0
 8000d22:	e9c6 4300 	strd	r4, r3, [r6]
 8000d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2a:	428b      	cmp	r3, r1
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0xbc>
 8000d2e:	2e00      	cmp	r6, #0
 8000d30:	f000 80ed 	beq.w	8000f0e <__udivmoddi4+0x28a>
 8000d34:	2100      	movs	r1, #0
 8000d36:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d40:	fab3 f183 	clz	r1, r3
 8000d44:	2900      	cmp	r1, #0
 8000d46:	d149      	bne.n	8000ddc <__udivmoddi4+0x158>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d302      	bcc.n	8000d52 <__udivmoddi4+0xce>
 8000d4c:	4282      	cmp	r2, r0
 8000d4e:	f200 80f8 	bhi.w	8000f42 <__udivmoddi4+0x2be>
 8000d52:	1a84      	subs	r4, r0, r2
 8000d54:	eb65 0203 	sbc.w	r2, r5, r3
 8000d58:	2001      	movs	r0, #1
 8000d5a:	4617      	mov	r7, r2
 8000d5c:	2e00      	cmp	r6, #0
 8000d5e:	d0e2      	beq.n	8000d26 <__udivmoddi4+0xa2>
 8000d60:	e9c6 4700 	strd	r4, r7, [r6]
 8000d64:	e7df      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000d66:	b902      	cbnz	r2, 8000d6a <__udivmoddi4+0xe6>
 8000d68:	deff      	udf	#255	; 0xff
 8000d6a:	fab2 f382 	clz	r3, r2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8090 	bne.w	8000e94 <__udivmoddi4+0x210>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7a:	fa1f fe8c 	uxth.w	lr, ip
 8000d7e:	2101      	movs	r1, #1
 8000d80:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d84:	fb07 2015 	mls	r0, r7, r5, r2
 8000d88:	0c22      	lsrs	r2, r4, #16
 8000d8a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d8e:	fb0e f005 	mul.w	r0, lr, r5
 8000d92:	4290      	cmp	r0, r2
 8000d94:	d908      	bls.n	8000da8 <__udivmoddi4+0x124>
 8000d96:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d9e:	d202      	bcs.n	8000da6 <__udivmoddi4+0x122>
 8000da0:	4290      	cmp	r0, r2
 8000da2:	f200 80cb 	bhi.w	8000f3c <__udivmoddi4+0x2b8>
 8000da6:	4645      	mov	r5, r8
 8000da8:	1a12      	subs	r2, r2, r0
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db0:	fb07 2210 	mls	r2, r7, r0, r2
 8000db4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000db8:	fb0e fe00 	mul.w	lr, lr, r0
 8000dbc:	45a6      	cmp	lr, r4
 8000dbe:	d908      	bls.n	8000dd2 <__udivmoddi4+0x14e>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc8:	d202      	bcs.n	8000dd0 <__udivmoddi4+0x14c>
 8000dca:	45a6      	cmp	lr, r4
 8000dcc:	f200 80bb 	bhi.w	8000f46 <__udivmoddi4+0x2c2>
 8000dd0:	4610      	mov	r0, r2
 8000dd2:	eba4 040e 	sub.w	r4, r4, lr
 8000dd6:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dda:	e79f      	b.n	8000d1c <__udivmoddi4+0x98>
 8000ddc:	f1c1 0720 	rsb	r7, r1, #32
 8000de0:	408b      	lsls	r3, r1
 8000de2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dea:	fa05 f401 	lsl.w	r4, r5, r1
 8000dee:	fa20 f307 	lsr.w	r3, r0, r7
 8000df2:	40fd      	lsrs	r5, r7
 8000df4:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df8:	4323      	orrs	r3, r4
 8000dfa:	fbb5 f8f9 	udiv	r8, r5, r9
 8000dfe:	fa1f fe8c 	uxth.w	lr, ip
 8000e02:	fb09 5518 	mls	r5, r9, r8, r5
 8000e06:	0c1c      	lsrs	r4, r3, #16
 8000e08:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e0c:	fb08 f50e 	mul.w	r5, r8, lr
 8000e10:	42a5      	cmp	r5, r4
 8000e12:	fa02 f201 	lsl.w	r2, r2, r1
 8000e16:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1a:	d90b      	bls.n	8000e34 <__udivmoddi4+0x1b0>
 8000e1c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e24:	f080 8088 	bcs.w	8000f38 <__udivmoddi4+0x2b4>
 8000e28:	42a5      	cmp	r5, r4
 8000e2a:	f240 8085 	bls.w	8000f38 <__udivmoddi4+0x2b4>
 8000e2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000e32:	4464      	add	r4, ip
 8000e34:	1b64      	subs	r4, r4, r5
 8000e36:	b29d      	uxth	r5, r3
 8000e38:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e3c:	fb09 4413 	mls	r4, r9, r3, r4
 8000e40:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e44:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e48:	45a6      	cmp	lr, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x1da>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e54:	d26c      	bcs.n	8000f30 <__udivmoddi4+0x2ac>
 8000e56:	45a6      	cmp	lr, r4
 8000e58:	d96a      	bls.n	8000f30 <__udivmoddi4+0x2ac>
 8000e5a:	3b02      	subs	r3, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e62:	fba3 9502 	umull	r9, r5, r3, r2
 8000e66:	eba4 040e 	sub.w	r4, r4, lr
 8000e6a:	42ac      	cmp	r4, r5
 8000e6c:	46c8      	mov	r8, r9
 8000e6e:	46ae      	mov	lr, r5
 8000e70:	d356      	bcc.n	8000f20 <__udivmoddi4+0x29c>
 8000e72:	d053      	beq.n	8000f1c <__udivmoddi4+0x298>
 8000e74:	b156      	cbz	r6, 8000e8c <__udivmoddi4+0x208>
 8000e76:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7a:	eb64 040e 	sbc.w	r4, r4, lr
 8000e7e:	fa04 f707 	lsl.w	r7, r4, r7
 8000e82:	40ca      	lsrs	r2, r1
 8000e84:	40cc      	lsrs	r4, r1
 8000e86:	4317      	orrs	r7, r2
 8000e88:	e9c6 7400 	strd	r7, r4, [r6]
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	2100      	movs	r1, #0
 8000e90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e94:	f1c3 0120 	rsb	r1, r3, #32
 8000e98:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e9c:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea0:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea4:	409d      	lsls	r5, r3
 8000ea6:	432a      	orrs	r2, r5
 8000ea8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eac:	fa1f fe8c 	uxth.w	lr, ip
 8000eb0:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb4:	fb07 1510 	mls	r5, r7, r0, r1
 8000eb8:	0c11      	lsrs	r1, r2, #16
 8000eba:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ebe:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec2:	428d      	cmp	r5, r1
 8000ec4:	fa04 f403 	lsl.w	r4, r4, r3
 8000ec8:	d908      	bls.n	8000edc <__udivmoddi4+0x258>
 8000eca:	eb1c 0101 	adds.w	r1, ip, r1
 8000ece:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed2:	d22f      	bcs.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed4:	428d      	cmp	r5, r1
 8000ed6:	d92d      	bls.n	8000f34 <__udivmoddi4+0x2b0>
 8000ed8:	3802      	subs	r0, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	1b49      	subs	r1, r1, r5
 8000ede:	b292      	uxth	r2, r2
 8000ee0:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee4:	fb07 1115 	mls	r1, r7, r5, r1
 8000ee8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eec:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef0:	4291      	cmp	r1, r2
 8000ef2:	d908      	bls.n	8000f06 <__udivmoddi4+0x282>
 8000ef4:	eb1c 0202 	adds.w	r2, ip, r2
 8000ef8:	f105 38ff 	add.w	r8, r5, #4294967295
 8000efc:	d216      	bcs.n	8000f2c <__udivmoddi4+0x2a8>
 8000efe:	4291      	cmp	r1, r2
 8000f00:	d914      	bls.n	8000f2c <__udivmoddi4+0x2a8>
 8000f02:	3d02      	subs	r5, #2
 8000f04:	4462      	add	r2, ip
 8000f06:	1a52      	subs	r2, r2, r1
 8000f08:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f0c:	e738      	b.n	8000d80 <__udivmoddi4+0xfc>
 8000f0e:	4631      	mov	r1, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e708      	b.n	8000d26 <__udivmoddi4+0xa2>
 8000f14:	4639      	mov	r1, r7
 8000f16:	e6e6      	b.n	8000ce6 <__udivmoddi4+0x62>
 8000f18:	4610      	mov	r0, r2
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x90>
 8000f1c:	4548      	cmp	r0, r9
 8000f1e:	d2a9      	bcs.n	8000e74 <__udivmoddi4+0x1f0>
 8000f20:	ebb9 0802 	subs.w	r8, r9, r2
 8000f24:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	e7a3      	b.n	8000e74 <__udivmoddi4+0x1f0>
 8000f2c:	4645      	mov	r5, r8
 8000f2e:	e7ea      	b.n	8000f06 <__udivmoddi4+0x282>
 8000f30:	462b      	mov	r3, r5
 8000f32:	e794      	b.n	8000e5e <__udivmoddi4+0x1da>
 8000f34:	4640      	mov	r0, r8
 8000f36:	e7d1      	b.n	8000edc <__udivmoddi4+0x258>
 8000f38:	46d0      	mov	r8, sl
 8000f3a:	e77b      	b.n	8000e34 <__udivmoddi4+0x1b0>
 8000f3c:	3d02      	subs	r5, #2
 8000f3e:	4462      	add	r2, ip
 8000f40:	e732      	b.n	8000da8 <__udivmoddi4+0x124>
 8000f42:	4608      	mov	r0, r1
 8000f44:	e70a      	b.n	8000d5c <__udivmoddi4+0xd8>
 8000f46:	4464      	add	r4, ip
 8000f48:	3802      	subs	r0, #2
 8000f4a:	e742      	b.n	8000dd2 <__udivmoddi4+0x14e>

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <ProcessUartData>:

/*
 * Function1--------------------------
 */
void ProcessUartData(void)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b082      	sub	sp, #8
 8000f54:	af00      	add	r7, sp, #0
	//remove noise in receive packet
	uint16_t counter=0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	80fb      	strh	r3, [r7, #6]
	for(counter=uartCounter;counter>0;counter--)
 8000f5a:	4b90      	ldr	r3, [pc, #576]	; (800119c <ProcessUartData+0x24c>)
 8000f5c:	781b      	ldrb	r3, [r3, #0]
 8000f5e:	80fb      	strh	r3, [r7, #6]
 8000f60:	e034      	b.n	8000fcc <ProcessUartData+0x7c>
	{
		if ((uartRecieveBuffer[counter] == '{'&&uartRecieveBuffer[counter+2] == 'P'&& uartRecieveBuffer[counter+3] == ':')&&(uartRecieveBuffer[counter+1] == 'P'||uartRecieveBuffer[counter+1] == 'S')) {
 8000f62:	88fb      	ldrh	r3, [r7, #6]
 8000f64:	4a8e      	ldr	r2, [pc, #568]	; (80011a0 <ProcessUartData+0x250>)
 8000f66:	5cd3      	ldrb	r3, [r2, r3]
 8000f68:	2b7b      	cmp	r3, #123	; 0x7b
 8000f6a:	d12c      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f6c:	88fb      	ldrh	r3, [r7, #6]
 8000f6e:	3302      	adds	r3, #2
 8000f70:	4a8b      	ldr	r2, [pc, #556]	; (80011a0 <ProcessUartData+0x250>)
 8000f72:	5cd3      	ldrb	r3, [r2, r3]
 8000f74:	2b50      	cmp	r3, #80	; 0x50
 8000f76:	d126      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f78:	88fb      	ldrh	r3, [r7, #6]
 8000f7a:	3303      	adds	r3, #3
 8000f7c:	4a88      	ldr	r2, [pc, #544]	; (80011a0 <ProcessUartData+0x250>)
 8000f7e:	5cd3      	ldrb	r3, [r2, r3]
 8000f80:	2b3a      	cmp	r3, #58	; 0x3a
 8000f82:	d120      	bne.n	8000fc6 <ProcessUartData+0x76>
 8000f84:	88fb      	ldrh	r3, [r7, #6]
 8000f86:	3301      	adds	r3, #1
 8000f88:	4a85      	ldr	r2, [pc, #532]	; (80011a0 <ProcessUartData+0x250>)
 8000f8a:	5cd3      	ldrb	r3, [r2, r3]
 8000f8c:	2b50      	cmp	r3, #80	; 0x50
 8000f8e:	d005      	beq.n	8000f9c <ProcessUartData+0x4c>
 8000f90:	88fb      	ldrh	r3, [r7, #6]
 8000f92:	3301      	adds	r3, #1
 8000f94:	4a82      	ldr	r2, [pc, #520]	; (80011a0 <ProcessUartData+0x250>)
 8000f96:	5cd3      	ldrb	r3, [r2, r3]
 8000f98:	2b53      	cmp	r3, #83	; 0x53
 8000f9a:	d114      	bne.n	8000fc6 <ProcessUartData+0x76>
			for(uint16_t i=0 ; i<uartCounter ; i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	80bb      	strh	r3, [r7, #4]
 8000fa0:	e00a      	b.n	8000fb8 <ProcessUartData+0x68>
			{
				uartRecieveBuffer[i]=uartRecieveBuffer[counter+i];
 8000fa2:	88fa      	ldrh	r2, [r7, #6]
 8000fa4:	88bb      	ldrh	r3, [r7, #4]
 8000fa6:	441a      	add	r2, r3
 8000fa8:	88bb      	ldrh	r3, [r7, #4]
 8000faa:	497d      	ldr	r1, [pc, #500]	; (80011a0 <ProcessUartData+0x250>)
 8000fac:	5c89      	ldrb	r1, [r1, r2]
 8000fae:	4a7c      	ldr	r2, [pc, #496]	; (80011a0 <ProcessUartData+0x250>)
 8000fb0:	54d1      	strb	r1, [r2, r3]
			for(uint16_t i=0 ; i<uartCounter ; i++)
 8000fb2:	88bb      	ldrh	r3, [r7, #4]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	80bb      	strh	r3, [r7, #4]
 8000fb8:	4b78      	ldr	r3, [pc, #480]	; (800119c <ProcessUartData+0x24c>)
 8000fba:	781b      	ldrb	r3, [r3, #0]
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	88ba      	ldrh	r2, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	d3ee      	bcc.n	8000fa2 <ProcessUartData+0x52>
			}
			break;
 8000fc4:	e005      	b.n	8000fd2 <ProcessUartData+0x82>
	for(counter=uartCounter;counter>0;counter--)
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	3b01      	subs	r3, #1
 8000fca:	80fb      	strh	r3, [r7, #6]
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d1c7      	bne.n	8000f62 <ProcessUartData+0x12>
		}
	}
	if(strstr(uartRecieveBuffer,"{SP:"))
 8000fd2:	4974      	ldr	r1, [pc, #464]	; (80011a4 <ProcessUartData+0x254>)
 8000fd4:	4872      	ldr	r0, [pc, #456]	; (80011a0 <ProcessUartData+0x250>)
 8000fd6:	f00b f9ae 	bl	800c336 <strstr>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d003      	beq.n	8000fe8 <ProcessUartData+0x98>
	{
		control_mode=speed_mode;
 8000fe0:	4b71      	ldr	r3, [pc, #452]	; (80011a8 <ProcessUartData+0x258>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	e009      	b.n	8000ffc <ProcessUartData+0xac>
	}
	else if(strstr(uartRecieveBuffer,"{PP:"))
 8000fe8:	4970      	ldr	r1, [pc, #448]	; (80011ac <ProcessUartData+0x25c>)
 8000fea:	486d      	ldr	r0, [pc, #436]	; (80011a0 <ProcessUartData+0x250>)
 8000fec:	f00b f9a3 	bl	800c336 <strstr>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d002      	beq.n	8000ffc <ProcessUartData+0xac>
	{
		control_mode=position_mode;
 8000ff6:	4b6c      	ldr	r3, [pc, #432]	; (80011a8 <ProcessUartData+0x258>)
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	701a      	strb	r2, [r3, #0]
	}
	//parse receive data
	char* result;
	result= memchr(uartRecieveBuffer, ':', strlen(uartRecieveBuffer));
 8000ffc:	4868      	ldr	r0, [pc, #416]	; (80011a0 <ProcessUartData+0x250>)
 8000ffe:	f7ff f937 	bl	8000270 <strlen>
 8001002:	4603      	mov	r3, r0
 8001004:	461a      	mov	r2, r3
 8001006:	213a      	movs	r1, #58	; 0x3a
 8001008:	4865      	ldr	r0, [pc, #404]	; (80011a0 <ProcessUartData+0x250>)
 800100a:	f7ff f8e1 	bl	80001d0 <memchr>
 800100e:	6038      	str	r0, [r7, #0]
	Fingers_Status.Pinky.SetPoint = atof(result+1);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	3301      	adds	r3, #1
 8001014:	4618      	mov	r0, r3
 8001016:	f009 fddf 	bl	800abd8 <atof>
 800101a:	eeb0 7a40 	vmov.f32	s14, s0
 800101e:	eef0 7a60 	vmov.f32	s15, s1
 8001022:	4b63      	ldr	r3, [pc, #396]	; (80011b0 <ProcessUartData+0x260>)
 8001024:	ed83 7b98 	vstr	d7, [r3, #608]	; 0x260
	if(Fingers_Status.Pinky.SetPoint>100)
 8001028:	4b61      	ldr	r3, [pc, #388]	; (80011b0 <ProcessUartData+0x260>)
 800102a:	e9d3 0198 	ldrd	r0, r1, [r3, #608]	; 0x260
 800102e:	f04f 0200 	mov.w	r2, #0
 8001032:	4b60      	ldr	r3, [pc, #384]	; (80011b4 <ProcessUartData+0x264>)
 8001034:	f7ff fd70 	bl	8000b18 <__aeabi_dcmpgt>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d005      	beq.n	800104a <ProcessUartData+0xfa>
		Fingers_Status.Pinky.SetPoint=100;
 800103e:	495c      	ldr	r1, [pc, #368]	; (80011b0 <ProcessUartData+0x260>)
 8001040:	f04f 0200 	mov.w	r2, #0
 8001044:	4b5b      	ldr	r3, [pc, #364]	; (80011b4 <ProcessUartData+0x264>)
 8001046:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
	result= memchr(uartRecieveBuffer, 'R', strlen(uartRecieveBuffer));
 800104a:	4855      	ldr	r0, [pc, #340]	; (80011a0 <ProcessUartData+0x250>)
 800104c:	f7ff f910 	bl	8000270 <strlen>
 8001050:	4603      	mov	r3, r0
 8001052:	461a      	mov	r2, r3
 8001054:	2152      	movs	r1, #82	; 0x52
 8001056:	4852      	ldr	r0, [pc, #328]	; (80011a0 <ProcessUartData+0x250>)
 8001058:	f7ff f8ba 	bl	80001d0 <memchr>
 800105c:	6038      	str	r0, [r7, #0]
	Fingers_Status.Ring.SetPoint = atof(result+2);
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	3302      	adds	r3, #2
 8001062:	4618      	mov	r0, r3
 8001064:	f009 fdb8 	bl	800abd8 <atof>
 8001068:	eeb0 7a40 	vmov.f32	s14, s0
 800106c:	eef0 7a60 	vmov.f32	s15, s1
 8001070:	4b4f      	ldr	r3, [pc, #316]	; (80011b0 <ProcessUartData+0x260>)
 8001072:	ed83 7b72 	vstr	d7, [r3, #456]	; 0x1c8
	if(Fingers_Status.Ring.SetPoint>100)
 8001076:	4b4e      	ldr	r3, [pc, #312]	; (80011b0 <ProcessUartData+0x260>)
 8001078:	e9d3 0172 	ldrd	r0, r1, [r3, #456]	; 0x1c8
 800107c:	f04f 0200 	mov.w	r2, #0
 8001080:	4b4c      	ldr	r3, [pc, #304]	; (80011b4 <ProcessUartData+0x264>)
 8001082:	f7ff fd49 	bl	8000b18 <__aeabi_dcmpgt>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d005      	beq.n	8001098 <ProcessUartData+0x148>
		Fingers_Status.Ring.SetPoint=100;
 800108c:	4948      	ldr	r1, [pc, #288]	; (80011b0 <ProcessUartData+0x260>)
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	4b48      	ldr	r3, [pc, #288]	; (80011b4 <ProcessUartData+0x264>)
 8001094:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
	result= memchr(uartRecieveBuffer, 'M', strlen(uartRecieveBuffer));
 8001098:	4841      	ldr	r0, [pc, #260]	; (80011a0 <ProcessUartData+0x250>)
 800109a:	f7ff f8e9 	bl	8000270 <strlen>
 800109e:	4603      	mov	r3, r0
 80010a0:	461a      	mov	r2, r3
 80010a2:	214d      	movs	r1, #77	; 0x4d
 80010a4:	483e      	ldr	r0, [pc, #248]	; (80011a0 <ProcessUartData+0x250>)
 80010a6:	f7ff f893 	bl	80001d0 <memchr>
 80010aa:	6038      	str	r0, [r7, #0]
	Fingers_Status.Middle.SetPoint= atof(result+2);
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	3302      	adds	r3, #2
 80010b0:	4618      	mov	r0, r3
 80010b2:	f009 fd91 	bl	800abd8 <atof>
 80010b6:	eeb0 7a40 	vmov.f32	s14, s0
 80010ba:	eef0 7a60 	vmov.f32	s15, s1
 80010be:	4b3c      	ldr	r3, [pc, #240]	; (80011b0 <ProcessUartData+0x260>)
 80010c0:	ed83 7b4c 	vstr	d7, [r3, #304]	; 0x130
	if(Fingers_Status.Middle.SetPoint>100)
 80010c4:	4b3a      	ldr	r3, [pc, #232]	; (80011b0 <ProcessUartData+0x260>)
 80010c6:	e9d3 014c 	ldrd	r0, r1, [r3, #304]	; 0x130
 80010ca:	f04f 0200 	mov.w	r2, #0
 80010ce:	4b39      	ldr	r3, [pc, #228]	; (80011b4 <ProcessUartData+0x264>)
 80010d0:	f7ff fd22 	bl	8000b18 <__aeabi_dcmpgt>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d005      	beq.n	80010e6 <ProcessUartData+0x196>
		Fingers_Status.Middle.SetPoint=100;
 80010da:	4935      	ldr	r1, [pc, #212]	; (80011b0 <ProcessUartData+0x260>)
 80010dc:	f04f 0200 	mov.w	r2, #0
 80010e0:	4b34      	ldr	r3, [pc, #208]	; (80011b4 <ProcessUartData+0x264>)
 80010e2:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	result= memchr(uartRecieveBuffer, 'I', strlen(uartRecieveBuffer));
 80010e6:	482e      	ldr	r0, [pc, #184]	; (80011a0 <ProcessUartData+0x250>)
 80010e8:	f7ff f8c2 	bl	8000270 <strlen>
 80010ec:	4603      	mov	r3, r0
 80010ee:	461a      	mov	r2, r3
 80010f0:	2149      	movs	r1, #73	; 0x49
 80010f2:	482b      	ldr	r0, [pc, #172]	; (80011a0 <ProcessUartData+0x250>)
 80010f4:	f7ff f86c 	bl	80001d0 <memchr>
 80010f8:	6038      	str	r0, [r7, #0]
	Fingers_Status.Index.SetPoint= atof(result+2);
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	3302      	adds	r3, #2
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 fd6a 	bl	800abd8 <atof>
 8001104:	eeb0 7a40 	vmov.f32	s14, s0
 8001108:	eef0 7a60 	vmov.f32	s15, s1
 800110c:	4b28      	ldr	r3, [pc, #160]	; (80011b0 <ProcessUartData+0x260>)
 800110e:	ed83 7b26 	vstr	d7, [r3, #152]	; 0x98
	if(Fingers_Status.Index.SetPoint>100)
 8001112:	4b27      	ldr	r3, [pc, #156]	; (80011b0 <ProcessUartData+0x260>)
 8001114:	e9d3 0126 	ldrd	r0, r1, [r3, #152]	; 0x98
 8001118:	f04f 0200 	mov.w	r2, #0
 800111c:	4b25      	ldr	r3, [pc, #148]	; (80011b4 <ProcessUartData+0x264>)
 800111e:	f7ff fcfb 	bl	8000b18 <__aeabi_dcmpgt>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d005      	beq.n	8001134 <ProcessUartData+0x1e4>
		Fingers_Status.Index.SetPoint=100;
 8001128:	4921      	ldr	r1, [pc, #132]	; (80011b0 <ProcessUartData+0x260>)
 800112a:	f04f 0200 	mov.w	r2, #0
 800112e:	4b21      	ldr	r3, [pc, #132]	; (80011b4 <ProcessUartData+0x264>)
 8001130:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
	result= memchr(uartRecieveBuffer, 'T', strlen(uartRecieveBuffer));
 8001134:	481a      	ldr	r0, [pc, #104]	; (80011a0 <ProcessUartData+0x250>)
 8001136:	f7ff f89b 	bl	8000270 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	461a      	mov	r2, r3
 800113e:	2154      	movs	r1, #84	; 0x54
 8001140:	4817      	ldr	r0, [pc, #92]	; (80011a0 <ProcessUartData+0x250>)
 8001142:	f7ff f845 	bl	80001d0 <memchr>
 8001146:	6038      	str	r0, [r7, #0]
	Fingers_Status.Thumb.SetPoint= atof(result+2);
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	3302      	adds	r3, #2
 800114c:	4618      	mov	r0, r3
 800114e:	f009 fd43 	bl	800abd8 <atof>
 8001152:	eeb0 7a40 	vmov.f32	s14, s0
 8001156:	eef0 7a60 	vmov.f32	s15, s1
 800115a:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <ProcessUartData+0x260>)
 800115c:	ed83 7b00 	vstr	d7, [r3]
	if(Fingers_Status.Thumb.SetPoint>100)
 8001160:	4b13      	ldr	r3, [pc, #76]	; (80011b0 <ProcessUartData+0x260>)
 8001162:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001166:	f04f 0200 	mov.w	r2, #0
 800116a:	4b12      	ldr	r3, [pc, #72]	; (80011b4 <ProcessUartData+0x264>)
 800116c:	f7ff fcd4 	bl	8000b18 <__aeabi_dcmpgt>
 8001170:	4603      	mov	r3, r0
 8001172:	2b00      	cmp	r3, #0
 8001174:	d005      	beq.n	8001182 <ProcessUartData+0x232>
		Fingers_Status.Thumb.SetPoint=100;
 8001176:	490e      	ldr	r1, [pc, #56]	; (80011b0 <ProcessUartData+0x260>)
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	4b0d      	ldr	r3, [pc, #52]	; (80011b4 <ProcessUartData+0x264>)
 800117e:	e9c1 2300 	strd	r2, r3, [r1]
	send_data_UART=1;
 8001182:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <ProcessUartData+0x268>)
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 8001188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118c:	480b      	ldr	r0, [pc, #44]	; (80011bc <ProcessUartData+0x26c>)
 800118e:	f005 fcf5 	bl	8006b7c <HAL_GPIO_TogglePin>
}
 8001192:	bf00      	nop
 8001194:	3708      	adds	r7, #8
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	200001f4 	.word	0x200001f4
 80011a0:	200001f8 	.word	0x200001f8
 80011a4:	0800ee80 	.word	0x0800ee80
 80011a8:	20000327 	.word	0x20000327
 80011ac:	0800ee88 	.word	0x0800ee88
 80011b0:	200006f0 	.word	0x200006f0
 80011b4:	40590000 	.word	0x40590000
 80011b8:	20000326 	.word	0x20000326
 80011bc:	48000800 	.word	0x48000800

080011c0 <HAL_UART_RxCpltCallback>:
/*
 * Function2--------------------------
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b082      	sub	sp, #8
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
	if (huart->Instance == UART4) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a1c      	ldr	r2, [pc, #112]	; (8001240 <HAL_UART_RxCpltCallback+0x80>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d132      	bne.n	8001238 <HAL_UART_RxCpltCallback+0x78>
		uartRecieveBuffer[uartCounter]=RXuart;
 80011d2:	4b1c      	ldr	r3, [pc, #112]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011d4:	781b      	ldrb	r3, [r3, #0]
 80011d6:	461a      	mov	r2, r3
 80011d8:	4b1b      	ldr	r3, [pc, #108]	; (8001248 <HAL_UART_RxCpltCallback+0x88>)
 80011da:	7819      	ldrb	r1, [r3, #0]
 80011dc:	4b1b      	ldr	r3, [pc, #108]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011de:	5499      	strb	r1, [r3, r2]
		if(uartCounter>1)
 80011e0:	4b18      	ldr	r3, [pc, #96]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	2b01      	cmp	r3, #1
 80011e6:	d91c      	bls.n	8001222 <HAL_UART_RxCpltCallback+0x62>
		{
			if (uartRecieveBuffer[uartCounter] == '\n'&&uartRecieveBuffer[uartCounter-1] == '\r'&& uartRecieveBuffer[uartCounter-2] == '}') {
 80011e8:	4b16      	ldr	r3, [pc, #88]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	461a      	mov	r2, r3
 80011ee:	4b17      	ldr	r3, [pc, #92]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011f0:	5c9b      	ldrb	r3, [r3, r2]
 80011f2:	2b0a      	cmp	r3, #10
 80011f4:	d115      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
 80011f6:	4b13      	ldr	r3, [pc, #76]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	3b01      	subs	r3, #1
 80011fc:	4a13      	ldr	r2, [pc, #76]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 80011fe:	5cd3      	ldrb	r3, [r2, r3]
 8001200:	2b0d      	cmp	r3, #13
 8001202:	d10e      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
 8001204:	4b0f      	ldr	r3, [pc, #60]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 8001206:	781b      	ldrb	r3, [r3, #0]
 8001208:	3b02      	subs	r3, #2
 800120a:	4a10      	ldr	r2, [pc, #64]	; (800124c <HAL_UART_RxCpltCallback+0x8c>)
 800120c:	5cd3      	ldrb	r3, [r2, r3]
 800120e:	2b7d      	cmp	r3, #125	; 0x7d
 8001210:	d107      	bne.n	8001222 <HAL_UART_RxCpltCallback+0x62>
				ProcessUartData();
 8001212:	f7ff fe9d 	bl	8000f50 <ProcessUartData>
				ManualControl=1;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <HAL_UART_RxCpltCallback+0x90>)
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]
				uartCounter=-1;
 800121c:	4b09      	ldr	r3, [pc, #36]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 800121e:	22ff      	movs	r2, #255	; 0xff
 8001220:	701a      	strb	r2, [r3, #0]

//				for(uint16_t cleanCounter=0;cleanCounter<500;cleanCounter++)
//					uartRecieveBuffer[cleanCounter]=0;
			}
		}
		uartCounter++;
 8001222:	4b08      	ldr	r3, [pc, #32]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	3301      	adds	r3, #1
 8001228:	b2da      	uxtb	r2, r3
 800122a:	4b06      	ldr	r3, [pc, #24]	; (8001244 <HAL_UART_RxCpltCallback+0x84>)
 800122c:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart4, &RXuart, 1);
 800122e:	2201      	movs	r2, #1
 8001230:	4905      	ldr	r1, [pc, #20]	; (8001248 <HAL_UART_RxCpltCallback+0x88>)
 8001232:	4808      	ldr	r0, [pc, #32]	; (8001254 <HAL_UART_RxCpltCallback+0x94>)
 8001234:	f008 f9ea 	bl	800960c <HAL_UART_Receive_IT>
	}
}
 8001238:	bf00      	nop
 800123a:	3708      	adds	r7, #8
 800123c:	46bd      	mov	sp, r7
 800123e:	bd80      	pop	{r7, pc}
 8001240:	40004c00 	.word	0x40004c00
 8001244:	200001f4 	.word	0x200001f4
 8001248:	20000324 	.word	0x20000324
 800124c:	200001f8 	.word	0x200001f8
 8001250:	200009e8 	.word	0x200009e8
 8001254:	20000664 	.word	0x20000664

08001258 <HAL_UART_TxCpltCallback>:
/*
 * Function2--------------------------
*/
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a05      	ldr	r2, [pc, #20]	; (800127c <HAL_UART_TxCpltCallback+0x24>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d102      	bne.n	8001270 <HAL_UART_TxCpltCallback+0x18>
	{
		TX_State=idel;
 800126a:	4b05      	ldr	r3, [pc, #20]	; (8001280 <HAL_UART_TxCpltCallback+0x28>)
 800126c:	2201      	movs	r2, #1
 800126e:	701a      	strb	r2, [r3, #0]
	}
}
 8001270:	bf00      	nop
 8001272:	370c      	adds	r7, #12
 8001274:	46bd      	mov	sp, r7
 8001276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800127a:	4770      	bx	lr
 800127c:	40013800 	.word	0x40013800
 8001280:	20000325 	.word	0x20000325

08001284 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
DMA_HandleTypeDef hdma_adc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001284:	b580      	push	{r7, lr}
 8001286:	b08a      	sub	sp, #40	; 0x28
 8001288:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800128a:	f107 031c 	add.w	r3, r7, #28
 800128e:	2200      	movs	r2, #0
 8001290:	601a      	str	r2, [r3, #0]
 8001292:	605a      	str	r2, [r3, #4]
 8001294:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001296:	1d3b      	adds	r3, r7, #4
 8001298:	2200      	movs	r2, #0
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	605a      	str	r2, [r3, #4]
 800129e:	609a      	str	r2, [r3, #8]
 80012a0:	60da      	str	r2, [r3, #12]
 80012a2:	611a      	str	r2, [r3, #16]
 80012a4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80012a6:	4b4c      	ldr	r3, [pc, #304]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012a8:	4a4c      	ldr	r2, [pc, #304]	; (80013dc <MX_ADC1_Init+0x158>)
 80012aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80012ac:	4b4a      	ldr	r3, [pc, #296]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80012b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012b4:	4b48      	ldr	r3, [pc, #288]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012ba:	4b47      	ldr	r3, [pc, #284]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012c0:	4b45      	ldr	r3, [pc, #276]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012c2:	2201      	movs	r2, #1
 80012c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012c6:	4b44      	ldr	r3, [pc, #272]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012c8:	2204      	movs	r2, #4
 80012ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012cc:	4b42      	ldr	r3, [pc, #264]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80012d2:	4b41      	ldr	r3, [pc, #260]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012d4:	2201      	movs	r2, #1
 80012d6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 5;
 80012d8:	4b3f      	ldr	r3, [pc, #252]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012da:	2205      	movs	r2, #5
 80012dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80012de:	4b3e      	ldr	r3, [pc, #248]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e6:	4b3c      	ldr	r3, [pc, #240]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ec:	4b3a      	ldr	r3, [pc, #232]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012f2:	4b39      	ldr	r3, [pc, #228]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012fa:	4b37      	ldr	r3, [pc, #220]	; (80013d8 <MX_ADC1_Init+0x154>)
 80012fc:	2200      	movs	r2, #0
 80012fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001300:	4b35      	ldr	r3, [pc, #212]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001302:	2200      	movs	r2, #0
 8001304:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001308:	4833      	ldr	r0, [pc, #204]	; (80013d8 <MX_ADC1_Init+0x154>)
 800130a:	f003 fdcd 	bl	8004ea8 <HAL_ADC_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 8001314:	f001 fa5a 	bl	80027cc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001318:	2300      	movs	r3, #0
 800131a:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800131c:	f107 031c 	add.w	r3, r7, #28
 8001320:	4619      	mov	r1, r3
 8001322:	482d      	ldr	r0, [pc, #180]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001324:	f004 fd1c 	bl	8005d60 <HAL_ADCEx_MultiModeConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 800132e:	f001 fa4d 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001332:	4b2b      	ldr	r3, [pc, #172]	; (80013e0 <MX_ADC1_Init+0x15c>)
 8001334:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001336:	2306      	movs	r3, #6
 8001338:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 800133a:	2307      	movs	r3, #7
 800133c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800133e:	237f      	movs	r3, #127	; 0x7f
 8001340:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001342:	2304      	movs	r3, #4
 8001344:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800134a:	1d3b      	adds	r3, r7, #4
 800134c:	4619      	mov	r1, r3
 800134e:	4822      	ldr	r0, [pc, #136]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001350:	f003 ffd4 	bl	80052fc <HAL_ADC_ConfigChannel>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 800135a:	f001 fa37 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800135e:	4b21      	ldr	r3, [pc, #132]	; (80013e4 <MX_ADC1_Init+0x160>)
 8001360:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001362:	230c      	movs	r3, #12
 8001364:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	4619      	mov	r1, r3
 800136a:	481b      	ldr	r0, [pc, #108]	; (80013d8 <MX_ADC1_Init+0x154>)
 800136c:	f003 ffc6 	bl	80052fc <HAL_ADC_ConfigChannel>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 8001376:	f001 fa29 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800137a:	4b1b      	ldr	r3, [pc, #108]	; (80013e8 <MX_ADC1_Init+0x164>)
 800137c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800137e:	2312      	movs	r3, #18
 8001380:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001382:	1d3b      	adds	r3, r7, #4
 8001384:	4619      	mov	r1, r3
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <MX_ADC1_Init+0x154>)
 8001388:	f003 ffb8 	bl	80052fc <HAL_ADC_ConfigChannel>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d001      	beq.n	8001396 <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8001392:	f001 fa1b 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001396:	4b15      	ldr	r3, [pc, #84]	; (80013ec <MX_ADC1_Init+0x168>)
 8001398:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800139a:	2318      	movs	r3, #24
 800139c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139e:	1d3b      	adds	r3, r7, #4
 80013a0:	4619      	mov	r1, r3
 80013a2:	480d      	ldr	r0, [pc, #52]	; (80013d8 <MX_ADC1_Init+0x154>)
 80013a4:	f003 ffaa 	bl	80052fc <HAL_ADC_ConfigChannel>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 80013ae:	f001 fa0d 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80013b2:	4b0f      	ldr	r3, [pc, #60]	; (80013f0 <MX_ADC1_Init+0x16c>)
 80013b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80013b6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013bc:	1d3b      	adds	r3, r7, #4
 80013be:	4619      	mov	r1, r3
 80013c0:	4805      	ldr	r0, [pc, #20]	; (80013d8 <MX_ADC1_Init+0x154>)
 80013c2:	f003 ff9b 	bl	80052fc <HAL_ADC_ConfigChannel>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 80013cc:	f001 f9fe 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013d0:	bf00      	nop
 80013d2:	3728      	adds	r7, #40	; 0x28
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}
 80013d8:	20000328 	.word	0x20000328
 80013dc:	50040000 	.word	0x50040000
 80013e0:	2a000400 	.word	0x2a000400
 80013e4:	25b00200 	.word	0x25b00200
 80013e8:	1d500080 	.word	0x1d500080
 80013ec:	0c900008 	.word	0x0c900008
 80013f0:	10c00010 	.word	0x10c00010

080013f4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b086      	sub	sp, #24
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80013fa:	463b      	mov	r3, r7
 80013fc:	2200      	movs	r2, #0
 80013fe:	601a      	str	r2, [r3, #0]
 8001400:	605a      	str	r2, [r3, #4]
 8001402:	609a      	str	r2, [r3, #8]
 8001404:	60da      	str	r2, [r3, #12]
 8001406:	611a      	str	r2, [r3, #16]
 8001408:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800140a:	4b4d      	ldr	r3, [pc, #308]	; (8001540 <MX_ADC2_Init+0x14c>)
 800140c:	4a4d      	ldr	r2, [pc, #308]	; (8001544 <MX_ADC2_Init+0x150>)
 800140e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 8001410:	4b4b      	ldr	r3, [pc, #300]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001412:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001416:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001418:	4b49      	ldr	r3, [pc, #292]	; (8001540 <MX_ADC2_Init+0x14c>)
 800141a:	2200      	movs	r2, #0
 800141c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800141e:	4b48      	ldr	r3, [pc, #288]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001420:	2200      	movs	r2, #0
 8001422:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001424:	4b46      	ldr	r3, [pc, #280]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001426:	2201      	movs	r2, #1
 8001428:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800142a:	4b45      	ldr	r3, [pc, #276]	; (8001540 <MX_ADC2_Init+0x14c>)
 800142c:	2204      	movs	r2, #4
 800142e:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8001430:	4b43      	ldr	r3, [pc, #268]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001432:	2200      	movs	r2, #0
 8001434:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 8001436:	4b42      	ldr	r3, [pc, #264]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001438:	2201      	movs	r2, #1
 800143a:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 6;
 800143c:	4b40      	ldr	r3, [pc, #256]	; (8001540 <MX_ADC2_Init+0x14c>)
 800143e:	2206      	movs	r2, #6
 8001440:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001442:	4b3f      	ldr	r3, [pc, #252]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001444:	2200      	movs	r2, #0
 8001446:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800144a:	4b3d      	ldr	r3, [pc, #244]	; (8001540 <MX_ADC2_Init+0x14c>)
 800144c:	2200      	movs	r2, #0
 800144e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001450:	4b3b      	ldr	r3, [pc, #236]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001452:	2200      	movs	r2, #0
 8001454:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8001456:	4b3a      	ldr	r3, [pc, #232]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001458:	2201      	movs	r2, #1
 800145a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800145e:	4b38      	ldr	r3, [pc, #224]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001460:	2200      	movs	r2, #0
 8001462:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8001464:	4b36      	ldr	r3, [pc, #216]	; (8001540 <MX_ADC2_Init+0x14c>)
 8001466:	2200      	movs	r2, #0
 8001468:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800146c:	4834      	ldr	r0, [pc, #208]	; (8001540 <MX_ADC2_Init+0x14c>)
 800146e:	f003 fd1b 	bl	8004ea8 <HAL_ADC_Init>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d001      	beq.n	800147c <MX_ADC2_Init+0x88>
  {
    Error_Handler();
 8001478:	f001 f9a8 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800147c:	4b32      	ldr	r3, [pc, #200]	; (8001548 <MX_ADC2_Init+0x154>)
 800147e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001480:	2306      	movs	r3, #6
 8001482:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001484:	2307      	movs	r3, #7
 8001486:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001488:	237f      	movs	r3, #127	; 0x7f
 800148a:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800148c:	2304      	movs	r3, #4
 800148e:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001494:	463b      	mov	r3, r7
 8001496:	4619      	mov	r1, r3
 8001498:	4829      	ldr	r0, [pc, #164]	; (8001540 <MX_ADC2_Init+0x14c>)
 800149a:	f003 ff2f 	bl	80052fc <HAL_ADC_ConfigChannel>
 800149e:	4603      	mov	r3, r0
 80014a0:	2b00      	cmp	r3, #0
 80014a2:	d001      	beq.n	80014a8 <MX_ADC2_Init+0xb4>
  {
    Error_Handler();
 80014a4:	f001 f992 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80014a8:	4b28      	ldr	r3, [pc, #160]	; (800154c <MX_ADC2_Init+0x158>)
 80014aa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80014ac:	230c      	movs	r3, #12
 80014ae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014b0:	463b      	mov	r3, r7
 80014b2:	4619      	mov	r1, r3
 80014b4:	4822      	ldr	r0, [pc, #136]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014b6:	f003 ff21 	bl	80052fc <HAL_ADC_ConfigChannel>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_ADC2_Init+0xd0>
  {
    Error_Handler();
 80014c0:	f001 f984 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80014c4:	4b22      	ldr	r3, [pc, #136]	; (8001550 <MX_ADC2_Init+0x15c>)
 80014c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80014c8:	2312      	movs	r3, #18
 80014ca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014cc:	463b      	mov	r3, r7
 80014ce:	4619      	mov	r1, r3
 80014d0:	481b      	ldr	r0, [pc, #108]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014d2:	f003 ff13 	bl	80052fc <HAL_ADC_ConfigChannel>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC2_Init+0xec>
  {
    Error_Handler();
 80014dc:	f001 f976 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	; (8001554 <MX_ADC2_Init+0x160>)
 80014e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80014e4:	2318      	movs	r3, #24
 80014e6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80014e8:	463b      	mov	r3, r7
 80014ea:	4619      	mov	r1, r3
 80014ec:	4814      	ldr	r0, [pc, #80]	; (8001540 <MX_ADC2_Init+0x14c>)
 80014ee:	f003 ff05 	bl	80052fc <HAL_ADC_ConfigChannel>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_ADC2_Init+0x108>
  {
    Error_Handler();
 80014f8:	f001 f968 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80014fc:	4b16      	ldr	r3, [pc, #88]	; (8001558 <MX_ADC2_Init+0x164>)
 80014fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001500:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001504:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001506:	463b      	mov	r3, r7
 8001508:	4619      	mov	r1, r3
 800150a:	480d      	ldr	r0, [pc, #52]	; (8001540 <MX_ADC2_Init+0x14c>)
 800150c:	f003 fef6 	bl	80052fc <HAL_ADC_ConfigChannel>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_ADC2_Init+0x126>
  {
    Error_Handler();
 8001516:	f001 f959 	bl	80027cc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <MX_ADC2_Init+0x168>)
 800151c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800151e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8001522:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001524:	463b      	mov	r3, r7
 8001526:	4619      	mov	r1, r3
 8001528:	4805      	ldr	r0, [pc, #20]	; (8001540 <MX_ADC2_Init+0x14c>)
 800152a:	f003 fee7 	bl	80052fc <HAL_ADC_ConfigChannel>
 800152e:	4603      	mov	r3, r0
 8001530:	2b00      	cmp	r3, #0
 8001532:	d001      	beq.n	8001538 <MX_ADC2_Init+0x144>
  {
    Error_Handler();
 8001534:	f001 f94a 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	2000038c 	.word	0x2000038c
 8001544:	50040100 	.word	0x50040100
 8001548:	04300002 	.word	0x04300002
 800154c:	08600004 	.word	0x08600004
 8001550:	19200040 	.word	0x19200040
 8001554:	21800100 	.word	0x21800100
 8001558:	2e300800 	.word	0x2e300800
 800155c:	32601000 	.word	0x32601000

08001560 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b08e      	sub	sp, #56	; 0x38
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001568:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
 8001570:	605a      	str	r2, [r3, #4]
 8001572:	609a      	str	r2, [r3, #8]
 8001574:	60da      	str	r2, [r3, #12]
 8001576:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a61      	ldr	r2, [pc, #388]	; (8001704 <HAL_ADC_MspInit+0x1a4>)
 800157e:	4293      	cmp	r3, r2
 8001580:	d146      	bne.n	8001610 <HAL_ADC_MspInit+0xb0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 8001582:	4b61      	ldr	r3, [pc, #388]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	3301      	adds	r3, #1
 8001588:	4a5f      	ldr	r2, [pc, #380]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800158a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800158c:	4b5e      	ldr	r3, [pc, #376]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d10b      	bne.n	80015ac <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001594:	4b5d      	ldr	r3, [pc, #372]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001596:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001598:	4a5c      	ldr	r2, [pc, #368]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800159a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800159e:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a0:	4b5a      	ldr	r3, [pc, #360]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015a4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80015a8:	623b      	str	r3, [r7, #32]
 80015aa:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015ac:	4b57      	ldr	r3, [pc, #348]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015b0:	4a56      	ldr	r2, [pc, #344]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015b2:	f043 0304 	orr.w	r3, r3, #4
 80015b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015b8:	4b54      	ldr	r3, [pc, #336]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015bc:	f003 0304 	and.w	r3, r3, #4
 80015c0:	61fb      	str	r3, [r7, #28]
 80015c2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015c4:	4b51      	ldr	r3, [pc, #324]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015c6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015c8:	4a50      	ldr	r2, [pc, #320]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015ca:	f043 0301 	orr.w	r3, r3, #1
 80015ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015d0:	4b4e      	ldr	r3, [pc, #312]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 80015d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015d4:	f003 0301 	and.w	r3, r3, #1
 80015d8:	61bb      	str	r3, [r7, #24]
 80015da:	69bb      	ldr	r3, [r7, #24]
    PC3     ------> ADC1_IN4
    PA2     ------> ADC1_IN7
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = Iprop_Motor4_Pin|Iprop_Motor5_Pin;
 80015dc:	230c      	movs	r3, #12
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015e0:	230b      	movs	r3, #11
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e4:	2300      	movs	r3, #0
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80015ec:	4619      	mov	r1, r3
 80015ee:	4848      	ldr	r0, [pc, #288]	; (8001710 <HAL_ADC_MspInit+0x1b0>)
 80015f0:	f005 f8ea 	bl	80067c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Iprop_Motor3_Pin|Iprop_Motor2_Pin|Iprop_Motor1_Pin;
 80015f4:	2334      	movs	r3, #52	; 0x34
 80015f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80015f8:	230b      	movs	r3, #11
 80015fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001604:	4619      	mov	r1, r3
 8001606:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800160a:	f005 f8dd 	bl	80067c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 800160e:	e075      	b.n	80016fc <HAL_ADC_MspInit+0x19c>
  else if(adcHandle->Instance==ADC2)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a3f      	ldr	r2, [pc, #252]	; (8001714 <HAL_ADC_MspInit+0x1b4>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d170      	bne.n	80016fc <HAL_ADC_MspInit+0x19c>
    HAL_RCC_ADC_CLK_ENABLED++;
 800161a:	4b3b      	ldr	r3, [pc, #236]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	3301      	adds	r3, #1
 8001620:	4a39      	ldr	r2, [pc, #228]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001622:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001624:	4b38      	ldr	r3, [pc, #224]	; (8001708 <HAL_ADC_MspInit+0x1a8>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b01      	cmp	r3, #1
 800162a:	d10b      	bne.n	8001644 <HAL_ADC_MspInit+0xe4>
      __HAL_RCC_ADC_CLK_ENABLE();
 800162c:	4b37      	ldr	r3, [pc, #220]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800162e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001630:	4a36      	ldr	r2, [pc, #216]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001632:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001636:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001638:	4b34      	ldr	r3, [pc, #208]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800163a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800163c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001640:	617b      	str	r3, [r7, #20]
 8001642:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001644:	4b31      	ldr	r3, [pc, #196]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001646:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001648:	4a30      	ldr	r2, [pc, #192]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800164a:	f043 0304 	orr.w	r3, r3, #4
 800164e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001650:	4b2e      	ldr	r3, [pc, #184]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001652:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	613b      	str	r3, [r7, #16]
 800165a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800165c:	4b2b      	ldr	r3, [pc, #172]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800165e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001660:	4a2a      	ldr	r2, [pc, #168]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 8001662:	f043 0301 	orr.w	r3, r3, #1
 8001666:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001668:	4b28      	ldr	r3, [pc, #160]	; (800170c <HAL_ADC_MspInit+0x1ac>)
 800166a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800166c:	f003 0301 	and.w	r3, r3, #1
 8001670:	60fb      	str	r3, [r7, #12]
 8001672:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ACS_Motor5_Pin|ACS_Motor4_Pin;
 8001674:	2303      	movs	r3, #3
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001678:	230b      	movs	r3, #11
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167c:	2300      	movs	r3, #0
 800167e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001680:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001684:	4619      	mov	r1, r3
 8001686:	4822      	ldr	r0, [pc, #136]	; (8001710 <HAL_ADC_MspInit+0x1b0>)
 8001688:	f005 f89e 	bl	80067c8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ACS_Motor3_Pin|ACS_Motor2_Pin|ACS_Motor1_Pin|battery_Pin;
 800168c:	23ca      	movs	r3, #202	; 0xca
 800168e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001690:	230b      	movs	r3, #11
 8001692:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001694:	2300      	movs	r3, #0
 8001696:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800169c:	4619      	mov	r1, r3
 800169e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016a2:	f005 f891 	bl	80067c8 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 80016a6:	4b1c      	ldr	r3, [pc, #112]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016a8:	4a1c      	ldr	r2, [pc, #112]	; (800171c <HAL_ADC_MspInit+0x1bc>)
 80016aa:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_0;
 80016ac:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016b2:	4b19      	ldr	r3, [pc, #100]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80016b8:	4b17      	ldr	r3, [pc, #92]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ba:	2200      	movs	r2, #0
 80016bc:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80016be:	4b16      	ldr	r3, [pc, #88]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016c0:	2280      	movs	r2, #128	; 0x80
 80016c2:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80016c4:	4b14      	ldr	r3, [pc, #80]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016c6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80016ca:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80016cc:	4b12      	ldr	r3, [pc, #72]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016d2:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80016d4:	4b10      	ldr	r3, [pc, #64]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016d6:	2220      	movs	r2, #32
 80016d8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80016da:	4b0f      	ldr	r3, [pc, #60]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016dc:	2200      	movs	r2, #0
 80016de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80016e0:	480d      	ldr	r0, [pc, #52]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016e2:	f004 fdfb 	bl	80062dc <HAL_DMA_Init>
 80016e6:	4603      	mov	r3, r0
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d001      	beq.n	80016f0 <HAL_ADC_MspInit+0x190>
      Error_Handler();
 80016ec:	f001 f86e 	bl	80027cc <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a09      	ldr	r2, [pc, #36]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80016f6:	4a08      	ldr	r2, [pc, #32]	; (8001718 <HAL_ADC_MspInit+0x1b8>)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6293      	str	r3, [r2, #40]	; 0x28
}
 80016fc:	bf00      	nop
 80016fe:	3738      	adds	r7, #56	; 0x38
 8001700:	46bd      	mov	sp, r7
 8001702:	bd80      	pop	{r7, pc}
 8001704:	50040000 	.word	0x50040000
 8001708:	20000438 	.word	0x20000438
 800170c:	40021000 	.word	0x40021000
 8001710:	48000800 	.word	0x48000800
 8001714:	50040100 	.word	0x50040100
 8001718:	200003f0 	.word	0x200003f0
 800171c:	4002001c 	.word	0x4002001c

08001720 <ADC_ReadCurrent_Pinky>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Pinky()
{
 8001720:	b5b0      	push	{r4, r5, r7, lr}
 8001722:	af00      	add	r7, sp, #0
	Fingers_Status.Pinky.Current=(Fingers_Status.Pinky.Current+(0.01*ADCData[Pinky]))/1.01;
 8001724:	4b26      	ldr	r3, [pc, #152]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001726:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800172a:	4618      	mov	r0, r3
 800172c:	f7fe fefa 	bl	8000524 <__aeabi_i2d>
 8001730:	4604      	mov	r4, r0
 8001732:	460d      	mov	r5, r1
 8001734:	4b23      	ldr	r3, [pc, #140]	; (80017c4 <ADC_ReadCurrent_Pinky+0xa4>)
 8001736:	891b      	ldrh	r3, [r3, #8]
 8001738:	b29b      	uxth	r3, r3
 800173a:	4618      	mov	r0, r3
 800173c:	f7fe fef2 	bl	8000524 <__aeabi_i2d>
 8001740:	a31b      	add	r3, pc, #108	; (adr r3, 80017b0 <ADC_ReadCurrent_Pinky+0x90>)
 8001742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001746:	f7fe ff57 	bl	80005f8 <__aeabi_dmul>
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4620      	mov	r0, r4
 8001750:	4629      	mov	r1, r5
 8001752:	f7fe fd9b 	bl	800028c <__adddf3>
 8001756:	4602      	mov	r2, r0
 8001758:	460b      	mov	r3, r1
 800175a:	4610      	mov	r0, r2
 800175c:	4619      	mov	r1, r3
 800175e:	a316      	add	r3, pc, #88	; (adr r3, 80017b8 <ADC_ReadCurrent_Pinky+0x98>)
 8001760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001764:	f7ff f872 	bl	800084c <__aeabi_ddiv>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	4610      	mov	r0, r2
 800176e:	4619      	mov	r1, r3
 8001770:	f7ff fa1a 	bl	8000ba8 <__aeabi_d2uiz>
 8001774:	4603      	mov	r3, r0
 8001776:	b29a      	uxth	r2, r3
 8001778:	4b11      	ldr	r3, [pc, #68]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 800177a:	f8a3 2280 	strh.w	r2, [r3, #640]	; 0x280
	if(Fingers_Status.Pinky.Current>Max_Current_Close_Pinky || Fingers_Status.Pinky.Current<Min_Current_Open_Pinky)
 800177e:	4b10      	ldr	r3, [pc, #64]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001780:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8001784:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001788:	d805      	bhi.n	8001796 <ADC_ReadCurrent_Pinky+0x76>
 800178a:	4b0d      	ldr	r3, [pc, #52]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 800178c:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8001790:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8001794:	d204      	bcs.n	80017a0 <ADC_ReadCurrent_Pinky+0x80>
		Fingers_Status.Pinky.Stuck_Finger=1;
 8001796:	4b0a      	ldr	r3, [pc, #40]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 8001798:	2201      	movs	r2, #1
 800179a:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
 800179e:	e004      	b.n	80017aa <ADC_ReadCurrent_Pinky+0x8a>
	else
		Fingers_Status.Pinky.Stuck_Finger=0;
 80017a0:	4b07      	ldr	r3, [pc, #28]	; (80017c0 <ADC_ReadCurrent_Pinky+0xa0>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
}
 80017a8:	bf00      	nop
 80017aa:	bf00      	nop
 80017ac:	bdb0      	pop	{r4, r5, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	47ae147b 	.word	0x47ae147b
 80017b4:	3f847ae1 	.word	0x3f847ae1
 80017b8:	c28f5c29 	.word	0xc28f5c29
 80017bc:	3ff028f5 	.word	0x3ff028f5
 80017c0:	200006f0 	.word	0x200006f0
 80017c4:	200009ec 	.word	0x200009ec

080017c8 <ADC_ReadCurrent_Ring>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Ring()
{
 80017c8:	b5b0      	push	{r4, r5, r7, lr}
 80017ca:	af00      	add	r7, sp, #0
	Fingers_Status.Ring.Current=(Fingers_Status.Ring.Current+(0.01*ADCData[Ring]))/1.01;
 80017cc:	4b28      	ldr	r3, [pc, #160]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 80017ce:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fea6 	bl	8000524 <__aeabi_i2d>
 80017d8:	4604      	mov	r4, r0
 80017da:	460d      	mov	r5, r1
 80017dc:	4b25      	ldr	r3, [pc, #148]	; (8001874 <ADC_ReadCurrent_Ring+0xac>)
 80017de:	88db      	ldrh	r3, [r3, #6]
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fe9e 	bl	8000524 <__aeabi_i2d>
 80017e8:	a31d      	add	r3, pc, #116	; (adr r3, 8001860 <ADC_ReadCurrent_Ring+0x98>)
 80017ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017ee:	f7fe ff03 	bl	80005f8 <__aeabi_dmul>
 80017f2:	4602      	mov	r2, r0
 80017f4:	460b      	mov	r3, r1
 80017f6:	4620      	mov	r0, r4
 80017f8:	4629      	mov	r1, r5
 80017fa:	f7fe fd47 	bl	800028c <__adddf3>
 80017fe:	4602      	mov	r2, r0
 8001800:	460b      	mov	r3, r1
 8001802:	4610      	mov	r0, r2
 8001804:	4619      	mov	r1, r3
 8001806:	a318      	add	r3, pc, #96	; (adr r3, 8001868 <ADC_ReadCurrent_Ring+0xa0>)
 8001808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800180c:	f7ff f81e 	bl	800084c <__aeabi_ddiv>
 8001810:	4602      	mov	r2, r0
 8001812:	460b      	mov	r3, r1
 8001814:	4610      	mov	r0, r2
 8001816:	4619      	mov	r1, r3
 8001818:	f7ff f9c6 	bl	8000ba8 <__aeabi_d2uiz>
 800181c:	4603      	mov	r3, r0
 800181e:	b29a      	uxth	r2, r3
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001822:	f8a3 21e8 	strh.w	r2, [r3, #488]	; 0x1e8
	if(Fingers_Status.Ring.Current>Max_Current_Close_Ring || Fingers_Status.Ring.Current<Min_Current_Open_Ring)
 8001826:	4b12      	ldr	r3, [pc, #72]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001828:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800182c:	f240 729e 	movw	r2, #1950	; 0x79e
 8001830:	4293      	cmp	r3, r2
 8001832:	d806      	bhi.n	8001842 <ADC_ReadCurrent_Ring+0x7a>
 8001834:	4b0e      	ldr	r3, [pc, #56]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001836:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 800183a:	f240 620d 	movw	r2, #1549	; 0x60d
 800183e:	4293      	cmp	r3, r2
 8001840:	d804      	bhi.n	800184c <ADC_ReadCurrent_Ring+0x84>
		Fingers_Status.Ring.Stuck_Finger=1;
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 8001844:	2201      	movs	r2, #1
 8001846:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
 800184a:	e004      	b.n	8001856 <ADC_ReadCurrent_Ring+0x8e>
	else
		Fingers_Status.Ring.Stuck_Finger=0;
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <ADC_ReadCurrent_Ring+0xa8>)
 800184e:	2200      	movs	r2, #0
 8001850:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
}
 8001854:	bf00      	nop
 8001856:	bf00      	nop
 8001858:	bdb0      	pop	{r4, r5, r7, pc}
 800185a:	bf00      	nop
 800185c:	f3af 8000 	nop.w
 8001860:	47ae147b 	.word	0x47ae147b
 8001864:	3f847ae1 	.word	0x3f847ae1
 8001868:	c28f5c29 	.word	0xc28f5c29
 800186c:	3ff028f5 	.word	0x3ff028f5
 8001870:	200006f0 	.word	0x200006f0
 8001874:	200009ec 	.word	0x200009ec

08001878 <ADC_ReadCurrent_Middle>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Middle()
{
 8001878:	b5b0      	push	{r4, r5, r7, lr}
 800187a:	af00      	add	r7, sp, #0
	Fingers_Status.Middle.Current=(Fingers_Status.Middle.Current+(0.01*ADCData[Middle]))/1.01;
 800187c:	4b26      	ldr	r3, [pc, #152]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 800187e:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 8001882:	4618      	mov	r0, r3
 8001884:	f7fe fe4e 	bl	8000524 <__aeabi_i2d>
 8001888:	4604      	mov	r4, r0
 800188a:	460d      	mov	r5, r1
 800188c:	4b23      	ldr	r3, [pc, #140]	; (800191c <ADC_ReadCurrent_Middle+0xa4>)
 800188e:	889b      	ldrh	r3, [r3, #4]
 8001890:	b29b      	uxth	r3, r3
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe46 	bl	8000524 <__aeabi_i2d>
 8001898:	a31b      	add	r3, pc, #108	; (adr r3, 8001908 <ADC_ReadCurrent_Middle+0x90>)
 800189a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800189e:	f7fe feab 	bl	80005f8 <__aeabi_dmul>
 80018a2:	4602      	mov	r2, r0
 80018a4:	460b      	mov	r3, r1
 80018a6:	4620      	mov	r0, r4
 80018a8:	4629      	mov	r1, r5
 80018aa:	f7fe fcef 	bl	800028c <__adddf3>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	a316      	add	r3, pc, #88	; (adr r3, 8001910 <ADC_ReadCurrent_Middle+0x98>)
 80018b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018bc:	f7fe ffc6 	bl	800084c <__aeabi_ddiv>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f96e 	bl	8000ba8 <__aeabi_d2uiz>
 80018cc:	4603      	mov	r3, r0
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	4b11      	ldr	r3, [pc, #68]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018d2:	f8a3 2150 	strh.w	r2, [r3, #336]	; 0x150
	if(Fingers_Status.Middle.Current>Max_Current_Close_Middle || Fingers_Status.Middle.Current<Min_Current_Open_Middle)
 80018d6:	4b10      	ldr	r3, [pc, #64]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018d8:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 80018dc:	f240 72bc 	movw	r2, #1980	; 0x7bc
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d805      	bhi.n	80018f0 <ADC_ReadCurrent_Middle+0x78>
 80018e4:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018e6:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 80018ea:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80018ee:	d204      	bcs.n	80018fa <ADC_ReadCurrent_Middle+0x82>
		Fingers_Status.Middle.Stuck_Finger=1;
 80018f0:	4b09      	ldr	r3, [pc, #36]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018f2:	2201      	movs	r2, #1
 80018f4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
 80018f8:	e004      	b.n	8001904 <ADC_ReadCurrent_Middle+0x8c>
	else
		Fingers_Status.Middle.Stuck_Finger=0;
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <ADC_ReadCurrent_Middle+0xa0>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
}
 8001902:	bf00      	nop
 8001904:	bf00      	nop
 8001906:	bdb0      	pop	{r4, r5, r7, pc}
 8001908:	47ae147b 	.word	0x47ae147b
 800190c:	3f847ae1 	.word	0x3f847ae1
 8001910:	c28f5c29 	.word	0xc28f5c29
 8001914:	3ff028f5 	.word	0x3ff028f5
 8001918:	200006f0 	.word	0x200006f0
 800191c:	200009ec 	.word	0x200009ec

08001920 <ADC_ReadCurrent_Index>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Index()
{
 8001920:	b5b0      	push	{r4, r5, r7, lr}
 8001922:	af00      	add	r7, sp, #0
	Fingers_Status.Index.Current=(Fingers_Status.Index.Current+(0.01*ADCData[Index]))/1.01;
 8001924:	4b28      	ldr	r3, [pc, #160]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 8001926:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800192a:	4618      	mov	r0, r3
 800192c:	f7fe fdfa 	bl	8000524 <__aeabi_i2d>
 8001930:	4604      	mov	r4, r0
 8001932:	460d      	mov	r5, r1
 8001934:	4b25      	ldr	r3, [pc, #148]	; (80019cc <ADC_ReadCurrent_Index+0xac>)
 8001936:	885b      	ldrh	r3, [r3, #2]
 8001938:	b29b      	uxth	r3, r3
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe fdf2 	bl	8000524 <__aeabi_i2d>
 8001940:	a31d      	add	r3, pc, #116	; (adr r3, 80019b8 <ADC_ReadCurrent_Index+0x98>)
 8001942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001946:	f7fe fe57 	bl	80005f8 <__aeabi_dmul>
 800194a:	4602      	mov	r2, r0
 800194c:	460b      	mov	r3, r1
 800194e:	4620      	mov	r0, r4
 8001950:	4629      	mov	r1, r5
 8001952:	f7fe fc9b 	bl	800028c <__adddf3>
 8001956:	4602      	mov	r2, r0
 8001958:	460b      	mov	r3, r1
 800195a:	4610      	mov	r0, r2
 800195c:	4619      	mov	r1, r3
 800195e:	a318      	add	r3, pc, #96	; (adr r3, 80019c0 <ADC_ReadCurrent_Index+0xa0>)
 8001960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001964:	f7fe ff72 	bl	800084c <__aeabi_ddiv>
 8001968:	4602      	mov	r2, r0
 800196a:	460b      	mov	r3, r1
 800196c:	4610      	mov	r0, r2
 800196e:	4619      	mov	r1, r3
 8001970:	f7ff f91a 	bl	8000ba8 <__aeabi_d2uiz>
 8001974:	4603      	mov	r3, r0
 8001976:	b29a      	uxth	r2, r3
 8001978:	4b13      	ldr	r3, [pc, #76]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800197a:	f8a3 20b8 	strh.w	r2, [r3, #184]	; 0xb8
	if(Fingers_Status.Index.Current>Max_Current_Close_Index || Fingers_Status.Index.Current<Min_Current_Open_Index)
 800197e:	4b12      	ldr	r3, [pc, #72]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 8001980:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8001984:	f240 729e 	movw	r2, #1950	; 0x79e
 8001988:	4293      	cmp	r3, r2
 800198a:	d806      	bhi.n	800199a <ADC_ReadCurrent_Index+0x7a>
 800198c:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800198e:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8001992:	f240 52db 	movw	r2, #1499	; 0x5db
 8001996:	4293      	cmp	r3, r2
 8001998:	d804      	bhi.n	80019a4 <ADC_ReadCurrent_Index+0x84>
		Fingers_Status.Index.Stuck_Finger=1;
 800199a:	4b0b      	ldr	r3, [pc, #44]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 800199c:	2201      	movs	r2, #1
 800199e:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
 80019a2:	e004      	b.n	80019ae <ADC_ReadCurrent_Index+0x8e>
	else
		Fingers_Status.Index.Stuck_Finger=0;
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <ADC_ReadCurrent_Index+0xa8>)
 80019a6:	2200      	movs	r2, #0
 80019a8:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
}
 80019ac:	bf00      	nop
 80019ae:	bf00      	nop
 80019b0:	bdb0      	pop	{r4, r5, r7, pc}
 80019b2:	bf00      	nop
 80019b4:	f3af 8000 	nop.w
 80019b8:	47ae147b 	.word	0x47ae147b
 80019bc:	3f847ae1 	.word	0x3f847ae1
 80019c0:	c28f5c29 	.word	0xc28f5c29
 80019c4:	3ff028f5 	.word	0x3ff028f5
 80019c8:	200006f0 	.word	0x200006f0
 80019cc:	200009ec 	.word	0x200009ec

080019d0 <ADC_ReadCurrent_Thumb>:
	    Error_Handler();
	  }
	  __enable_irq();
}
void ADC_ReadCurrent_Thumb()
{
 80019d0:	b5b0      	push	{r4, r5, r7, lr}
 80019d2:	af00      	add	r7, sp, #0
	Fingers_Status.Thumb.Current=(Fingers_Status.Thumb.Current+(0.01*ADCData[Thumb]))/1.01;
 80019d4:	4b24      	ldr	r3, [pc, #144]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 80019d6:	8c1b      	ldrh	r3, [r3, #32]
 80019d8:	4618      	mov	r0, r3
 80019da:	f7fe fda3 	bl	8000524 <__aeabi_i2d>
 80019de:	4604      	mov	r4, r0
 80019e0:	460d      	mov	r5, r1
 80019e2:	4b22      	ldr	r3, [pc, #136]	; (8001a6c <ADC_ReadCurrent_Thumb+0x9c>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	b29b      	uxth	r3, r3
 80019e8:	4618      	mov	r0, r3
 80019ea:	f7fe fd9b 	bl	8000524 <__aeabi_i2d>
 80019ee:	a31a      	add	r3, pc, #104	; (adr r3, 8001a58 <ADC_ReadCurrent_Thumb+0x88>)
 80019f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019f4:	f7fe fe00 	bl	80005f8 <__aeabi_dmul>
 80019f8:	4602      	mov	r2, r0
 80019fa:	460b      	mov	r3, r1
 80019fc:	4620      	mov	r0, r4
 80019fe:	4629      	mov	r1, r5
 8001a00:	f7fe fc44 	bl	800028c <__adddf3>
 8001a04:	4602      	mov	r2, r0
 8001a06:	460b      	mov	r3, r1
 8001a08:	4610      	mov	r0, r2
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	a314      	add	r3, pc, #80	; (adr r3, 8001a60 <ADC_ReadCurrent_Thumb+0x90>)
 8001a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a12:	f7fe ff1b 	bl	800084c <__aeabi_ddiv>
 8001a16:	4602      	mov	r2, r0
 8001a18:	460b      	mov	r3, r1
 8001a1a:	4610      	mov	r0, r2
 8001a1c:	4619      	mov	r1, r3
 8001a1e:	f7ff f8c3 	bl	8000ba8 <__aeabi_d2uiz>
 8001a22:	4603      	mov	r3, r0
 8001a24:	b29a      	uxth	r2, r3
 8001a26:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a28:	841a      	strh	r2, [r3, #32]
	if(Fingers_Status.Thumb.Current<Min_Current_Close_Thumb || Fingers_Status.Thumb.Current>Max_Current_Open_Thumb)
 8001a2a:	4b0f      	ldr	r3, [pc, #60]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a2c:	8c1b      	ldrh	r3, [r3, #32]
 8001a2e:	f5b3 6fbe 	cmp.w	r3, #1520	; 0x5f0
 8001a32:	d304      	bcc.n	8001a3e <ADC_ReadCurrent_Thumb+0x6e>
 8001a34:	4b0c      	ldr	r3, [pc, #48]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a36:	8c1b      	ldrh	r3, [r3, #32]
 8001a38:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 8001a3c:	d903      	bls.n	8001a46 <ADC_ReadCurrent_Thumb+0x76>
		Fingers_Status.Thumb.Stuck_Finger=1;
 8001a3e:	4b0a      	ldr	r3, [pc, #40]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a40:	2201      	movs	r2, #1
 8001a42:	75da      	strb	r2, [r3, #23]
 8001a44:	e003      	b.n	8001a4e <ADC_ReadCurrent_Thumb+0x7e>
	else
		Fingers_Status.Thumb.Stuck_Finger=0;
 8001a46:	4b08      	ldr	r3, [pc, #32]	; (8001a68 <ADC_ReadCurrent_Thumb+0x98>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	75da      	strb	r2, [r3, #23]
}
 8001a4c:	bf00      	nop
 8001a4e:	bf00      	nop
 8001a50:	bdb0      	pop	{r4, r5, r7, pc}
 8001a52:	bf00      	nop
 8001a54:	f3af 8000 	nop.w
 8001a58:	47ae147b 	.word	0x47ae147b
 8001a5c:	3f847ae1 	.word	0x3f847ae1
 8001a60:	c28f5c29 	.word	0xc28f5c29
 8001a64:	3ff028f5 	.word	0x3ff028f5
 8001a68:	200006f0 	.word	0x200006f0
 8001a6c:	200009ec 	.word	0x200009ec

08001a70 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001a74:	4b17      	ldr	r3, [pc, #92]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a76:	4a18      	ldr	r2, [pc, #96]	; (8001ad8 <MX_CAN1_Init+0x68>)
 8001a78:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8001a7a:	4b16      	ldr	r3, [pc, #88]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a7c:	2210      	movs	r2, #16
 8001a7e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001a86:	4b13      	ldr	r3, [pc, #76]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_4TQ;
 8001a8c:	4b11      	ldr	r3, [pc, #68]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a8e:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8001a92:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001a94:	4b0f      	ldr	r3, [pc, #60]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001a9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001aa6:	4b0b      	ldr	r3, [pc, #44]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001aac:	4b09      	ldr	r3, [pc, #36]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001ab2:	4b08      	ldr	r3, [pc, #32]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001ab8:	4b06      	ldr	r3, [pc, #24]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001abe:	4805      	ldr	r0, [pc, #20]	; (8001ad4 <MX_CAN1_Init+0x64>)
 8001ac0:	f004 f9fe 	bl	8005ec0 <HAL_CAN_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001aca:	f000 fe7f 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001ace:	bf00      	nop
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	2000043c 	.word	0x2000043c
 8001ad8:	40006400 	.word	0x40006400

08001adc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08a      	sub	sp, #40	; 0x28
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0314 	add.w	r3, r7, #20
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a18      	ldr	r2, [pc, #96]	; (8001b5c <HAL_CAN_MspInit+0x80>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d129      	bne.n	8001b52 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001afe:	4b18      	ldr	r3, [pc, #96]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b02:	4a17      	ldr	r2, [pc, #92]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b04:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b08:	6593      	str	r3, [r2, #88]	; 0x58
 8001b0a:	4b15      	ldr	r3, [pc, #84]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b12:	613b      	str	r3, [r7, #16]
 8001b14:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b16:	4b12      	ldr	r3, [pc, #72]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b1a:	4a11      	ldr	r2, [pc, #68]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b1c:	f043 0301 	orr.w	r3, r3, #1
 8001b20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b22:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <HAL_CAN_MspInit+0x84>)
 8001b24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b26:	f003 0301 	and.w	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b2e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b40:	2309      	movs	r3, #9
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b4e:	f004 fe3b 	bl	80067c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001b52:	bf00      	nop
 8001b54:	3728      	adds	r7, #40	; 0x28
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
 8001b5a:	bf00      	nop
 8001b5c:	40006400 	.word	0x40006400
 8001b60:	40021000 	.word	0x40021000

08001b64 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b082      	sub	sp, #8
 8001b68:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b6a:	4b0c      	ldr	r3, [pc, #48]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b6e:	4a0b      	ldr	r2, [pc, #44]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	6493      	str	r3, [r2, #72]	; 0x48
 8001b76:	4b09      	ldr	r3, [pc, #36]	; (8001b9c <MX_DMA_Init+0x38>)
 8001b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	607b      	str	r3, [r7, #4]
 8001b80:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b82:	2200      	movs	r2, #0
 8001b84:	2100      	movs	r1, #0
 8001b86:	200c      	movs	r0, #12
 8001b88:	f004 fb71 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b8c:	200c      	movs	r0, #12
 8001b8e:	f004 fb8a 	bl	80062a6 <HAL_NVIC_EnableIRQ>

}
 8001b92:	bf00      	nop
 8001b94:	3708      	adds	r7, #8
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40021000 	.word	0x40021000

08001ba0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b08a      	sub	sp, #40	; 0x28
 8001ba4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba6:	f107 0314 	add.w	r3, r7, #20
 8001baa:	2200      	movs	r2, #0
 8001bac:	601a      	str	r2, [r3, #0]
 8001bae:	605a      	str	r2, [r3, #4]
 8001bb0:	609a      	str	r2, [r3, #8]
 8001bb2:	60da      	str	r2, [r3, #12]
 8001bb4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	4b51      	ldr	r3, [pc, #324]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bba:	4a50      	ldr	r2, [pc, #320]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc2:	4b4e      	ldr	r3, [pc, #312]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	613b      	str	r3, [r7, #16]
 8001bcc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bce:	4b4b      	ldr	r3, [pc, #300]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a4a      	ldr	r2, [pc, #296]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bda:	4b48      	ldr	r3, [pc, #288]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001be2:	60fb      	str	r3, [r7, #12]
 8001be4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001be6:	4b45      	ldr	r3, [pc, #276]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bea:	4a44      	ldr	r2, [pc, #272]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bec:	f043 0301 	orr.w	r3, r3, #1
 8001bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf2:	4b42      	ldr	r3, [pc, #264]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf6:	f003 0301 	and.w	r3, r3, #1
 8001bfa:	60bb      	str	r3, [r7, #8]
 8001bfc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bfe:	4b3f      	ldr	r3, [pc, #252]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	4a3e      	ldr	r2, [pc, #248]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c04:	f043 0302 	orr.w	r3, r3, #2
 8001c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c0a:	4b3c      	ldr	r3, [pc, #240]	; (8001cfc <MX_GPIO_Init+0x15c>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f003 0302 	and.w	r3, r3, #2
 8001c12:	607b      	str	r3, [r7, #4]
 8001c14:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED1_Pin, GPIO_PIN_RESET);
 8001c16:	2200      	movs	r2, #0
 8001c18:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8001c1c:	4838      	ldr	r0, [pc, #224]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c1e:	f004 ff95 	bl	8006b4c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = LED2_Pin|LED1_Pin;
 8001c22:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001c26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c30:	2300      	movs	r3, #0
 8001c32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c34:	f107 0314 	add.w	r3, r7, #20
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4831      	ldr	r0, [pc, #196]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c3c:	f004 fdc4 	bl	80067c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = Motor3_Encoder2_Pin|Motor3_Encoder1_Pin;
 8001c40:	2330      	movs	r3, #48	; 0x30
 8001c42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c44:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4e:	f107 0314 	add.w	r3, r7, #20
 8001c52:	4619      	mov	r1, r3
 8001c54:	482a      	ldr	r0, [pc, #168]	; (8001d00 <MX_GPIO_Init+0x160>)
 8001c56:	f004 fdb7 	bl	80067c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = Motor4_Encoder1_Pin|Motor4_Encoder2_Pin|Motor5_Encoder1_Pin|Motor1_Encoder2_Pin
 8001c5a:	f24f 0307 	movw	r3, #61447	; 0xf007
 8001c5e:	617b      	str	r3, [r7, #20]
                          |Motor1_Encoder1_Pin|Motor2_Encoder1_Pin|Motor2_Encoder2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c60:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c64:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c66:	2300      	movs	r3, #0
 8001c68:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c6a:	f107 0314 	add.w	r3, r7, #20
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4824      	ldr	r0, [pc, #144]	; (8001d04 <MX_GPIO_Init+0x164>)
 8001c72:	f004 fda9 	bl	80067c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Motor5_Encoder2_Pin;
 8001c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001c7c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001c80:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Motor5_Encoder2_GPIO_Port, &GPIO_InitStruct);
 8001c86:	f107 0314 	add.w	r3, r7, #20
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c90:	f004 fd9a 	bl	80067c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8001c94:	2200      	movs	r2, #0
 8001c96:	2100      	movs	r1, #0
 8001c98:	2006      	movs	r0, #6
 8001c9a:	f004 fae8 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001c9e:	2006      	movs	r0, #6
 8001ca0:	f004 fb01 	bl	80062a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	2100      	movs	r1, #0
 8001ca8:	2007      	movs	r0, #7
 8001caa:	f004 fae0 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001cae:	2007      	movs	r0, #7
 8001cb0:	f004 faf9 	bl	80062a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	2100      	movs	r1, #0
 8001cb8:	2008      	movs	r0, #8
 8001cba:	f004 fad8 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001cbe:	2008      	movs	r0, #8
 8001cc0:	f004 faf1 	bl	80062a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	2100      	movs	r1, #0
 8001cc8:	200a      	movs	r0, #10
 8001cca:	f004 fad0 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001cce:	200a      	movs	r0, #10
 8001cd0:	f004 fae9 	bl	80062a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	2100      	movs	r1, #0
 8001cd8:	2017      	movs	r0, #23
 8001cda:	f004 fac8 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001cde:	2017      	movs	r0, #23
 8001ce0:	f004 fae1 	bl	80062a6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	2100      	movs	r1, #0
 8001ce8:	2028      	movs	r0, #40	; 0x28
 8001cea:	f004 fac0 	bl	800626e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001cee:	2028      	movs	r0, #40	; 0x28
 8001cf0:	f004 fad9 	bl	80062a6 <HAL_NVIC_EnableIRQ>

}
 8001cf4:	bf00      	nop
 8001cf6:	3728      	adds	r7, #40	; 0x28
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}
 8001cfc:	40021000 	.word	0x40021000
 8001d00:	48000800 	.word	0x48000800
 8001d04:	48000400 	.word	0x48000400

08001d08 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin) {
 8001d12:	88fb      	ldrh	r3, [r7, #6]
 8001d14:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d18:	f000 811b 	beq.w	8001f52 <HAL_GPIO_EXTI_Callback+0x24a>
 8001d1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d20:	f300 8282 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d24:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d28:	f000 80d9 	beq.w	8001ede <HAL_GPIO_EXTI_Callback+0x1d6>
 8001d2c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d30:	f300 827a 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d34:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d38:	d05d      	beq.n	8001df6 <HAL_GPIO_EXTI_Callback+0xee>
 8001d3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d3e:	f300 8273 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d46:	f000 8090 	beq.w	8001e6a <HAL_GPIO_EXTI_Callback+0x162>
 8001d4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d4e:	f300 826b 	bgt.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d52:	2b20      	cmp	r3, #32
 8001d54:	dc4a      	bgt.n	8001dec <HAL_GPIO_EXTI_Callback+0xe4>
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f340 8266 	ble.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d5c:	3b01      	subs	r3, #1
 8001d5e:	2b1f      	cmp	r3, #31
 8001d60:	f200 8262 	bhi.w	8002228 <HAL_GPIO_EXTI_Callback+0x520>
 8001d64:	a201      	add	r2, pc, #4	; (adr r2, 8001d6c <HAL_GPIO_EXTI_Callback+0x64>)
 8001d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6a:	bf00      	nop
 8001d6c:	080020b5 	.word	0x080020b5
 8001d70:	08002129 	.word	0x08002129
 8001d74:	08002229 	.word	0x08002229
 8001d78:	0800219d 	.word	0x0800219d
 8001d7c:	08002229 	.word	0x08002229
 8001d80:	08002229 	.word	0x08002229
 8001d84:	08002229 	.word	0x08002229
 8001d88:	08002229 	.word	0x08002229
 8001d8c:	08002229 	.word	0x08002229
 8001d90:	08002229 	.word	0x08002229
 8001d94:	08002229 	.word	0x08002229
 8001d98:	08002229 	.word	0x08002229
 8001d9c:	08002229 	.word	0x08002229
 8001da0:	08002229 	.word	0x08002229
 8001da4:	08002229 	.word	0x08002229
 8001da8:	0800203b 	.word	0x0800203b
 8001dac:	08002229 	.word	0x08002229
 8001db0:	08002229 	.word	0x08002229
 8001db4:	08002229 	.word	0x08002229
 8001db8:	08002229 	.word	0x08002229
 8001dbc:	08002229 	.word	0x08002229
 8001dc0:	08002229 	.word	0x08002229
 8001dc4:	08002229 	.word	0x08002229
 8001dc8:	08002229 	.word	0x08002229
 8001dcc:	08002229 	.word	0x08002229
 8001dd0:	08002229 	.word	0x08002229
 8001dd4:	08002229 	.word	0x08002229
 8001dd8:	08002229 	.word	0x08002229
 8001ddc:	08002229 	.word	0x08002229
 8001de0:	08002229 	.word	0x08002229
 8001de4:	08002229 	.word	0x08002229
 8001de8:	08001fc7 	.word	0x08001fc7
 8001dec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001df0:	f000 81f7 	beq.w	80021e2 <HAL_GPIO_EXTI_Callback+0x4da>
				default:
					break;
			}
			break;
		default:
			break;
 8001df4:	e218      	b.n	8002228 <HAL_GPIO_EXTI_Callback+0x520>
			switch (Fingers_Status.Pinky.Direction_Encoder) {
 8001df6:	4bad      	ldr	r3, [pc, #692]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001df8:	f893 3273 	ldrb.w	r3, [r3, #627]	; 0x273
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d002      	beq.n	8001e06 <HAL_GPIO_EXTI_Callback+0xfe>
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d015      	beq.n	8001e30 <HAL_GPIO_EXTI_Callback+0x128>
					break;
 8001e04:	e030      	b.n	8001e68 <HAL_GPIO_EXTI_Callback+0x160>
					Fingers_Status.Pinky.Encoder++;
 8001e06:	4ba9      	ldr	r3, [pc, #676]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e08:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e0c:	3301      	adds	r3, #1
 8001e0e:	b29a      	uxth	r2, r3
 8001e10:	4ba6      	ldr	r3, [pc, #664]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e12:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>Max_Encoder_Pinky)
 8001e16:	4ba5      	ldr	r3, [pc, #660]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e18:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e1c:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d91e      	bls.n	8001e62 <HAL_GPIO_EXTI_Callback+0x15a>
						Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 8001e24:	4ba1      	ldr	r3, [pc, #644]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e26:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e2a:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001e2e:	e018      	b.n	8001e62 <HAL_GPIO_EXTI_Callback+0x15a>
					Fingers_Status.Pinky.Encoder--;
 8001e30:	4b9e      	ldr	r3, [pc, #632]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e32:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e36:	3b01      	subs	r3, #1
 8001e38:	b29a      	uxth	r2, r3
 8001e3a:	4b9c      	ldr	r3, [pc, #624]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e3c:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>65400 || Fingers_Status.Pinky.Encoder<200)
 8001e40:	4b9a      	ldr	r3, [pc, #616]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e42:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e46:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d804      	bhi.n	8001e58 <HAL_GPIO_EXTI_Callback+0x150>
 8001e4e:	4b97      	ldr	r3, [pc, #604]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e50:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e54:	2bc7      	cmp	r3, #199	; 0xc7
 8001e56:	d806      	bhi.n	8001e66 <HAL_GPIO_EXTI_Callback+0x15e>
						Fingers_Status.Pinky.Encoder=0;
 8001e58:	4b94      	ldr	r3, [pc, #592]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001e60:	e001      	b.n	8001e66 <HAL_GPIO_EXTI_Callback+0x15e>
					break;
 8001e62:	bf00      	nop
 8001e64:	e1e1      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001e66:	bf00      	nop
			break;
 8001e68:	e1df      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Pinky.Direction_Encoder) {
 8001e6a:	4b90      	ldr	r3, [pc, #576]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e6c:	f893 3273 	ldrb.w	r3, [r3, #627]	; 0x273
 8001e70:	2b01      	cmp	r3, #1
 8001e72:	d002      	beq.n	8001e7a <HAL_GPIO_EXTI_Callback+0x172>
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d015      	beq.n	8001ea4 <HAL_GPIO_EXTI_Callback+0x19c>
					break;
 8001e78:	e030      	b.n	8001edc <HAL_GPIO_EXTI_Callback+0x1d4>
					Fingers_Status.Pinky.Encoder++;
 8001e7a:	4b8c      	ldr	r3, [pc, #560]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e7c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e80:	3301      	adds	r3, #1
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	4b89      	ldr	r3, [pc, #548]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e86:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>Max_Encoder_Pinky)
 8001e8a:	4b88      	ldr	r3, [pc, #544]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e8c:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001e90:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d91e      	bls.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x1ce>
						Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 8001e98:	4b84      	ldr	r3, [pc, #528]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001e9a:	f246 52f4 	movw	r2, #26100	; 0x65f4
 8001e9e:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001ea2:	e018      	b.n	8001ed6 <HAL_GPIO_EXTI_Callback+0x1ce>
					Fingers_Status.Pinky.Encoder--;
 8001ea4:	4b81      	ldr	r3, [pc, #516]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ea6:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001eaa:	3b01      	subs	r3, #1
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	4b7f      	ldr	r3, [pc, #508]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001eb0:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					if(Fingers_Status.Pinky.Encoder>65400 || Fingers_Status.Pinky.Encoder<200)
 8001eb4:	4b7d      	ldr	r3, [pc, #500]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001eb6:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001eba:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d804      	bhi.n	8001ecc <HAL_GPIO_EXTI_Callback+0x1c4>
 8001ec2:	4b7a      	ldr	r3, [pc, #488]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ec4:	f8b3 3270 	ldrh.w	r3, [r3, #624]	; 0x270
 8001ec8:	2bc7      	cmp	r3, #199	; 0xc7
 8001eca:	d806      	bhi.n	8001eda <HAL_GPIO_EXTI_Callback+0x1d2>
						Fingers_Status.Pinky.Encoder=0;
 8001ecc:	4b77      	ldr	r3, [pc, #476]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
					break;
 8001ed4:	e001      	b.n	8001eda <HAL_GPIO_EXTI_Callback+0x1d2>
					break;
 8001ed6:	bf00      	nop
 8001ed8:	e1a7      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001eda:	bf00      	nop
			break;
 8001edc:	e1a5      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Ring.Direction_Encoder) {
 8001ede:	4b73      	ldr	r3, [pc, #460]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ee0:	f893 31db 	ldrb.w	r3, [r3, #475]	; 0x1db
 8001ee4:	2b01      	cmp	r3, #1
 8001ee6:	d002      	beq.n	8001eee <HAL_GPIO_EXTI_Callback+0x1e6>
 8001ee8:	2b02      	cmp	r3, #2
 8001eea:	d015      	beq.n	8001f18 <HAL_GPIO_EXTI_Callback+0x210>
					break;
 8001eec:	e030      	b.n	8001f50 <HAL_GPIO_EXTI_Callback+0x248>
					Fingers_Status.Ring.Encoder++;
 8001eee:	4b6f      	ldr	r3, [pc, #444]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ef0:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	b29a      	uxth	r2, r3
 8001ef8:	4b6c      	ldr	r3, [pc, #432]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001efa:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>Max_Encoder_Ring)
 8001efe:	4b6b      	ldr	r3, [pc, #428]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f00:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f04:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f08:	4293      	cmp	r3, r2
 8001f0a:	d91e      	bls.n	8001f4a <HAL_GPIO_EXTI_Callback+0x242>
						Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8001f0c:	4b67      	ldr	r3, [pc, #412]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f0e:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f12:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f16:	e018      	b.n	8001f4a <HAL_GPIO_EXTI_Callback+0x242>
					Fingers_Status.Ring.Encoder--;
 8001f18:	4b64      	ldr	r3, [pc, #400]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f1a:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	b29a      	uxth	r2, r3
 8001f22:	4b62      	ldr	r3, [pc, #392]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f24:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>65400 || Fingers_Status.Ring.Encoder<200)
 8001f28:	4b60      	ldr	r3, [pc, #384]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f2a:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f2e:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d804      	bhi.n	8001f40 <HAL_GPIO_EXTI_Callback+0x238>
 8001f36:	4b5d      	ldr	r3, [pc, #372]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f38:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f3c:	2bc7      	cmp	r3, #199	; 0xc7
 8001f3e:	d806      	bhi.n	8001f4e <HAL_GPIO_EXTI_Callback+0x246>
						Fingers_Status.Ring.Encoder=0;
 8001f40:	4b5a      	ldr	r3, [pc, #360]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f42:	2200      	movs	r2, #0
 8001f44:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f48:	e001      	b.n	8001f4e <HAL_GPIO_EXTI_Callback+0x246>
					break;
 8001f4a:	bf00      	nop
 8001f4c:	e16d      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001f4e:	bf00      	nop
			break;
 8001f50:	e16b      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Ring.Direction_Encoder) {
 8001f52:	4b56      	ldr	r3, [pc, #344]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f54:	f893 31db 	ldrb.w	r3, [r3, #475]	; 0x1db
 8001f58:	2b01      	cmp	r3, #1
 8001f5a:	d002      	beq.n	8001f62 <HAL_GPIO_EXTI_Callback+0x25a>
 8001f5c:	2b02      	cmp	r3, #2
 8001f5e:	d015      	beq.n	8001f8c <HAL_GPIO_EXTI_Callback+0x284>
					break;
 8001f60:	e030      	b.n	8001fc4 <HAL_GPIO_EXTI_Callback+0x2bc>
					Fingers_Status.Ring.Encoder++;
 8001f62:	4b52      	ldr	r3, [pc, #328]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f64:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f68:	3301      	adds	r3, #1
 8001f6a:	b29a      	uxth	r2, r3
 8001f6c:	4b4f      	ldr	r3, [pc, #316]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f6e:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>Max_Encoder_Ring)
 8001f72:	4b4e      	ldr	r3, [pc, #312]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f74:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f78:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f7c:	4293      	cmp	r3, r2
 8001f7e:	d91e      	bls.n	8001fbe <HAL_GPIO_EXTI_Callback+0x2b6>
						Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8001f80:	4b4a      	ldr	r3, [pc, #296]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f82:	f645 7250 	movw	r2, #24400	; 0x5f50
 8001f86:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001f8a:	e018      	b.n	8001fbe <HAL_GPIO_EXTI_Callback+0x2b6>
					Fingers_Status.Ring.Encoder--;
 8001f8c:	4b47      	ldr	r3, [pc, #284]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f8e:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	4b45      	ldr	r3, [pc, #276]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f98:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					if(Fingers_Status.Ring.Encoder>65400 || Fingers_Status.Ring.Encoder<200)
 8001f9c:	4b43      	ldr	r3, [pc, #268]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001f9e:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001fa2:	f64f 7278 	movw	r2, #65400	; 0xff78
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d804      	bhi.n	8001fb4 <HAL_GPIO_EXTI_Callback+0x2ac>
 8001faa:	4b40      	ldr	r3, [pc, #256]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fac:	f8b3 31d8 	ldrh.w	r3, [r3, #472]	; 0x1d8
 8001fb0:	2bc7      	cmp	r3, #199	; 0xc7
 8001fb2:	d806      	bhi.n	8001fc2 <HAL_GPIO_EXTI_Callback+0x2ba>
						Fingers_Status.Ring.Encoder=0;
 8001fb4:	4b3d      	ldr	r3, [pc, #244]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
					break;
 8001fbc:	e001      	b.n	8001fc2 <HAL_GPIO_EXTI_Callback+0x2ba>
					break;
 8001fbe:	bf00      	nop
 8001fc0:	e133      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8001fc2:	bf00      	nop
			break;
 8001fc4:	e131      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Middle.Direction_Encoder) {
 8001fc6:	4b39      	ldr	r3, [pc, #228]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fc8:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8001fcc:	2b01      	cmp	r3, #1
 8001fce:	d002      	beq.n	8001fd6 <HAL_GPIO_EXTI_Callback+0x2ce>
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d015      	beq.n	8002000 <HAL_GPIO_EXTI_Callback+0x2f8>
					break;
 8001fd4:	e030      	b.n	8002038 <HAL_GPIO_EXTI_Callback+0x330>
					Fingers_Status.Middle.Encoder++;
 8001fd6:	4b35      	ldr	r3, [pc, #212]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fd8:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8001fdc:	3301      	adds	r3, #1
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	4b32      	ldr	r3, [pc, #200]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fe2:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>Max_Encoder_Middle)
 8001fe6:	4b31      	ldr	r3, [pc, #196]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001fe8:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8001fec:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8001ff0:	4293      	cmp	r3, r2
 8001ff2:	d91e      	bls.n	8002032 <HAL_GPIO_EXTI_Callback+0x32a>
						Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 8001ff4:	4b2d      	ldr	r3, [pc, #180]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8001ff6:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8001ffa:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8001ffe:	e018      	b.n	8002032 <HAL_GPIO_EXTI_Callback+0x32a>
					Fingers_Status.Middle.Encoder--;
 8002000:	4b2a      	ldr	r3, [pc, #168]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002002:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002006:	3b01      	subs	r3, #1
 8002008:	b29a      	uxth	r2, r3
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800200c:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>65400 || Fingers_Status.Middle.Encoder<200)
 8002010:	4b26      	ldr	r3, [pc, #152]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002012:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002016:	f64f 7278 	movw	r2, #65400	; 0xff78
 800201a:	4293      	cmp	r3, r2
 800201c:	d804      	bhi.n	8002028 <HAL_GPIO_EXTI_Callback+0x320>
 800201e:	4b23      	ldr	r3, [pc, #140]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002020:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002024:	2bc7      	cmp	r3, #199	; 0xc7
 8002026:	d806      	bhi.n	8002036 <HAL_GPIO_EXTI_Callback+0x32e>
					Fingers_Status.Middle.Encoder=0;
 8002028:	4b20      	ldr	r3, [pc, #128]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800202a:	2200      	movs	r2, #0
 800202c:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8002030:	e001      	b.n	8002036 <HAL_GPIO_EXTI_Callback+0x32e>
					break;
 8002032:	bf00      	nop
 8002034:	e0f9      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002036:	bf00      	nop
			break;
 8002038:	e0f7      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Middle.Direction_Encoder) {
 800203a:	4b1c      	ldr	r3, [pc, #112]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800203c:	f893 3143 	ldrb.w	r3, [r3, #323]	; 0x143
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <HAL_GPIO_EXTI_Callback+0x342>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d015      	beq.n	8002074 <HAL_GPIO_EXTI_Callback+0x36c>
					break;
 8002048:	e033      	b.n	80020b2 <HAL_GPIO_EXTI_Callback+0x3aa>
					Fingers_Status.Middle.Encoder++;
 800204a:	4b18      	ldr	r3, [pc, #96]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800204c:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002050:	3301      	adds	r3, #1
 8002052:	b29a      	uxth	r2, r3
 8002054:	4b15      	ldr	r3, [pc, #84]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002056:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>Max_Encoder_Middle)
 800205a:	4b14      	ldr	r3, [pc, #80]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800205c:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002060:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8002064:	4293      	cmp	r3, r2
 8002066:	d91e      	bls.n	80020a6 <HAL_GPIO_EXTI_Callback+0x39e>
						Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 8002068:	4b10      	ldr	r3, [pc, #64]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800206a:	f246 42c8 	movw	r2, #25800	; 0x64c8
 800206e:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 8002072:	e018      	b.n	80020a6 <HAL_GPIO_EXTI_Callback+0x39e>
					Fingers_Status.Middle.Encoder--;
 8002074:	4b0d      	ldr	r3, [pc, #52]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002076:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 800207a:	3b01      	subs	r3, #1
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b0b      	ldr	r3, [pc, #44]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002080:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					if(Fingers_Status.Middle.Encoder>65400 || Fingers_Status.Middle.Encoder<200)
 8002084:	4b09      	ldr	r3, [pc, #36]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002086:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 800208a:	f64f 7278 	movw	r2, #65400	; 0xff78
 800208e:	4293      	cmp	r3, r2
 8002090:	d804      	bhi.n	800209c <HAL_GPIO_EXTI_Callback+0x394>
 8002092:	4b06      	ldr	r3, [pc, #24]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 8002094:	f8b3 3140 	ldrh.w	r3, [r3, #320]	; 0x140
 8002098:	2bc7      	cmp	r3, #199	; 0xc7
 800209a:	d809      	bhi.n	80020b0 <HAL_GPIO_EXTI_Callback+0x3a8>
					Fingers_Status.Middle.Encoder=0;
 800209c:	4b03      	ldr	r3, [pc, #12]	; (80020ac <HAL_GPIO_EXTI_Callback+0x3a4>)
 800209e:	2200      	movs	r2, #0
 80020a0:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
					break;
 80020a4:	e004      	b.n	80020b0 <HAL_GPIO_EXTI_Callback+0x3a8>
					break;
 80020a6:	bf00      	nop
 80020a8:	e0bf      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
 80020aa:	bf00      	nop
 80020ac:	200006f0 	.word	0x200006f0
					break;
 80020b0:	bf00      	nop
			break;
 80020b2:	e0ba      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Index.Direction_Encoder) {
 80020b4:	4b60      	ldr	r3, [pc, #384]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020b6:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d002      	beq.n	80020c4 <HAL_GPIO_EXTI_Callback+0x3bc>
 80020be:	2b02      	cmp	r3, #2
 80020c0:	d015      	beq.n	80020ee <HAL_GPIO_EXTI_Callback+0x3e6>
					break;
 80020c2:	e030      	b.n	8002126 <HAL_GPIO_EXTI_Callback+0x41e>
					Fingers_Status.Index.Encoder++;
 80020c4:	4b5c      	ldr	r3, [pc, #368]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020c6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020ca:	3301      	adds	r3, #1
 80020cc:	b29a      	uxth	r2, r3
 80020ce:	4b5a      	ldr	r3, [pc, #360]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020d0:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>Max_Encoder_Index)
 80020d4:	4b58      	ldr	r3, [pc, #352]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020d6:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020da:	f246 7284 	movw	r2, #26500	; 0x6784
 80020de:	4293      	cmp	r3, r2
 80020e0:	d91e      	bls.n	8002120 <HAL_GPIO_EXTI_Callback+0x418>
						Fingers_Status.Index.Encoder=Max_Encoder_Index;
 80020e2:	4b55      	ldr	r3, [pc, #340]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020e4:	f246 7284 	movw	r2, #26500	; 0x6784
 80020e8:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 80020ec:	e018      	b.n	8002120 <HAL_GPIO_EXTI_Callback+0x418>
					Fingers_Status.Index.Encoder--;
 80020ee:	4b52      	ldr	r3, [pc, #328]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020f0:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 80020f4:	3b01      	subs	r3, #1
 80020f6:	b29a      	uxth	r2, r3
 80020f8:	4b4f      	ldr	r3, [pc, #316]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80020fa:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>65400 || Fingers_Status.Index.Encoder<200)
 80020fe:	4b4e      	ldr	r3, [pc, #312]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002100:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002104:	f64f 7278 	movw	r2, #65400	; 0xff78
 8002108:	4293      	cmp	r3, r2
 800210a:	d804      	bhi.n	8002116 <HAL_GPIO_EXTI_Callback+0x40e>
 800210c:	4b4a      	ldr	r3, [pc, #296]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800210e:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002112:	2bc7      	cmp	r3, #199	; 0xc7
 8002114:	d806      	bhi.n	8002124 <HAL_GPIO_EXTI_Callback+0x41c>
					Fingers_Status.Index.Encoder=0;
 8002116:	4b48      	ldr	r3, [pc, #288]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002118:	2200      	movs	r2, #0
 800211a:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 800211e:	e001      	b.n	8002124 <HAL_GPIO_EXTI_Callback+0x41c>
					break;
 8002120:	bf00      	nop
 8002122:	e082      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002124:	bf00      	nop
			break;
 8002126:	e080      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Index.Direction_Encoder) {
 8002128:	4b43      	ldr	r3, [pc, #268]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800212a:	f893 30ab 	ldrb.w	r3, [r3, #171]	; 0xab
 800212e:	2b01      	cmp	r3, #1
 8002130:	d002      	beq.n	8002138 <HAL_GPIO_EXTI_Callback+0x430>
 8002132:	2b02      	cmp	r3, #2
 8002134:	d015      	beq.n	8002162 <HAL_GPIO_EXTI_Callback+0x45a>
					break;
 8002136:	e030      	b.n	800219a <HAL_GPIO_EXTI_Callback+0x492>
					Fingers_Status.Index.Encoder++;
 8002138:	4b3f      	ldr	r3, [pc, #252]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800213a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800213e:	3301      	adds	r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b3d      	ldr	r3, [pc, #244]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002144:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>Max_Encoder_Index)
 8002148:	4b3b      	ldr	r3, [pc, #236]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800214a:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 800214e:	f246 7284 	movw	r2, #26500	; 0x6784
 8002152:	4293      	cmp	r3, r2
 8002154:	d91e      	bls.n	8002194 <HAL_GPIO_EXTI_Callback+0x48c>
						Fingers_Status.Index.Encoder=Max_Encoder_Index;
 8002156:	4b38      	ldr	r3, [pc, #224]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002158:	f246 7284 	movw	r2, #26500	; 0x6784
 800215c:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 8002160:	e018      	b.n	8002194 <HAL_GPIO_EXTI_Callback+0x48c>
					Fingers_Status.Index.Encoder--;
 8002162:	4b35      	ldr	r3, [pc, #212]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002164:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002168:	3b01      	subs	r3, #1
 800216a:	b29a      	uxth	r2, r3
 800216c:	4b32      	ldr	r3, [pc, #200]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800216e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					if(Fingers_Status.Index.Encoder>65400 || Fingers_Status.Index.Encoder<200)
 8002172:	4b31      	ldr	r3, [pc, #196]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002174:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002178:	f64f 7278 	movw	r2, #65400	; 0xff78
 800217c:	4293      	cmp	r3, r2
 800217e:	d804      	bhi.n	800218a <HAL_GPIO_EXTI_Callback+0x482>
 8002180:	4b2d      	ldr	r3, [pc, #180]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002182:	f8b3 30a8 	ldrh.w	r3, [r3, #168]	; 0xa8
 8002186:	2bc7      	cmp	r3, #199	; 0xc7
 8002188:	d806      	bhi.n	8002198 <HAL_GPIO_EXTI_Callback+0x490>
					Fingers_Status.Index.Encoder=0;
 800218a:	4b2b      	ldr	r3, [pc, #172]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800218c:	2200      	movs	r2, #0
 800218e:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
					break;
 8002192:	e001      	b.n	8002198 <HAL_GPIO_EXTI_Callback+0x490>
					break;
 8002194:	bf00      	nop
 8002196:	e048      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
					break;
 8002198:	bf00      	nop
			break;
 800219a:	e046      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Thumb.Direction_Encoder) {
 800219c:	4b26      	ldr	r3, [pc, #152]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800219e:	7cdb      	ldrb	r3, [r3, #19]
 80021a0:	2b01      	cmp	r3, #1
 80021a2:	d002      	beq.n	80021aa <HAL_GPIO_EXTI_Callback+0x4a2>
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d007      	beq.n	80021b8 <HAL_GPIO_EXTI_Callback+0x4b0>
					break;
 80021a8:	e01a      	b.n	80021e0 <HAL_GPIO_EXTI_Callback+0x4d8>
					Fingers_Status.Thumb.Encoder++;
 80021aa:	4b23      	ldr	r3, [pc, #140]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021ac:	8a1b      	ldrh	r3, [r3, #16]
 80021ae:	3301      	adds	r3, #1
 80021b0:	b29a      	uxth	r2, r3
 80021b2:	4b21      	ldr	r3, [pc, #132]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021b4:	821a      	strh	r2, [r3, #16]
					break;
 80021b6:	e013      	b.n	80021e0 <HAL_GPIO_EXTI_Callback+0x4d8>
					Fingers_Status.Thumb.Encoder--;
 80021b8:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021ba:	8a1b      	ldrh	r3, [r3, #16]
 80021bc:	3b01      	subs	r3, #1
 80021be:	b29a      	uxth	r2, r3
 80021c0:	4b1d      	ldr	r3, [pc, #116]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021c2:	821a      	strh	r2, [r3, #16]
					if(Fingers_Status.Thumb.Encoder>65400 || Fingers_Status.Thumb.Encoder<200)
 80021c4:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021c6:	8a1b      	ldrh	r3, [r3, #16]
 80021c8:	f64f 7278 	movw	r2, #65400	; 0xff78
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d803      	bhi.n	80021d8 <HAL_GPIO_EXTI_Callback+0x4d0>
 80021d0:	4b19      	ldr	r3, [pc, #100]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021d2:	8a1b      	ldrh	r3, [r3, #16]
 80021d4:	2bc7      	cmp	r3, #199	; 0xc7
 80021d6:	d802      	bhi.n	80021de <HAL_GPIO_EXTI_Callback+0x4d6>
					Fingers_Status.Thumb.Encoder=0;
 80021d8:	4b17      	ldr	r3, [pc, #92]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021da:	2200      	movs	r2, #0
 80021dc:	821a      	strh	r2, [r3, #16]
					break;
 80021de:	bf00      	nop
			break;
 80021e0:	e023      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			switch (Fingers_Status.Thumb.Direction_Encoder) {
 80021e2:	4b15      	ldr	r3, [pc, #84]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021e4:	7cdb      	ldrb	r3, [r3, #19]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d002      	beq.n	80021f0 <HAL_GPIO_EXTI_Callback+0x4e8>
 80021ea:	2b02      	cmp	r3, #2
 80021ec:	d007      	beq.n	80021fe <HAL_GPIO_EXTI_Callback+0x4f6>
					break;
 80021ee:	e01a      	b.n	8002226 <HAL_GPIO_EXTI_Callback+0x51e>
					Fingers_Status.Thumb.Encoder++;
 80021f0:	4b11      	ldr	r3, [pc, #68]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021f2:	8a1b      	ldrh	r3, [r3, #16]
 80021f4:	3301      	adds	r3, #1
 80021f6:	b29a      	uxth	r2, r3
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 80021fa:	821a      	strh	r2, [r3, #16]
					break;
 80021fc:	e013      	b.n	8002226 <HAL_GPIO_EXTI_Callback+0x51e>
					Fingers_Status.Thumb.Encoder--;
 80021fe:	4b0e      	ldr	r3, [pc, #56]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002200:	8a1b      	ldrh	r3, [r3, #16]
 8002202:	3b01      	subs	r3, #1
 8002204:	b29a      	uxth	r2, r3
 8002206:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002208:	821a      	strh	r2, [r3, #16]
					if(Fingers_Status.Thumb.Encoder>65400 || Fingers_Status.Thumb.Encoder<200)
 800220a:	4b0b      	ldr	r3, [pc, #44]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 800220c:	8a1b      	ldrh	r3, [r3, #16]
 800220e:	f64f 7278 	movw	r2, #65400	; 0xff78
 8002212:	4293      	cmp	r3, r2
 8002214:	d803      	bhi.n	800221e <HAL_GPIO_EXTI_Callback+0x516>
 8002216:	4b08      	ldr	r3, [pc, #32]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002218:	8a1b      	ldrh	r3, [r3, #16]
 800221a:	2bc7      	cmp	r3, #199	; 0xc7
 800221c:	d802      	bhi.n	8002224 <HAL_GPIO_EXTI_Callback+0x51c>
					Fingers_Status.Thumb.Encoder=0;
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <HAL_GPIO_EXTI_Callback+0x530>)
 8002220:	2200      	movs	r2, #0
 8002222:	821a      	strh	r2, [r3, #16]
					break;
 8002224:	bf00      	nop
			break;
 8002226:	e000      	b.n	800222a <HAL_GPIO_EXTI_Callback+0x522>
			break;
 8002228:	bf00      	nop
	}
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr
 8002236:	bf00      	nop
 8002238:	200006f0 	.word	0x200006f0

0800223c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800223c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002240:	b088      	sub	sp, #32
 8002242:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002244:	f002 fbc1 	bl	80049ca <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002248:	f000 fa3c 	bl	80026c4 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 800224c:	f000 fa89 	bl	8002762 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002250:	f7ff fca6 	bl	8001ba0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002254:	f7ff fc86 	bl	8001b64 <MX_DMA_Init>
  MX_ADC1_Init();
 8002258:	f7ff f814 	bl	8001284 <MX_ADC1_Init>
  MX_ADC2_Init();
 800225c:	f7ff f8ca 	bl	80013f4 <MX_ADC2_Init>
  MX_CAN1_Init();
 8002260:	f7ff fc06 	bl	8001a70 <MX_CAN1_Init>
  MX_TIM1_Init();
 8002264:	f000 fc9e 	bl	8002ba4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002268:	f000 fd36 	bl	8002cd8 <MX_TIM2_Init>
  MX_TIM3_Init();
 800226c:	f000 fd98 	bl	8002da0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8002270:	f000 fdfa 	bl	8002e68 <MX_TIM4_Init>
  MX_TIM8_Init();
 8002274:	f000 fe94 	bl	8002fa0 <MX_TIM8_Init>
  MX_UART4_Init();
 8002278:	f001 f88a 	bl	8003390 <MX_UART4_Init>
  MX_TIM7_Init();
 800227c:	f000 fe58 	bl	8002f30 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
	init_motor_controller();
 8002280:	f001 ff72 	bl	8004168 <init_motor_controller>
	//start fingers calibration
	Fingers_Calibration();
 8002284:	f002 f8aa 	bl	80043dc <Fingers_Calibration>
	//feedback for end of calibration
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,1);
 8002288:	2201      	movs	r2, #1
 800228a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800228e:	48a7      	ldr	r0, [pc, #668]	; (800252c <main+0x2f0>)
 8002290:	f004 fc5c 	bl	8006b4c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		Action_Motor_Video();
 8002294:	f002 fa88 	bl	80047a8 <Action_Motor_Video>
		//------------------------------| Thumb finger |----------------------------------------
		SetMotor(Thumb, &Fingers_Status.Thumb);
 8002298:	49a5      	ldr	r1, [pc, #660]	; (8002530 <main+0x2f4>)
 800229a:	2000      	movs	r0, #0
 800229c:	f001 fd76 	bl	8003d8c <SetMotor>
//		Control_Motor(Thumb, &Fingers_Status.Thumb);
		ADC_ReadCurrent_Thumb();
 80022a0:	f7ff fb96 	bl	80019d0 <ADC_ReadCurrent_Thumb>
//		if(Fingers_Status.Thumb.Direction_motor==Stop)
//			Read_Encoder(Thumb, &Fingers_Status.Thumb);
		//------------------------------| Index finger |----------------------------------------
		ADC_ReadCurrent_Index();
 80022a4:	f7ff fb3c 	bl	8001920 <ADC_ReadCurrent_Index>
		Control_Motor(Index,&Fingers_Status.Index);
 80022a8:	49a2      	ldr	r1, [pc, #648]	; (8002534 <main+0x2f8>)
 80022aa:	2001      	movs	r0, #1
 80022ac:	f002 f9b8 	bl	8004620 <Control_Motor>
		SetMotor(Index, &Fingers_Status.Index);
 80022b0:	49a0      	ldr	r1, [pc, #640]	; (8002534 <main+0x2f8>)
 80022b2:	2001      	movs	r0, #1
 80022b4:	f001 fd6a 	bl	8003d8c <SetMotor>
		if(Fingers_Status.Index.Direction_motor==Stop)
 80022b8:	4b9d      	ldr	r3, [pc, #628]	; (8002530 <main+0x2f4>)
 80022ba:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d103      	bne.n	80022ca <main+0x8e>
			Read_Encoder(Index, &Fingers_Status.Index);
 80022c2:	499c      	ldr	r1, [pc, #624]	; (8002534 <main+0x2f8>)
 80022c4:	2001      	movs	r0, #1
 80022c6:	f001 fc3b 	bl	8003b40 <Read_Encoder>
		//------------------------------| Middle finger |----------------------------------------
		ADC_ReadCurrent_Middle();
 80022ca:	f7ff fad5 	bl	8001878 <ADC_ReadCurrent_Middle>
		Control_Motor(Middle,&Fingers_Status.Middle);
 80022ce:	499a      	ldr	r1, [pc, #616]	; (8002538 <main+0x2fc>)
 80022d0:	2002      	movs	r0, #2
 80022d2:	f002 f9a5 	bl	8004620 <Control_Motor>
		SetMotor(Middle, &Fingers_Status.Middle);
 80022d6:	4998      	ldr	r1, [pc, #608]	; (8002538 <main+0x2fc>)
 80022d8:	2002      	movs	r0, #2
 80022da:	f001 fd57 	bl	8003d8c <SetMotor>
		if(Fingers_Status.Middle.Direction_motor==Stop)
 80022de:	4b94      	ldr	r3, [pc, #592]	; (8002530 <main+0x2f4>)
 80022e0:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d103      	bne.n	80022f0 <main+0xb4>
			Read_Encoder(Middle, &Fingers_Status.Middle);
 80022e8:	4993      	ldr	r1, [pc, #588]	; (8002538 <main+0x2fc>)
 80022ea:	2002      	movs	r0, #2
 80022ec:	f001 fc28 	bl	8003b40 <Read_Encoder>
		//------------------------------| Ring finger |----------------------------------------
		SetMotor(Ring, &Fingers_Status.Ring);
 80022f0:	4992      	ldr	r1, [pc, #584]	; (800253c <main+0x300>)
 80022f2:	2003      	movs	r0, #3
 80022f4:	f001 fd4a 	bl	8003d8c <SetMotor>
//		Control_Motor(Ring,&Fingers_Status.Ring);
		ADC_ReadCurrent_Ring();
 80022f8:	f7ff fa66 	bl	80017c8 <ADC_ReadCurrent_Ring>
		if(Fingers_Status.Ring.Direction_motor==Stop)
 80022fc:	4b8c      	ldr	r3, [pc, #560]	; (8002530 <main+0x2f4>)
 80022fe:	f893 31da 	ldrb.w	r3, [r3, #474]	; 0x1da
 8002302:	2b00      	cmp	r3, #0
 8002304:	d103      	bne.n	800230e <main+0xd2>
			Read_Encoder(Ring, &Fingers_Status.Ring);
 8002306:	498d      	ldr	r1, [pc, #564]	; (800253c <main+0x300>)
 8002308:	2003      	movs	r0, #3
 800230a:	f001 fc19 	bl	8003b40 <Read_Encoder>
		//------------------------------| Pinky finger |----------------------------------------
		SetMotor(Pinky, &Fingers_Status.Pinky);
 800230e:	498c      	ldr	r1, [pc, #560]	; (8002540 <main+0x304>)
 8002310:	2004      	movs	r0, #4
 8002312:	f001 fd3b 	bl	8003d8c <SetMotor>
//		Control_Motor(Pinky,&Fingers_Status.Pinky);
		ADC_ReadCurrent_Pinky();
 8002316:	f7ff fa03 	bl	8001720 <ADC_ReadCurrent_Pinky>
		if(Fingers_Status.Pinky.Direction_motor==Stop)
 800231a:	4b85      	ldr	r3, [pc, #532]	; (8002530 <main+0x2f4>)
 800231c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8002320:	2b00      	cmp	r3, #0
 8002322:	d103      	bne.n	800232c <main+0xf0>
			Read_Encoder(Pinky, &Fingers_Status.Pinky);
 8002324:	4986      	ldr	r1, [pc, #536]	; (8002540 <main+0x304>)
 8002326:	2004      	movs	r0, #4
 8002328:	f001 fc0a 	bl	8003b40 <Read_Encoder>
		//------------------------------| Communication |----------------------------------------
		if(send_data_UART)
 800232c:	4b85      	ldr	r3, [pc, #532]	; (8002544 <main+0x308>)
 800232e:	781b      	ldrb	r3, [r3, #0]
 8002330:	2b00      	cmp	r3, #0
 8002332:	d0af      	beq.n	8002294 <main+0x58>
		{
			send_data_UART=0;
 8002334:	4b83      	ldr	r3, [pc, #524]	; (8002544 <main+0x308>)
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
			uint16_t current_map[5];
			//map current pinky
			if(Fingers_Status.Pinky.Current<1772)
 800233a:	4b7d      	ldr	r3, [pc, #500]	; (8002530 <main+0x2f4>)
 800233c:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8002340:	f240 62eb 	movw	r2, #1771	; 0x6eb
 8002344:	4293      	cmp	r3, r2
 8002346:	d818      	bhi.n	800237a <main+0x13e>
				current_map[Pinky]=((float)(1772-Fingers_Status.Pinky.Current)/(1772-1288))*1000;
 8002348:	4b79      	ldr	r3, [pc, #484]	; (8002530 <main+0x2f4>)
 800234a:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 800234e:	f5c3 63dd 	rsb	r3, r3, #1768	; 0x6e8
 8002352:	3304      	adds	r3, #4
 8002354:	ee07 3a90 	vmov	s15, r3
 8002358:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800235c:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8002548 <main+0x30c>
 8002360:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002364:	ed9f 7a79 	vldr	s14, [pc, #484]	; 800254c <main+0x310>
 8002368:	ee67 7a87 	vmul.f32	s15, s15, s14
 800236c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002370:	ee17 3a90 	vmov	r3, s15
 8002374:	b29b      	uxth	r3, r3
 8002376:	81bb      	strh	r3, [r7, #12]
 8002378:	e016      	b.n	80023a8 <main+0x16c>
			else
				current_map[Pinky]=((float)(Fingers_Status.Pinky.Current-1772)/(2298-1772))*1000;
 800237a:	4b6d      	ldr	r3, [pc, #436]	; (8002530 <main+0x2f4>)
 800237c:	f8b3 3280 	ldrh.w	r3, [r3, #640]	; 0x280
 8002380:	f2a3 63ec 	subw	r3, r3, #1772	; 0x6ec
 8002384:	ee07 3a90 	vmov	s15, r3
 8002388:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800238c:	eddf 6a70 	vldr	s13, [pc, #448]	; 8002550 <main+0x314>
 8002390:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002394:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800254c <main+0x310>
 8002398:	ee67 7a87 	vmul.f32	s15, s15, s14
 800239c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023a0:	ee17 3a90 	vmov	r3, s15
 80023a4:	b29b      	uxth	r3, r3
 80023a6:	81bb      	strh	r3, [r7, #12]
			//map current ring
			if(Fingers_Status.Ring.Current<1781)
 80023a8:	4b61      	ldr	r3, [pc, #388]	; (8002530 <main+0x2f4>)
 80023aa:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80023ae:	f240 62f4 	movw	r2, #1780	; 0x6f4
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d818      	bhi.n	80023e8 <main+0x1ac>
				current_map[Ring]=((float)(1781-Fingers_Status.Ring.Current)/(1781-1264))*1000;
 80023b6:	4b5e      	ldr	r3, [pc, #376]	; (8002530 <main+0x2f4>)
 80023b8:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80023bc:	f5c3 63de 	rsb	r3, r3, #1776	; 0x6f0
 80023c0:	3305      	adds	r3, #5
 80023c2:	ee07 3a90 	vmov	s15, r3
 80023c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023ca:	eddf 6a62 	vldr	s13, [pc, #392]	; 8002554 <main+0x318>
 80023ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80023d2:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 800254c <main+0x310>
 80023d6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023de:	ee17 3a90 	vmov	r3, s15
 80023e2:	b29b      	uxth	r3, r3
 80023e4:	817b      	strh	r3, [r7, #10]
 80023e6:	e016      	b.n	8002416 <main+0x1da>
			else
				current_map[Ring]=((float)(Fingers_Status.Ring.Current-1781)/(2243-1781))*1000;
 80023e8:	4b51      	ldr	r3, [pc, #324]	; (8002530 <main+0x2f4>)
 80023ea:	f8b3 31e8 	ldrh.w	r3, [r3, #488]	; 0x1e8
 80023ee:	f2a3 63f5 	subw	r3, r3, #1781	; 0x6f5
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023fa:	eddf 6a57 	vldr	s13, [pc, #348]	; 8002558 <main+0x31c>
 80023fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002402:	ed9f 7a52 	vldr	s14, [pc, #328]	; 800254c <main+0x310>
 8002406:	ee67 7a87 	vmul.f32	s15, s15, s14
 800240a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800240e:	ee17 3a90 	vmov	r3, s15
 8002412:	b29b      	uxth	r3, r3
 8002414:	817b      	strh	r3, [r7, #10]
			//map current middle
			if(Fingers_Status.Middle.Current<1750)
 8002416:	4b46      	ldr	r3, [pc, #280]	; (8002530 <main+0x2f4>)
 8002418:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 800241c:	f240 62d5 	movw	r2, #1749	; 0x6d5
 8002420:	4293      	cmp	r3, r2
 8002422:	d818      	bhi.n	8002456 <main+0x21a>
				current_map[Middle]=((float)(1750-Fingers_Status.Middle.Current)/(1750-1290))*1000;
 8002424:	4b42      	ldr	r3, [pc, #264]	; (8002530 <main+0x2f4>)
 8002426:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 800242a:	f5c3 63da 	rsb	r3, r3, #1744	; 0x6d0
 800242e:	3306      	adds	r3, #6
 8002430:	ee07 3a90 	vmov	s15, r3
 8002434:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002438:	eddf 6a48 	vldr	s13, [pc, #288]	; 800255c <main+0x320>
 800243c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002440:	ed9f 7a42 	vldr	s14, [pc, #264]	; 800254c <main+0x310>
 8002444:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002448:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800244c:	ee17 3a90 	vmov	r3, s15
 8002450:	b29b      	uxth	r3, r3
 8002452:	813b      	strh	r3, [r7, #8]
 8002454:	e016      	b.n	8002484 <main+0x248>
			else
				current_map[Middle]=((float)(Fingers_Status.Middle.Current-1750)/(2291-1750))*1000;
 8002456:	4b36      	ldr	r3, [pc, #216]	; (8002530 <main+0x2f4>)
 8002458:	f8b3 3150 	ldrh.w	r3, [r3, #336]	; 0x150
 800245c:	f2a3 63d6 	subw	r3, r3, #1750	; 0x6d6
 8002460:	ee07 3a90 	vmov	s15, r3
 8002464:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002468:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8002560 <main+0x324>
 800246c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002470:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800254c <main+0x310>
 8002474:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002478:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800247c:	ee17 3a90 	vmov	r3, s15
 8002480:	b29b      	uxth	r3, r3
 8002482:	813b      	strh	r3, [r7, #8]
			//map current index
			if(Fingers_Status.Index.Current<1688)
 8002484:	4b2a      	ldr	r3, [pc, #168]	; (8002530 <main+0x2f4>)
 8002486:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 800248a:	f5b3 6fd3 	cmp.w	r3, #1688	; 0x698
 800248e:	d217      	bcs.n	80024c0 <main+0x284>
				current_map[Index]=((float)(1688-Fingers_Status.Index.Current)/(1688-1226))*1000;
 8002490:	4b27      	ldr	r3, [pc, #156]	; (8002530 <main+0x2f4>)
 8002492:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 8002496:	f5c3 63d3 	rsb	r3, r3, #1688	; 0x698
 800249a:	ee07 3a90 	vmov	s15, r3
 800249e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024a2:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8002558 <main+0x31c>
 80024a6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024aa:	ed9f 7a28 	vldr	s14, [pc, #160]	; 800254c <main+0x310>
 80024ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024b6:	ee17 3a90 	vmov	r3, s15
 80024ba:	b29b      	uxth	r3, r3
 80024bc:	80fb      	strh	r3, [r7, #6]
 80024be:	e016      	b.n	80024ee <main+0x2b2>
			else
				current_map[Index]=((float)(Fingers_Status.Index.Current-1688)/(2239-1688))*1000;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <main+0x2f4>)
 80024c2:	f8b3 30b8 	ldrh.w	r3, [r3, #184]	; 0xb8
 80024c6:	f5a3 63d3 	sub.w	r3, r3, #1688	; 0x698
 80024ca:	ee07 3a90 	vmov	s15, r3
 80024ce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024d2:	eddf 6a24 	vldr	s13, [pc, #144]	; 8002564 <main+0x328>
 80024d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80024da:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800254c <main+0x310>
 80024de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80024e6:	ee17 3a90 	vmov	r3, s15
 80024ea:	b29b      	uxth	r3, r3
 80024ec:	80fb      	strh	r3, [r7, #6]
			//map current thumb
			if(Fingers_Status.Thumb.Current<1701)
 80024ee:	4b10      	ldr	r3, [pc, #64]	; (8002530 <main+0x2f4>)
 80024f0:	8c1b      	ldrh	r3, [r3, #32]
 80024f2:	f240 62a4 	movw	r2, #1700	; 0x6a4
 80024f6:	4293      	cmp	r3, r2
 80024f8:	d838      	bhi.n	800256c <main+0x330>
				current_map[Thumb]=((float)(1701-Fingers_Status.Thumb.Current)/(1701-1233))*1000;
 80024fa:	4b0d      	ldr	r3, [pc, #52]	; (8002530 <main+0x2f4>)
 80024fc:	8c1b      	ldrh	r3, [r3, #32]
 80024fe:	f5c3 63d4 	rsb	r3, r3, #1696	; 0x6a0
 8002502:	3305      	adds	r3, #5
 8002504:	ee07 3a90 	vmov	s15, r3
 8002508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800250c:	eddf 6a16 	vldr	s13, [pc, #88]	; 8002568 <main+0x32c>
 8002510:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002514:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800254c <main+0x310>
 8002518:	ee67 7a87 	vmul.f32	s15, s15, s14
 800251c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002520:	ee17 3a90 	vmov	r3, s15
 8002524:	b29b      	uxth	r3, r3
 8002526:	80bb      	strh	r3, [r7, #4]
 8002528:	e036      	b.n	8002598 <main+0x35c>
 800252a:	bf00      	nop
 800252c:	48000800 	.word	0x48000800
 8002530:	200006f0 	.word	0x200006f0
 8002534:	20000788 	.word	0x20000788
 8002538:	20000820 	.word	0x20000820
 800253c:	200008b8 	.word	0x200008b8
 8002540:	20000950 	.word	0x20000950
 8002544:	20000326 	.word	0x20000326
 8002548:	43f20000 	.word	0x43f20000
 800254c:	447a0000 	.word	0x447a0000
 8002550:	44038000 	.word	0x44038000
 8002554:	44014000 	.word	0x44014000
 8002558:	43e70000 	.word	0x43e70000
 800255c:	43e60000 	.word	0x43e60000
 8002560:	44074000 	.word	0x44074000
 8002564:	4409c000 	.word	0x4409c000
 8002568:	43ea0000 	.word	0x43ea0000
			else
				current_map[Thumb]=((float)(Fingers_Status.Thumb.Current-1701)/(2279-1701))*1000;
 800256c:	4b4d      	ldr	r3, [pc, #308]	; (80026a4 <main+0x468>)
 800256e:	8c1b      	ldrh	r3, [r3, #32]
 8002570:	f2a3 63a5 	subw	r3, r3, #1701	; 0x6a5
 8002574:	ee07 3a90 	vmov	s15, r3
 8002578:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800257c:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80026a8 <main+0x46c>
 8002580:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002584:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80026ac <main+0x470>
 8002588:	ee67 7a87 	vmul.f32	s15, s15, s14
 800258c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002590:	ee17 3a90 	vmov	r3, s15
 8002594:	b29b      	uxth	r3, r3
 8002596:	80bb      	strh	r3, [r7, #4]
			sprintf(uartTX,"{CP:%dCR:%dCM:%dCI:%dCT:%d}\n",current_map[Pinky],current_map[Ring],current_map[Middle],current_map[Index],current_map[Thumb]);
 8002598:	89bb      	ldrh	r3, [r7, #12]
 800259a:	4618      	mov	r0, r3
 800259c:	897b      	ldrh	r3, [r7, #10]
 800259e:	461c      	mov	r4, r3
 80025a0:	893b      	ldrh	r3, [r7, #8]
 80025a2:	88fa      	ldrh	r2, [r7, #6]
 80025a4:	88b9      	ldrh	r1, [r7, #4]
 80025a6:	9102      	str	r1, [sp, #8]
 80025a8:	9201      	str	r2, [sp, #4]
 80025aa:	9300      	str	r3, [sp, #0]
 80025ac:	4623      	mov	r3, r4
 80025ae:	4602      	mov	r2, r0
 80025b0:	493f      	ldr	r1, [pc, #252]	; (80026b0 <main+0x474>)
 80025b2:	4840      	ldr	r0, [pc, #256]	; (80026b4 <main+0x478>)
 80025b4:	f009 fe42 	bl	800c23c <siprintf>
//			sprintf(uartTX,"{CP:%dCR:%dCM:%dCI:%dCT:%d}\n",Fingers_Status.Pinky.Current,Fingers_Status.Ring.Current,Fingers_Status.Middle.Current,Fingers_Status.Index.Current,Fingers_Status.Thumb.Current);
			HAL_UART_Transmit(&huart4, (uint8_t*)uartTX, strlen(uartTX), 5);
 80025b8:	483e      	ldr	r0, [pc, #248]	; (80026b4 <main+0x478>)
 80025ba:	f7fd fe59 	bl	8000270 <strlen>
 80025be:	4603      	mov	r3, r0
 80025c0:	b29a      	uxth	r2, r3
 80025c2:	2305      	movs	r3, #5
 80025c4:	493b      	ldr	r1, [pc, #236]	; (80026b4 <main+0x478>)
 80025c6:	483c      	ldr	r0, [pc, #240]	; (80026b8 <main+0x47c>)
 80025c8:	f006 ff96 	bl	80094f8 <HAL_UART_Transmit>
			HAL_Delay(1);
 80025cc:	2001      	movs	r0, #1
 80025ce:	f002 fa71 	bl	8004ab4 <HAL_Delay>
			sprintf(uartTX,"{PP:%dPR:%dPM:%dPI:%dPT:%d}\n",((uint16_t)(Fingers_Status.Pinky.position*100)),((uint16_t)(Fingers_Status.Ring.position*100)),((uint16_t)(Fingers_Status.Middle.position*100)),((uint16_t)(Fingers_Status.Index.position*100)),((uint16_t)(Fingers_Status.Thumb.position*100)));
 80025d2:	4b34      	ldr	r3, [pc, #208]	; (80026a4 <main+0x468>)
 80025d4:	e9d3 019a 	ldrd	r0, r1, [r3, #616]	; 0x268
 80025d8:	f04f 0200 	mov.w	r2, #0
 80025dc:	4b37      	ldr	r3, [pc, #220]	; (80026bc <main+0x480>)
 80025de:	f7fe f80b 	bl	80005f8 <__aeabi_dmul>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fadd 	bl	8000ba8 <__aeabi_d2uiz>
 80025ee:	4603      	mov	r3, r0
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	461e      	mov	r6, r3
 80025f4:	4b2b      	ldr	r3, [pc, #172]	; (80026a4 <main+0x468>)
 80025f6:	e9d3 0174 	ldrd	r0, r1, [r3, #464]	; 0x1d0
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	4b2f      	ldr	r3, [pc, #188]	; (80026bc <main+0x480>)
 8002600:	f7fd fffa 	bl	80005f8 <__aeabi_dmul>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4610      	mov	r0, r2
 800260a:	4619      	mov	r1, r3
 800260c:	f7fe facc 	bl	8000ba8 <__aeabi_d2uiz>
 8002610:	4603      	mov	r3, r0
 8002612:	b29b      	uxth	r3, r3
 8002614:	4698      	mov	r8, r3
 8002616:	4b23      	ldr	r3, [pc, #140]	; (80026a4 <main+0x468>)
 8002618:	e9d3 014e 	ldrd	r0, r1, [r3, #312]	; 0x138
 800261c:	f04f 0200 	mov.w	r2, #0
 8002620:	4b26      	ldr	r3, [pc, #152]	; (80026bc <main+0x480>)
 8002622:	f7fd ffe9 	bl	80005f8 <__aeabi_dmul>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f7fe fabb 	bl	8000ba8 <__aeabi_d2uiz>
 8002632:	4603      	mov	r3, r0
 8002634:	b29b      	uxth	r3, r3
 8002636:	461c      	mov	r4, r3
 8002638:	4b1a      	ldr	r3, [pc, #104]	; (80026a4 <main+0x468>)
 800263a:	e9d3 0128 	ldrd	r0, r1, [r3, #160]	; 0xa0
 800263e:	f04f 0200 	mov.w	r2, #0
 8002642:	4b1e      	ldr	r3, [pc, #120]	; (80026bc <main+0x480>)
 8002644:	f7fd ffd8 	bl	80005f8 <__aeabi_dmul>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4610      	mov	r0, r2
 800264e:	4619      	mov	r1, r3
 8002650:	f7fe faaa 	bl	8000ba8 <__aeabi_d2uiz>
 8002654:	4603      	mov	r3, r0
 8002656:	b29b      	uxth	r3, r3
 8002658:	461d      	mov	r5, r3
 800265a:	4b12      	ldr	r3, [pc, #72]	; (80026a4 <main+0x468>)
 800265c:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8002660:	f04f 0200 	mov.w	r2, #0
 8002664:	4b15      	ldr	r3, [pc, #84]	; (80026bc <main+0x480>)
 8002666:	f7fd ffc7 	bl	80005f8 <__aeabi_dmul>
 800266a:	4602      	mov	r2, r0
 800266c:	460b      	mov	r3, r1
 800266e:	4610      	mov	r0, r2
 8002670:	4619      	mov	r1, r3
 8002672:	f7fe fa99 	bl	8000ba8 <__aeabi_d2uiz>
 8002676:	4603      	mov	r3, r0
 8002678:	b29b      	uxth	r3, r3
 800267a:	9302      	str	r3, [sp, #8]
 800267c:	9501      	str	r5, [sp, #4]
 800267e:	9400      	str	r4, [sp, #0]
 8002680:	4643      	mov	r3, r8
 8002682:	4632      	mov	r2, r6
 8002684:	490e      	ldr	r1, [pc, #56]	; (80026c0 <main+0x484>)
 8002686:	480b      	ldr	r0, [pc, #44]	; (80026b4 <main+0x478>)
 8002688:	f009 fdd8 	bl	800c23c <siprintf>
			HAL_UART_Transmit(&huart4, (uint8_t*)uartTX, strlen(uartTX), 5);
 800268c:	4809      	ldr	r0, [pc, #36]	; (80026b4 <main+0x478>)
 800268e:	f7fd fdef 	bl	8000270 <strlen>
 8002692:	4603      	mov	r3, r0
 8002694:	b29a      	uxth	r2, r3
 8002696:	2305      	movs	r3, #5
 8002698:	4906      	ldr	r1, [pc, #24]	; (80026b4 <main+0x478>)
 800269a:	4807      	ldr	r0, [pc, #28]	; (80026b8 <main+0x47c>)
 800269c:	f006 ff2c 	bl	80094f8 <HAL_UART_Transmit>
		Action_Motor_Video();
 80026a0:	e5f8      	b.n	8002294 <main+0x58>
 80026a2:	bf00      	nop
 80026a4:	200006f0 	.word	0x200006f0
 80026a8:	44108000 	.word	0x44108000
 80026ac:	447a0000 	.word	0x447a0000
 80026b0:	0800ee90 	.word	0x0800ee90
 80026b4:	20000464 	.word	0x20000464
 80026b8:	20000664 	.word	0x20000664
 80026bc:	40590000 	.word	0x40590000
 80026c0:	0800eeb0 	.word	0x0800eeb0

080026c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b096      	sub	sp, #88	; 0x58
 80026c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80026ca:	f107 0314 	add.w	r3, r7, #20
 80026ce:	2244      	movs	r2, #68	; 0x44
 80026d0:	2100      	movs	r1, #0
 80026d2:	4618      	mov	r0, r3
 80026d4:	f009 fe15 	bl	800c302 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80026d8:	463b      	mov	r3, r7
 80026da:	2200      	movs	r2, #0
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	605a      	str	r2, [r3, #4]
 80026e0:	609a      	str	r2, [r3, #8]
 80026e2:	60da      	str	r2, [r3, #12]
 80026e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80026e6:	f44f 7000 	mov.w	r0, #512	; 0x200
 80026ea:	f004 fa87 	bl	8006bfc <HAL_PWREx_ControlVoltageScaling>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80026f4:	f000 f86a 	bl	80027cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80026f8:	2301      	movs	r3, #1
 80026fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80026fc:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002700:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002702:	2302      	movs	r3, #2
 8002704:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002706:	2303      	movs	r3, #3
 8002708:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800270a:	2301      	movs	r3, #1
 800270c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 800270e:	2314      	movs	r3, #20
 8002710:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002712:	2307      	movs	r3, #7
 8002714:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002716:	2302      	movs	r3, #2
 8002718:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800271a:	2302      	movs	r3, #2
 800271c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800271e:	f107 0314 	add.w	r3, r7, #20
 8002722:	4618      	mov	r0, r3
 8002724:	f004 fac0 	bl	8006ca8 <HAL_RCC_OscConfig>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800272e:	f000 f84d 	bl	80027cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002732:	230f      	movs	r3, #15
 8002734:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002736:	2303      	movs	r3, #3
 8002738:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800273a:	2300      	movs	r3, #0
 800273c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800273e:	2300      	movs	r3, #0
 8002740:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002742:	2300      	movs	r3, #0
 8002744:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002746:	463b      	mov	r3, r7
 8002748:	2104      	movs	r1, #4
 800274a:	4618      	mov	r0, r3
 800274c:	f004 fe88 	bl	8007460 <HAL_RCC_ClockConfig>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002756:	f000 f839 	bl	80027cc <Error_Handler>
  }
}
 800275a:	bf00      	nop
 800275c:	3758      	adds	r7, #88	; 0x58
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}

08002762 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8002762:	b580      	push	{r7, lr}
 8002764:	b0a2      	sub	sp, #136	; 0x88
 8002766:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002768:	463b      	mov	r3, r7
 800276a:	2288      	movs	r2, #136	; 0x88
 800276c:	2100      	movs	r1, #0
 800276e:	4618      	mov	r0, r3
 8002770:	f009 fdc7 	bl	800c302 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002774:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002778:	603b      	str	r3, [r7, #0]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 800277a:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800277e:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8002780:	2303      	movs	r3, #3
 8002782:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8002784:	2301      	movs	r3, #1
 8002786:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8002788:	2308      	movs	r3, #8
 800278a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800278c:	2307      	movs	r3, #7
 800278e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8002790:	2302      	movs	r3, #2
 8002792:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV8;
 8002794:	2308      	movs	r3, #8
 8002796:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002798:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800279c:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800279e:	463b      	mov	r3, r7
 80027a0:	4618      	mov	r0, r3
 80027a2:	f005 f881 	bl	80078a8 <HAL_RCCEx_PeriphCLKConfig>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d001      	beq.n	80027b0 <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 80027ac:	f000 f80e 	bl	80027cc <Error_Handler>
  }
}
 80027b0:	bf00      	nop
 80027b2:	3788      	adds	r7, #136	; 0x88
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
	if(htim->Instance==TIM7)
	{
	}
}
 80027c0:	bf00      	nop
 80027c2:	370c      	adds	r7, #12
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80027d0:	b672      	cpsid	i
}
 80027d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80027d4:	e7fe      	b.n	80027d4 <Error_Handler+0x8>
	...

080027d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b082      	sub	sp, #8
 80027dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027de:	4b0f      	ldr	r3, [pc, #60]	; (800281c <HAL_MspInit+0x44>)
 80027e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e2:	4a0e      	ldr	r2, [pc, #56]	; (800281c <HAL_MspInit+0x44>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6613      	str	r3, [r2, #96]	; 0x60
 80027ea:	4b0c      	ldr	r3, [pc, #48]	; (800281c <HAL_MspInit+0x44>)
 80027ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	607b      	str	r3, [r7, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027f6:	4b09      	ldr	r3, [pc, #36]	; (800281c <HAL_MspInit+0x44>)
 80027f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80027fa:	4a08      	ldr	r2, [pc, #32]	; (800281c <HAL_MspInit+0x44>)
 80027fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002800:	6593      	str	r3, [r2, #88]	; 0x58
 8002802:	4b06      	ldr	r3, [pc, #24]	; (800281c <HAL_MspInit+0x44>)
 8002804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002806:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800280a:	603b      	str	r3, [r7, #0]
 800280c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_3);
 800280e:	2004      	movs	r0, #4
 8002810:	f003 fd22 	bl	8006258 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}
 800281c:	40021000 	.word	0x40021000

08002820 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002824:	e7fe      	b.n	8002824 <NMI_Handler+0x4>
	...

08002828 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin,0);
 800282c:	2200      	movs	r2, #0
 800282e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002832:	4802      	ldr	r0, [pc, #8]	; (800283c <HardFault_Handler+0x14>)
 8002834:	f004 f98a 	bl	8006b4c <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002838:	e7fe      	b.n	8002838 <HardFault_Handler+0x10>
 800283a:	bf00      	nop
 800283c:	48000800 	.word	0x48000800

08002840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002844:	e7fe      	b.n	8002844 <MemManage_Handler+0x4>

08002846 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002846:	b480      	push	{r7}
 8002848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800284a:	e7fe      	b.n	800284a <BusFault_Handler+0x4>

0800284c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002850:	e7fe      	b.n	8002850 <UsageFault_Handler+0x4>

08002852 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002852:	b480      	push	{r7}
 8002854:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002856:	bf00      	nop
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800286e:	b480      	push	{r7}
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002880:	f002 f8f8 	bl	8004a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  calibration_counter++;
 8002884:	4b25      	ldr	r3, [pc, #148]	; (800291c <SysTick_Handler+0xa0>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	b29b      	uxth	r3, r3
 800288a:	3301      	adds	r3, #1
 800288c:	b29a      	uxth	r2, r3
 800288e:	4b23      	ldr	r3, [pc, #140]	; (800291c <SysTick_Handler+0xa0>)
 8002890:	801a      	strh	r2, [r3, #0]
  Fingers_Status.Index.Current_Counter++;
 8002892:	4b23      	ldr	r3, [pc, #140]	; (8002920 <SysTick_Handler+0xa4>)
 8002894:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8002898:	b29b      	uxth	r3, r3
 800289a:	3301      	adds	r3, #1
 800289c:	b29a      	uxth	r2, r3
 800289e:	4b20      	ldr	r3, [pc, #128]	; (8002920 <SysTick_Handler+0xa4>)
 80028a0:	f8a3 20bc 	strh.w	r2, [r3, #188]	; 0xbc
  Fingers_Status.Middle.Current_Counter++;
 80028a4:	4b1e      	ldr	r3, [pc, #120]	; (8002920 <SysTick_Handler+0xa4>)
 80028a6:	f8b3 3154 	ldrh.w	r3, [r3, #340]	; 0x154
 80028aa:	b29b      	uxth	r3, r3
 80028ac:	3301      	adds	r3, #1
 80028ae:	b29a      	uxth	r2, r3
 80028b0:	4b1b      	ldr	r3, [pc, #108]	; (8002920 <SysTick_Handler+0xa4>)
 80028b2:	f8a3 2154 	strh.w	r2, [r3, #340]	; 0x154
  Fingers_Status.Pinky.Current_Counter++;
 80028b6:	4b1a      	ldr	r3, [pc, #104]	; (8002920 <SysTick_Handler+0xa4>)
 80028b8:	f8b3 3284 	ldrh.w	r3, [r3, #644]	; 0x284
 80028bc:	b29b      	uxth	r3, r3
 80028be:	3301      	adds	r3, #1
 80028c0:	b29a      	uxth	r2, r3
 80028c2:	4b17      	ldr	r3, [pc, #92]	; (8002920 <SysTick_Handler+0xa4>)
 80028c4:	f8a3 2284 	strh.w	r2, [r3, #644]	; 0x284
  Fingers_Status.Ring.Current_Counter++;
 80028c8:	4b15      	ldr	r3, [pc, #84]	; (8002920 <SysTick_Handler+0xa4>)
 80028ca:	f8b3 31ec 	ldrh.w	r3, [r3, #492]	; 0x1ec
 80028ce:	b29b      	uxth	r3, r3
 80028d0:	3301      	adds	r3, #1
 80028d2:	b29a      	uxth	r2, r3
 80028d4:	4b12      	ldr	r3, [pc, #72]	; (8002920 <SysTick_Handler+0xa4>)
 80028d6:	f8a3 21ec 	strh.w	r2, [r3, #492]	; 0x1ec
  Fingers_Status.Thumb.Current_Counter++;
 80028da:	4b11      	ldr	r3, [pc, #68]	; (8002920 <SysTick_Handler+0xa4>)
 80028dc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80028de:	b29b      	uxth	r3, r3
 80028e0:	3301      	adds	r3, #1
 80028e2:	b29a      	uxth	r2, r3
 80028e4:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <SysTick_Handler+0xa4>)
 80028e6:	849a      	strh	r2, [r3, #36]	; 0x24

  if(control_mode==position_mode &&  EnablePID)
 80028e8:	4b0e      	ldr	r3, [pc, #56]	; (8002924 <SysTick_Handler+0xa8>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b01      	cmp	r3, #1
 80028f0:	d112      	bne.n	8002918 <SysTick_Handler+0x9c>
 80028f2:	4b0d      	ldr	r3, [pc, #52]	; (8002928 <SysTick_Handler+0xac>)
 80028f4:	781b      	ldrb	r3, [r3, #0]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d00e      	beq.n	8002918 <SysTick_Handler+0x9c>
  {
	  PID_Compute(&Fingers_Status.Thumb.PID_Struct);
 80028fa:	480c      	ldr	r0, [pc, #48]	; (800292c <SysTick_Handler+0xb0>)
 80028fc:	f000 fe64 	bl	80035c8 <PID_Compute>
	  PID_Compute(&Fingers_Status.Index.PID_Struct);
 8002900:	480b      	ldr	r0, [pc, #44]	; (8002930 <SysTick_Handler+0xb4>)
 8002902:	f000 fe61 	bl	80035c8 <PID_Compute>
	  PID_Compute(&Fingers_Status.Middle.PID_Struct);
 8002906:	480b      	ldr	r0, [pc, #44]	; (8002934 <SysTick_Handler+0xb8>)
 8002908:	f000 fe5e 	bl	80035c8 <PID_Compute>
	  PID_Compute(&Fingers_Status.Ring.PID_Struct);
 800290c:	480a      	ldr	r0, [pc, #40]	; (8002938 <SysTick_Handler+0xbc>)
 800290e:	f000 fe5b 	bl	80035c8 <PID_Compute>
	  PID_Compute(&Fingers_Status.Pinky.PID_Struct);
 8002912:	480a      	ldr	r0, [pc, #40]	; (800293c <SysTick_Handler+0xc0>)
 8002914:	f000 fe58 	bl	80035c8 <PID_Compute>
  }
  /* USER CODE END SysTick_IRQn 1 */
}
 8002918:	bf00      	nop
 800291a:	bd80      	pop	{r7, pc}
 800291c:	200009f8 	.word	0x200009f8
 8002920:	200006f0 	.word	0x200006f0
 8002924:	20000327 	.word	0x20000327
 8002928:	20000004 	.word	0x20000004
 800292c:	20000718 	.word	0x20000718
 8002930:	200007b0 	.word	0x200007b0
 8002934:	20000848 	.word	0x20000848
 8002938:	200008e0 	.word	0x200008e0
 800293c:	20000978 	.word	0x20000978

08002940 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor4_Encoder1_Pin);
 8002944:	2001      	movs	r0, #1
 8002946:	f004 f933 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800294a:	bf00      	nop
 800294c:	bd80      	pop	{r7, pc}

0800294e <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 800294e:	b580      	push	{r7, lr}
 8002950:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor4_Encoder2_Pin);
 8002952:	2002      	movs	r0, #2
 8002954:	f004 f92c 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8002958:	bf00      	nop
 800295a:	bd80      	pop	{r7, pc}

0800295c <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800295c:	b580      	push	{r7, lr}
 800295e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor5_Encoder1_Pin);
 8002960:	2004      	movs	r0, #4
 8002962:	f004 f925 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8002966:	bf00      	nop
 8002968:	bd80      	pop	{r7, pc}

0800296a <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800296a:	b580      	push	{r7, lr}
 800296c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor3_Encoder2_Pin);
 800296e:	2010      	movs	r0, #16
 8002970:	f004 f91e 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8002974:	bf00      	nop
 8002976:	bd80      	pop	{r7, pc}

08002978 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002978:	b580      	push	{r7, lr}
 800297a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 800297c:	4802      	ldr	r0, [pc, #8]	; (8002988 <DMA1_Channel2_IRQHandler+0x10>)
 800297e:	f003 fe44 	bl	800660a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002982:	bf00      	nop
 8002984:	bd80      	pop	{r7, pc}
 8002986:	bf00      	nop
 8002988:	200003f0 	.word	0x200003f0

0800298c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor3_Encoder1_Pin);
 8002990:	2020      	movs	r0, #32
 8002992:	f004 f90d 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002996:	bf00      	nop
 8002998:	bd80      	pop	{r7, pc}

0800299a <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Motor5_Encoder2_Pin);
 800299e:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80029a2:	f004 f905 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor1_Encoder2_Pin);
 80029a6:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80029aa:	f004 f901 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor1_Encoder1_Pin);
 80029ae:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029b2:	f004 f8fd 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor2_Encoder1_Pin);
 80029b6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80029ba:	f004 f8f9 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Motor2_Encoder2_Pin);
 80029be:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80029c2:	f004 f8f5 	bl	8006bb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80029c6:	bf00      	nop
 80029c8:	bd80      	pop	{r7, pc}
	...

080029cc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 80029cc:	b580      	push	{r7, lr}
 80029ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 80029d0:	4802      	ldr	r0, [pc, #8]	; (80029dc <UART4_IRQHandler+0x10>)
 80029d2:	f006 fe67 	bl	80096a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 80029d6:	bf00      	nop
 80029d8:	bd80      	pop	{r7, pc}
 80029da:	bf00      	nop
 80029dc:	20000664 	.word	0x20000664

080029e0 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80029e4:	4802      	ldr	r0, [pc, #8]	; (80029f0 <TIM7_IRQHandler+0x10>)
 80029e6:	f005 fe41 	bl	800866c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80029ea:	bf00      	nop
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	200005cc 	.word	0x200005cc

080029f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
	return 1;
 80029f8:	2301      	movs	r3, #1
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	46bd      	mov	sp, r7
 80029fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a02:	4770      	bx	lr

08002a04 <_kill>:

int _kill(int pid, int sig)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	6078      	str	r0, [r7, #4]
 8002a0c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002a0e:	f009 fcf3 	bl	800c3f8 <__errno>
 8002a12:	4603      	mov	r3, r0
 8002a14:	2216      	movs	r2, #22
 8002a16:	601a      	str	r2, [r3, #0]
	return -1;
 8002a18:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	3708      	adds	r7, #8
 8002a20:	46bd      	mov	sp, r7
 8002a22:	bd80      	pop	{r7, pc}

08002a24 <_exit>:

void _exit (int status)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b082      	sub	sp, #8
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a30:	6878      	ldr	r0, [r7, #4]
 8002a32:	f7ff ffe7 	bl	8002a04 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002a36:	e7fe      	b.n	8002a36 <_exit+0x12>

08002a38 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b086      	sub	sp, #24
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	60f8      	str	r0, [r7, #12]
 8002a40:	60b9      	str	r1, [r7, #8]
 8002a42:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a44:	2300      	movs	r3, #0
 8002a46:	617b      	str	r3, [r7, #20]
 8002a48:	e00a      	b.n	8002a60 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002a4a:	f3af 8000 	nop.w
 8002a4e:	4601      	mov	r1, r0
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	1c5a      	adds	r2, r3, #1
 8002a54:	60ba      	str	r2, [r7, #8]
 8002a56:	b2ca      	uxtb	r2, r1
 8002a58:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a5a:	697b      	ldr	r3, [r7, #20]
 8002a5c:	3301      	adds	r3, #1
 8002a5e:	617b      	str	r3, [r7, #20]
 8002a60:	697a      	ldr	r2, [r7, #20]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	429a      	cmp	r2, r3
 8002a66:	dbf0      	blt.n	8002a4a <_read+0x12>
	}

return len;
 8002a68:	687b      	ldr	r3, [r7, #4]
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3718      	adds	r7, #24
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	bd80      	pop	{r7, pc}

08002a72 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002a72:	b580      	push	{r7, lr}
 8002a74:	b086      	sub	sp, #24
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	60f8      	str	r0, [r7, #12]
 8002a7a:	60b9      	str	r1, [r7, #8]
 8002a7c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a7e:	2300      	movs	r3, #0
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	e009      	b.n	8002a98 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	1c5a      	adds	r2, r3, #1
 8002a88:	60ba      	str	r2, [r7, #8]
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	3301      	adds	r3, #1
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	697a      	ldr	r2, [r7, #20]
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	dbf1      	blt.n	8002a84 <_write+0x12>
	}
	return len;
 8002aa0:	687b      	ldr	r3, [r7, #4]
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3718      	adds	r7, #24
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}

08002aaa <_close>:

int _close(int file)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b083      	sub	sp, #12
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
	return -1;
 8002ab2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	370c      	adds	r7, #12
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr

08002ac2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002ac2:	b480      	push	{r7}
 8002ac4:	b083      	sub	sp, #12
 8002ac6:	af00      	add	r7, sp, #0
 8002ac8:	6078      	str	r0, [r7, #4]
 8002aca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002ad2:	605a      	str	r2, [r3, #4]
	return 0;
 8002ad4:	2300      	movs	r3, #0
}
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	370c      	adds	r7, #12
 8002ada:	46bd      	mov	sp, r7
 8002adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae0:	4770      	bx	lr

08002ae2 <_isatty>:

int _isatty(int file)
{
 8002ae2:	b480      	push	{r7}
 8002ae4:	b083      	sub	sp, #12
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	6078      	str	r0, [r7, #4]
	return 1;
 8002aea:	2301      	movs	r3, #1
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	370c      	adds	r7, #12
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b085      	sub	sp, #20
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	60f8      	str	r0, [r7, #12]
 8002b00:	60b9      	str	r1, [r7, #8]
 8002b02:	607a      	str	r2, [r7, #4]
	return 0;
 8002b04:	2300      	movs	r3, #0
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3714      	adds	r7, #20
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b10:	4770      	bx	lr
	...

08002b14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002b1c:	4a14      	ldr	r2, [pc, #80]	; (8002b70 <_sbrk+0x5c>)
 8002b1e:	4b15      	ldr	r3, [pc, #84]	; (8002b74 <_sbrk+0x60>)
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002b24:	697b      	ldr	r3, [r7, #20]
 8002b26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002b28:	4b13      	ldr	r3, [pc, #76]	; (8002b78 <_sbrk+0x64>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d102      	bne.n	8002b36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b30:	4b11      	ldr	r3, [pc, #68]	; (8002b78 <_sbrk+0x64>)
 8002b32:	4a12      	ldr	r2, [pc, #72]	; (8002b7c <_sbrk+0x68>)
 8002b34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b36:	4b10      	ldr	r3, [pc, #64]	; (8002b78 <_sbrk+0x64>)
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	693a      	ldr	r2, [r7, #16]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d207      	bcs.n	8002b54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b44:	f009 fc58 	bl	800c3f8 <__errno>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	220c      	movs	r2, #12
 8002b4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b52:	e009      	b.n	8002b68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b54:	4b08      	ldr	r3, [pc, #32]	; (8002b78 <_sbrk+0x64>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b5a:	4b07      	ldr	r3, [pc, #28]	; (8002b78 <_sbrk+0x64>)
 8002b5c:	681a      	ldr	r2, [r3, #0]
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	4413      	add	r3, r2
 8002b62:	4a05      	ldr	r2, [pc, #20]	; (8002b78 <_sbrk+0x64>)
 8002b64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b66:	68fb      	ldr	r3, [r7, #12]
}
 8002b68:	4618      	mov	r0, r3
 8002b6a:	3718      	adds	r7, #24
 8002b6c:	46bd      	mov	sp, r7
 8002b6e:	bd80      	pop	{r7, pc}
 8002b70:	20018000 	.word	0x20018000
 8002b74:	00000400 	.word	0x00000400
 8002b78:	20000498 	.word	0x20000498
 8002b7c:	20000b50 	.word	0x20000b50

08002b80 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002b84:	4b06      	ldr	r3, [pc, #24]	; (8002ba0 <SystemInit+0x20>)
 8002b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b8a:	4a05      	ldr	r2, [pc, #20]	; (8002ba0 <SystemInit+0x20>)
 8002b8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002b90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9c:	4770      	bx	lr
 8002b9e:	bf00      	nop
 8002ba0:	e000ed00 	.word	0xe000ed00

08002ba4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim7;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b096      	sub	sp, #88	; 0x58
 8002ba8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002baa:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002bae:	2200      	movs	r2, #0
 8002bb0:	601a      	str	r2, [r3, #0]
 8002bb2:	605a      	str	r2, [r3, #4]
 8002bb4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002bb6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	605a      	str	r2, [r3, #4]
 8002bc0:	609a      	str	r2, [r3, #8]
 8002bc2:	60da      	str	r2, [r3, #12]
 8002bc4:	611a      	str	r2, [r3, #16]
 8002bc6:	615a      	str	r2, [r3, #20]
 8002bc8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002bca:	1d3b      	adds	r3, r7, #4
 8002bcc:	222c      	movs	r2, #44	; 0x2c
 8002bce:	2100      	movs	r1, #0
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f009 fb96 	bl	800c302 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002bd6:	4b3e      	ldr	r3, [pc, #248]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002bd8:	4a3e      	ldr	r2, [pc, #248]	; (8002cd4 <MX_TIM1_Init+0x130>)
 8002bda:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 24;
 8002bdc:	4b3c      	ldr	r3, [pc, #240]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002bde:	2218      	movs	r2, #24
 8002be0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002be2:	4b3b      	ldr	r3, [pc, #236]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002be4:	2200      	movs	r2, #0
 8002be6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8002be8:	4b39      	ldr	r3, [pc, #228]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002bea:	2263      	movs	r2, #99	; 0x63
 8002bec:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002bee:	4b38      	ldr	r3, [pc, #224]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002bf4:	4b36      	ldr	r3, [pc, #216]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002bfa:	4b35      	ldr	r3, [pc, #212]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002c00:	4833      	ldr	r0, [pc, #204]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002c02:	f005 fbd5 	bl	80083b0 <HAL_TIM_PWM_Init>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002c0c:	f7ff fdde 	bl	80027cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c10:	2300      	movs	r3, #0
 8002c12:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002c14:	2300      	movs	r3, #0
 8002c16:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002c1c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c20:	4619      	mov	r1, r3
 8002c22:	482b      	ldr	r0, [pc, #172]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002c24:	f006 faf6 	bl	8009214 <HAL_TIMEx_MasterConfigSynchronization>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8002c2e:	f7ff fdcd 	bl	80027cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002c32:	2360      	movs	r3, #96	; 0x60
 8002c34:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8002c36:	2300      	movs	r3, #0
 8002c38:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002c42:	2304      	movs	r3, #4
 8002c44:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002c46:	2300      	movs	r3, #0
 8002c48:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002c4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c52:	2200      	movs	r2, #0
 8002c54:	4619      	mov	r1, r3
 8002c56:	481e      	ldr	r0, [pc, #120]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002c58:	f005 fe0a 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002c62:	f7ff fdb3 	bl	80027cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002c66:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4818      	ldr	r0, [pc, #96]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002c70:	f005 fdfe 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_TIM1_Init+0xda>
  {
    Error_Handler();
 8002c7a:	f7ff fda7 	bl	80027cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c86:	2300      	movs	r3, #0
 8002c88:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c92:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c96:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002ca0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ca4:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002caa:	2300      	movs	r3, #0
 8002cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002cae:	1d3b      	adds	r3, r7, #4
 8002cb0:	4619      	mov	r1, r3
 8002cb2:	4807      	ldr	r0, [pc, #28]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002cb4:	f006 fb36 	bl	8009324 <HAL_TIMEx_ConfigBreakDeadTime>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8002cbe:	f7ff fd85 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002cc2:	4803      	ldr	r0, [pc, #12]	; (8002cd0 <MX_TIM1_Init+0x12c>)
 8002cc4:	f000 fa9a 	bl	80031fc <HAL_TIM_MspPostInit>

}
 8002cc8:	bf00      	nop
 8002cca:	3758      	adds	r7, #88	; 0x58
 8002ccc:	46bd      	mov	sp, r7
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	2000049c 	.word	0x2000049c
 8002cd4:	40012c00 	.word	0x40012c00

08002cd8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b08a      	sub	sp, #40	; 0x28
 8002cdc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002cde:	f107 031c 	add.w	r3, r7, #28
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	601a      	str	r2, [r3, #0]
 8002ce6:	605a      	str	r2, [r3, #4]
 8002ce8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002cea:	463b      	mov	r3, r7
 8002cec:	2200      	movs	r2, #0
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	605a      	str	r2, [r3, #4]
 8002cf2:	609a      	str	r2, [r3, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
 8002cf6:	611a      	str	r2, [r3, #16]
 8002cf8:	615a      	str	r2, [r3, #20]
 8002cfa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002cfc:	4b27      	ldr	r3, [pc, #156]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002cfe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002d02:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 24;
 8002d04:	4b25      	ldr	r3, [pc, #148]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d06:	2218      	movs	r2, #24
 8002d08:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d0a:	4b24      	ldr	r3, [pc, #144]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8002d10:	4b22      	ldr	r3, [pc, #136]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d12:	2263      	movs	r2, #99	; 0x63
 8002d14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d16:	4b21      	ldr	r3, [pc, #132]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d1c:	4b1f      	ldr	r3, [pc, #124]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8002d22:	481e      	ldr	r0, [pc, #120]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d24:	f005 fb44 	bl	80083b0 <HAL_TIM_PWM_Init>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d001      	beq.n	8002d32 <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8002d2e:	f7ff fd4d 	bl	80027cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d32:	2300      	movs	r3, #0
 8002d34:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d36:	2300      	movs	r3, #0
 8002d38:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002d3a:	f107 031c 	add.w	r3, r7, #28
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4816      	ldr	r0, [pc, #88]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d42:	f006 fa67 	bl	8009214 <HAL_TIMEx_MasterConfigSynchronization>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d001      	beq.n	8002d50 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8002d4c:	f7ff fd3e 	bl	80027cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002d50:	2360      	movs	r3, #96	; 0x60
 8002d52:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002d54:	2300      	movs	r3, #0
 8002d56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002d58:	2300      	movs	r3, #0
 8002d5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002d5c:	2304      	movs	r3, #4
 8002d5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002d60:	463b      	mov	r3, r7
 8002d62:	2208      	movs	r2, #8
 8002d64:	4619      	mov	r1, r3
 8002d66:	480d      	ldr	r0, [pc, #52]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d68:	f005 fd82 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8002d72:	f7ff fd2b 	bl	80027cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002d76:	463b      	mov	r3, r7
 8002d78:	220c      	movs	r2, #12
 8002d7a:	4619      	mov	r1, r3
 8002d7c:	4807      	ldr	r0, [pc, #28]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d7e:	f005 fd77 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8002d88:	f7ff fd20 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002d8c:	4803      	ldr	r0, [pc, #12]	; (8002d9c <MX_TIM2_Init+0xc4>)
 8002d8e:	f000 fa35 	bl	80031fc <HAL_TIM_MspPostInit>

}
 8002d92:	bf00      	nop
 8002d94:	3728      	adds	r7, #40	; 0x28
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bd80      	pop	{r7, pc}
 8002d9a:	bf00      	nop
 8002d9c:	200004e8 	.word	0x200004e8

08002da0 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08a      	sub	sp, #40	; 0x28
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002da6:	f107 031c 	add.w	r3, r7, #28
 8002daa:	2200      	movs	r2, #0
 8002dac:	601a      	str	r2, [r3, #0]
 8002dae:	605a      	str	r2, [r3, #4]
 8002db0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002db2:	463b      	mov	r3, r7
 8002db4:	2200      	movs	r2, #0
 8002db6:	601a      	str	r2, [r3, #0]
 8002db8:	605a      	str	r2, [r3, #4]
 8002dba:	609a      	str	r2, [r3, #8]
 8002dbc:	60da      	str	r2, [r3, #12]
 8002dbe:	611a      	str	r2, [r3, #16]
 8002dc0:	615a      	str	r2, [r3, #20]
 8002dc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002dc4:	4b26      	ldr	r3, [pc, #152]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002dc6:	4a27      	ldr	r2, [pc, #156]	; (8002e64 <MX_TIM3_Init+0xc4>)
 8002dc8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 24;
 8002dca:	4b25      	ldr	r3, [pc, #148]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002dcc:	2218      	movs	r2, #24
 8002dce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002dd0:	4b23      	ldr	r3, [pc, #140]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002dd2:	2200      	movs	r2, #0
 8002dd4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002dd6:	4b22      	ldr	r3, [pc, #136]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002dd8:	2263      	movs	r2, #99	; 0x63
 8002dda:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ddc:	4b20      	ldr	r3, [pc, #128]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002dde:	2200      	movs	r2, #0
 8002de0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002de2:	4b1f      	ldr	r3, [pc, #124]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002de4:	2200      	movs	r2, #0
 8002de6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002de8:	481d      	ldr	r0, [pc, #116]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002dea:	f005 fae1 	bl	80083b0 <HAL_TIM_PWM_Init>
 8002dee:	4603      	mov	r3, r0
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d001      	beq.n	8002df8 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8002df4:	f7ff fcea 	bl	80027cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e00:	f107 031c 	add.w	r3, r7, #28
 8002e04:	4619      	mov	r1, r3
 8002e06:	4816      	ldr	r0, [pc, #88]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002e08:	f006 fa04 	bl	8009214 <HAL_TIMEx_MasterConfigSynchronization>
 8002e0c:	4603      	mov	r3, r0
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d001      	beq.n	8002e16 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8002e12:	f7ff fcdb 	bl	80027cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e16:	2360      	movs	r3, #96	; 0x60
 8002e18:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002e22:	2304      	movs	r3, #4
 8002e24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e26:	463b      	mov	r3, r7
 8002e28:	2200      	movs	r2, #0
 8002e2a:	4619      	mov	r1, r3
 8002e2c:	480c      	ldr	r0, [pc, #48]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002e2e:	f005 fd1f 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8002e38:	f7ff fcc8 	bl	80027cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002e3c:	463b      	mov	r3, r7
 8002e3e:	2204      	movs	r2, #4
 8002e40:	4619      	mov	r1, r3
 8002e42:	4807      	ldr	r0, [pc, #28]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002e44:	f005 fd14 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8002e4e:	f7ff fcbd 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002e52:	4803      	ldr	r0, [pc, #12]	; (8002e60 <MX_TIM3_Init+0xc0>)
 8002e54:	f000 f9d2 	bl	80031fc <HAL_TIM_MspPostInit>

}
 8002e58:	bf00      	nop
 8002e5a:	3728      	adds	r7, #40	; 0x28
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}
 8002e60:	20000534 	.word	0x20000534
 8002e64:	40000400 	.word	0x40000400

08002e68 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b08a      	sub	sp, #40	; 0x28
 8002e6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e6e:	f107 031c 	add.w	r3, r7, #28
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
 8002e76:	605a      	str	r2, [r3, #4]
 8002e78:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e7a:	463b      	mov	r3, r7
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	601a      	str	r2, [r3, #0]
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	609a      	str	r2, [r3, #8]
 8002e84:	60da      	str	r2, [r3, #12]
 8002e86:	611a      	str	r2, [r3, #16]
 8002e88:	615a      	str	r2, [r3, #20]
 8002e8a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002e8c:	4b26      	ldr	r3, [pc, #152]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002e8e:	4a27      	ldr	r2, [pc, #156]	; (8002f2c <MX_TIM4_Init+0xc4>)
 8002e90:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 24;
 8002e92:	4b25      	ldr	r3, [pc, #148]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002e94:	2218      	movs	r2, #24
 8002e96:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e98:	4b23      	ldr	r3, [pc, #140]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8002e9e:	4b22      	ldr	r3, [pc, #136]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002ea0:	2263      	movs	r2, #99	; 0x63
 8002ea2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ea4:	4b20      	ldr	r3, [pc, #128]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002eaa:	4b1f      	ldr	r3, [pc, #124]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002eb0:	481d      	ldr	r0, [pc, #116]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002eb2:	f005 fa7d 	bl	80083b0 <HAL_TIM_PWM_Init>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d001      	beq.n	8002ec0 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002ebc:	f7ff fc86 	bl	80027cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ec0:	2300      	movs	r3, #0
 8002ec2:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002ec8:	f107 031c 	add.w	r3, r7, #28
 8002ecc:	4619      	mov	r1, r3
 8002ece:	4816      	ldr	r0, [pc, #88]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002ed0:	f006 f9a0 	bl	8009214 <HAL_TIMEx_MasterConfigSynchronization>
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d001      	beq.n	8002ede <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002eda:	f7ff fc77 	bl	80027cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ede:	2360      	movs	r3, #96	; 0x60
 8002ee0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002eea:	2304      	movs	r3, #4
 8002eec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002eee:	463b      	mov	r3, r7
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	480c      	ldr	r0, [pc, #48]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002ef6:	f005 fcbb 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d001      	beq.n	8002f04 <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002f00:	f7ff fc64 	bl	80027cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002f04:	463b      	mov	r3, r7
 8002f06:	2204      	movs	r2, #4
 8002f08:	4619      	mov	r1, r3
 8002f0a:	4807      	ldr	r0, [pc, #28]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002f0c:	f005 fcb0 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8002f10:	4603      	mov	r3, r0
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d001      	beq.n	8002f1a <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 8002f16:	f7ff fc59 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002f1a:	4803      	ldr	r0, [pc, #12]	; (8002f28 <MX_TIM4_Init+0xc0>)
 8002f1c:	f000 f96e 	bl	80031fc <HAL_TIM_MspPostInit>

}
 8002f20:	bf00      	nop
 8002f22:	3728      	adds	r7, #40	; 0x28
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	20000580 	.word	0x20000580
 8002f2c:	40000800 	.word	0x40000800

08002f30 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b084      	sub	sp, #16
 8002f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f36:	1d3b      	adds	r3, r7, #4
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
 8002f3c:	605a      	str	r2, [r3, #4]
 8002f3e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002f40:	4b15      	ldr	r3, [pc, #84]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f42:	4a16      	ldr	r2, [pc, #88]	; (8002f9c <MX_TIM7_Init+0x6c>)
 8002f44:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 800-1;
 8002f46:	4b14      	ldr	r3, [pc, #80]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f48:	f240 321f 	movw	r2, #799	; 0x31f
 8002f4c:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f4e:	4b12      	ldr	r3, [pc, #72]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f50:	2200      	movs	r2, #0
 8002f52:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 8002f54:	4b10      	ldr	r3, [pc, #64]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f56:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002f5a:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f5c:	4b0e      	ldr	r3, [pc, #56]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f5e:	2200      	movs	r2, #0
 8002f60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002f62:	480d      	ldr	r0, [pc, #52]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f64:	f005 f95c 	bl	8008220 <HAL_TIM_Base_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 8002f6e:	f7ff fc2d 	bl	80027cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f72:	2300      	movs	r3, #0
 8002f74:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f76:	2300      	movs	r3, #0
 8002f78:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002f7a:	1d3b      	adds	r3, r7, #4
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	4806      	ldr	r0, [pc, #24]	; (8002f98 <MX_TIM7_Init+0x68>)
 8002f80:	f006 f948 	bl	8009214 <HAL_TIMEx_MasterConfigSynchronization>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 8002f8a:	f7ff fc1f 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8002f8e:	bf00      	nop
 8002f90:	3710      	adds	r7, #16
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	200005cc 	.word	0x200005cc
 8002f9c:	40001400 	.word	0x40001400

08002fa0 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b096      	sub	sp, #88	; 0x58
 8002fa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fa6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]
 8002fae:	605a      	str	r2, [r3, #4]
 8002fb0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002fb2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	605a      	str	r2, [r3, #4]
 8002fbc:	609a      	str	r2, [r3, #8]
 8002fbe:	60da      	str	r2, [r3, #12]
 8002fc0:	611a      	str	r2, [r3, #16]
 8002fc2:	615a      	str	r2, [r3, #20]
 8002fc4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002fc6:	1d3b      	adds	r3, r7, #4
 8002fc8:	222c      	movs	r2, #44	; 0x2c
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f009 f998 	bl	800c302 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002fd2:	4b3e      	ldr	r3, [pc, #248]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002fd4:	4a3e      	ldr	r2, [pc, #248]	; (80030d0 <MX_TIM8_Init+0x130>)
 8002fd6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 24;
 8002fd8:	4b3c      	ldr	r3, [pc, #240]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002fda:	2218      	movs	r2, #24
 8002fdc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002fde:	4b3b      	ldr	r3, [pc, #236]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 99;
 8002fe4:	4b39      	ldr	r3, [pc, #228]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002fe6:	2263      	movs	r2, #99	; 0x63
 8002fe8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002fea:	4b38      	ldr	r3, [pc, #224]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002ff0:	4b36      	ldr	r3, [pc, #216]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ff6:	4b35      	ldr	r3, [pc, #212]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002ffc:	4833      	ldr	r0, [pc, #204]	; (80030cc <MX_TIM8_Init+0x12c>)
 8002ffe:	f005 f9d7 	bl	80083b0 <HAL_TIM_PWM_Init>
 8003002:	4603      	mov	r3, r0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d001      	beq.n	800300c <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8003008:	f7ff fbe0 	bl	80027cc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800300c:	2300      	movs	r3, #0
 800300e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003010:	2300      	movs	r3, #0
 8003012:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003014:	2300      	movs	r3, #0
 8003016:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003018:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800301c:	4619      	mov	r1, r3
 800301e:	482b      	ldr	r0, [pc, #172]	; (80030cc <MX_TIM8_Init+0x12c>)
 8003020:	f006 f8f8 	bl	8009214 <HAL_TIMEx_MasterConfigSynchronization>
 8003024:	4603      	mov	r3, r0
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 800302a:	f7ff fbcf 	bl	80027cc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800302e:	2360      	movs	r3, #96	; 0x60
 8003030:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8003032:	2300      	movs	r3, #0
 8003034:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003036:	2300      	movs	r3, #0
 8003038:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800303a:	2300      	movs	r3, #0
 800303c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 800303e:	2304      	movs	r3, #4
 8003040:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003042:	2300      	movs	r3, #0
 8003044:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003046:	2300      	movs	r3, #0
 8003048:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800304a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800304e:	2200      	movs	r2, #0
 8003050:	4619      	mov	r1, r3
 8003052:	481e      	ldr	r0, [pc, #120]	; (80030cc <MX_TIM8_Init+0x12c>)
 8003054:	f005 fc0c 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 800305e:	f7ff fbb5 	bl	80027cc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003062:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003066:	2204      	movs	r2, #4
 8003068:	4619      	mov	r1, r3
 800306a:	4818      	ldr	r0, [pc, #96]	; (80030cc <MX_TIM8_Init+0x12c>)
 800306c:	f005 fc00 	bl	8008870 <HAL_TIM_PWM_ConfigChannel>
 8003070:	4603      	mov	r3, r0
 8003072:	2b00      	cmp	r3, #0
 8003074:	d001      	beq.n	800307a <MX_TIM8_Init+0xda>
  {
    Error_Handler();
 8003076:	f7ff fba9 	bl	80027cc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800307a:	2300      	movs	r3, #0
 800307c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800307e:	2300      	movs	r3, #0
 8003080:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003082:	2300      	movs	r3, #0
 8003084:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003086:	2300      	movs	r3, #0
 8003088:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800308a:	2300      	movs	r3, #0
 800308c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800308e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003092:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003094:	2300      	movs	r3, #0
 8003096:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8003098:	2300      	movs	r3, #0
 800309a:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800309c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80030a0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80030a2:	2300      	movs	r3, #0
 80030a4:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80030a6:	2300      	movs	r3, #0
 80030a8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80030aa:	1d3b      	adds	r3, r7, #4
 80030ac:	4619      	mov	r1, r3
 80030ae:	4807      	ldr	r0, [pc, #28]	; (80030cc <MX_TIM8_Init+0x12c>)
 80030b0:	f006 f938 	bl	8009324 <HAL_TIMEx_ConfigBreakDeadTime>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 80030ba:	f7ff fb87 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80030be:	4803      	ldr	r0, [pc, #12]	; (80030cc <MX_TIM8_Init+0x12c>)
 80030c0:	f000 f89c 	bl	80031fc <HAL_TIM_MspPostInit>

}
 80030c4:	bf00      	nop
 80030c6:	3758      	adds	r7, #88	; 0x58
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bd80      	pop	{r7, pc}
 80030cc:	20000618 	.word	0x20000618
 80030d0:	40013400 	.word	0x40013400

080030d4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b089      	sub	sp, #36	; 0x24
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	4a2e      	ldr	r2, [pc, #184]	; (800319c <HAL_TIM_PWM_MspInit+0xc8>)
 80030e2:	4293      	cmp	r3, r2
 80030e4:	d10c      	bne.n	8003100 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80030e6:	4b2e      	ldr	r3, [pc, #184]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 80030e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030ea:	4a2d      	ldr	r2, [pc, #180]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 80030ec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80030f0:	6613      	str	r3, [r2, #96]	; 0x60
 80030f2:	4b2b      	ldr	r3, [pc, #172]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 80030f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80030f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80030fa:	61fb      	str	r3, [r7, #28]
 80030fc:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80030fe:	e046      	b.n	800318e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM2)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003108:	d10c      	bne.n	8003124 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800310a:	4b25      	ldr	r3, [pc, #148]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 800310c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800310e:	4a24      	ldr	r2, [pc, #144]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	6593      	str	r3, [r2, #88]	; 0x58
 8003116:	4b22      	ldr	r3, [pc, #136]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003118:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	61bb      	str	r3, [r7, #24]
 8003120:	69bb      	ldr	r3, [r7, #24]
}
 8003122:	e034      	b.n	800318e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM3)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a1e      	ldr	r2, [pc, #120]	; (80031a4 <HAL_TIM_PWM_MspInit+0xd0>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d10c      	bne.n	8003148 <HAL_TIM_PWM_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800312e:	4b1c      	ldr	r3, [pc, #112]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003132:	4a1b      	ldr	r2, [pc, #108]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003134:	f043 0302 	orr.w	r3, r3, #2
 8003138:	6593      	str	r3, [r2, #88]	; 0x58
 800313a:	4b19      	ldr	r3, [pc, #100]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 800313c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800313e:	f003 0302 	and.w	r3, r3, #2
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	697b      	ldr	r3, [r7, #20]
}
 8003146:	e022      	b.n	800318e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM4)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4a16      	ldr	r2, [pc, #88]	; (80031a8 <HAL_TIM_PWM_MspInit+0xd4>)
 800314e:	4293      	cmp	r3, r2
 8003150:	d10c      	bne.n	800316c <HAL_TIM_PWM_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003152:	4b13      	ldr	r3, [pc, #76]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003156:	4a12      	ldr	r2, [pc, #72]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003158:	f043 0304 	orr.w	r3, r3, #4
 800315c:	6593      	str	r3, [r2, #88]	; 0x58
 800315e:	4b10      	ldr	r3, [pc, #64]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003160:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003162:	f003 0304 	and.w	r3, r3, #4
 8003166:	613b      	str	r3, [r7, #16]
 8003168:	693b      	ldr	r3, [r7, #16]
}
 800316a:	e010      	b.n	800318e <HAL_TIM_PWM_MspInit+0xba>
  else if(tim_pwmHandle->Instance==TIM8)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4a0e      	ldr	r2, [pc, #56]	; (80031ac <HAL_TIM_PWM_MspInit+0xd8>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d10b      	bne.n	800318e <HAL_TIM_PWM_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003176:	4b0a      	ldr	r3, [pc, #40]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003178:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800317a:	4a09      	ldr	r2, [pc, #36]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 800317c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003180:	6613      	str	r3, [r2, #96]	; 0x60
 8003182:	4b07      	ldr	r3, [pc, #28]	; (80031a0 <HAL_TIM_PWM_MspInit+0xcc>)
 8003184:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003186:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800318a:	60fb      	str	r3, [r7, #12]
 800318c:	68fb      	ldr	r3, [r7, #12]
}
 800318e:	bf00      	nop
 8003190:	3724      	adds	r7, #36	; 0x24
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40012c00 	.word	0x40012c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40000400 	.word	0x40000400
 80031a8:	40000800 	.word	0x40000800
 80031ac:	40013400 	.word	0x40013400

080031b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	4a0d      	ldr	r2, [pc, #52]	; (80031f4 <HAL_TIM_Base_MspInit+0x44>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d113      	bne.n	80031ea <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80031c2:	4b0d      	ldr	r3, [pc, #52]	; (80031f8 <HAL_TIM_Base_MspInit+0x48>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c6:	4a0c      	ldr	r2, [pc, #48]	; (80031f8 <HAL_TIM_Base_MspInit+0x48>)
 80031c8:	f043 0320 	orr.w	r3, r3, #32
 80031cc:	6593      	str	r3, [r2, #88]	; 0x58
 80031ce:	4b0a      	ldr	r3, [pc, #40]	; (80031f8 <HAL_TIM_Base_MspInit+0x48>)
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d2:	f003 0320 	and.w	r3, r3, #32
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 80031da:	2200      	movs	r2, #0
 80031dc:	2101      	movs	r1, #1
 80031de:	2037      	movs	r0, #55	; 0x37
 80031e0:	f003 f845 	bl	800626e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80031e4:	2037      	movs	r0, #55	; 0x37
 80031e6:	f003 f85e 	bl	80062a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80031ea:	bf00      	nop
 80031ec:	3710      	adds	r7, #16
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	40001400 	.word	0x40001400
 80031f8:	40021000 	.word	0x40021000

080031fc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b08c      	sub	sp, #48	; 0x30
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003204:	f107 031c 	add.w	r3, r7, #28
 8003208:	2200      	movs	r2, #0
 800320a:	601a      	str	r2, [r3, #0]
 800320c:	605a      	str	r2, [r3, #4]
 800320e:	609a      	str	r2, [r3, #8]
 8003210:	60da      	str	r2, [r3, #12]
 8003212:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a56      	ldr	r2, [pc, #344]	; (8003374 <HAL_TIM_MspPostInit+0x178>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d11e      	bne.n	800325c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800321e:	4b56      	ldr	r3, [pc, #344]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 8003220:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003222:	4a55      	ldr	r2, [pc, #340]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 8003224:	f043 0301 	orr.w	r3, r3, #1
 8003228:	64d3      	str	r3, [r2, #76]	; 0x4c
 800322a:	4b53      	ldr	r3, [pc, #332]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 800322c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800322e:	f003 0301 	and.w	r3, r3, #1
 8003232:	61bb      	str	r3, [r7, #24]
 8003234:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = IN2_Motor1_Pin|IN1_Motor1_Pin;
 8003236:	f44f 7340 	mov.w	r3, #768	; 0x300
 800323a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800323c:	2302      	movs	r3, #2
 800323e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003240:	2300      	movs	r3, #0
 8003242:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003244:	2300      	movs	r3, #0
 8003246:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003248:	2301      	movs	r3, #1
 800324a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800324c:	f107 031c 	add.w	r3, r7, #28
 8003250:	4619      	mov	r1, r3
 8003252:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003256:	f003 fab7 	bl	80067c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800325a:	e087      	b.n	800336c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM2)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003264:	d11d      	bne.n	80032a2 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003266:	4b44      	ldr	r3, [pc, #272]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 8003268:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800326a:	4a43      	ldr	r2, [pc, #268]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 800326c:	f043 0302 	orr.w	r3, r3, #2
 8003270:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003272:	4b41      	ldr	r3, [pc, #260]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 8003274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003276:	f003 0302 	and.w	r3, r3, #2
 800327a:	617b      	str	r3, [r7, #20]
 800327c:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = IN1_Motor3_Pin|IN2_Motor3_Pin;
 800327e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003282:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003284:	2302      	movs	r3, #2
 8003286:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003288:	2300      	movs	r3, #0
 800328a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800328c:	2300      	movs	r3, #0
 800328e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003290:	2301      	movs	r3, #1
 8003292:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003294:	f107 031c 	add.w	r3, r7, #28
 8003298:	4619      	mov	r1, r3
 800329a:	4838      	ldr	r0, [pc, #224]	; (800337c <HAL_TIM_MspPostInit+0x180>)
 800329c:	f003 fa94 	bl	80067c8 <HAL_GPIO_Init>
}
 80032a0:	e064      	b.n	800336c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM3)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a36      	ldr	r2, [pc, #216]	; (8003380 <HAL_TIM_MspPostInit+0x184>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d11c      	bne.n	80032e6 <HAL_TIM_MspPostInit+0xea>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ac:	4b32      	ldr	r3, [pc, #200]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 80032ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032b0:	4a31      	ldr	r2, [pc, #196]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 80032b2:	f043 0302 	orr.w	r3, r3, #2
 80032b6:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032b8:	4b2f      	ldr	r3, [pc, #188]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 80032ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032bc:	f003 0302 	and.w	r3, r3, #2
 80032c0:	613b      	str	r3, [r7, #16]
 80032c2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = IN2_Motor5_Pin|IN1_Motor5_Pin;
 80032c4:	2330      	movs	r3, #48	; 0x30
 80032c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032c8:	2302      	movs	r3, #2
 80032ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032cc:	2300      	movs	r3, #0
 80032ce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032d0:	2300      	movs	r3, #0
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80032d4:	2302      	movs	r3, #2
 80032d6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032d8:	f107 031c 	add.w	r3, r7, #28
 80032dc:	4619      	mov	r1, r3
 80032de:	4827      	ldr	r0, [pc, #156]	; (800337c <HAL_TIM_MspPostInit+0x180>)
 80032e0:	f003 fa72 	bl	80067c8 <HAL_GPIO_Init>
}
 80032e4:	e042      	b.n	800336c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM4)
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	4a26      	ldr	r2, [pc, #152]	; (8003384 <HAL_TIM_MspPostInit+0x188>)
 80032ec:	4293      	cmp	r3, r2
 80032ee:	d11c      	bne.n	800332a <HAL_TIM_MspPostInit+0x12e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032f0:	4b21      	ldr	r3, [pc, #132]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 80032f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80032f4:	4a20      	ldr	r2, [pc, #128]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 80032f6:	f043 0302 	orr.w	r3, r3, #2
 80032fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80032fc:	4b1e      	ldr	r3, [pc, #120]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 80032fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003300:	f003 0302 	and.w	r3, r3, #2
 8003304:	60fb      	str	r3, [r7, #12]
 8003306:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_Motor4_Pin|IN1_Motor4_Pin;
 8003308:	23c0      	movs	r3, #192	; 0xc0
 800330a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800330c:	2302      	movs	r3, #2
 800330e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003310:	2300      	movs	r3, #0
 8003312:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003314:	2300      	movs	r3, #0
 8003316:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003318:	2302      	movs	r3, #2
 800331a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800331c:	f107 031c 	add.w	r3, r7, #28
 8003320:	4619      	mov	r1, r3
 8003322:	4816      	ldr	r0, [pc, #88]	; (800337c <HAL_TIM_MspPostInit+0x180>)
 8003324:	f003 fa50 	bl	80067c8 <HAL_GPIO_Init>
}
 8003328:	e020      	b.n	800336c <HAL_TIM_MspPostInit+0x170>
  else if(timHandle->Instance==TIM8)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4a16      	ldr	r2, [pc, #88]	; (8003388 <HAL_TIM_MspPostInit+0x18c>)
 8003330:	4293      	cmp	r3, r2
 8003332:	d11b      	bne.n	800336c <HAL_TIM_MspPostInit+0x170>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003334:	4b10      	ldr	r3, [pc, #64]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 8003336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003338:	4a0f      	ldr	r2, [pc, #60]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 800333a:	f043 0304 	orr.w	r3, r3, #4
 800333e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003340:	4b0d      	ldr	r3, [pc, #52]	; (8003378 <HAL_TIM_MspPostInit+0x17c>)
 8003342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003344:	f003 0304 	and.w	r3, r3, #4
 8003348:	60bb      	str	r3, [r7, #8]
 800334a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IN2_Motor2_Pin|IN1_Motor2_Pin;
 800334c:	23c0      	movs	r3, #192	; 0xc0
 800334e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003350:	2302      	movs	r3, #2
 8003352:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003354:	2300      	movs	r3, #0
 8003356:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003358:	2300      	movs	r3, #0
 800335a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800335c:	2303      	movs	r3, #3
 800335e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003360:	f107 031c 	add.w	r3, r7, #28
 8003364:	4619      	mov	r1, r3
 8003366:	4809      	ldr	r0, [pc, #36]	; (800338c <HAL_TIM_MspPostInit+0x190>)
 8003368:	f003 fa2e 	bl	80067c8 <HAL_GPIO_Init>
}
 800336c:	bf00      	nop
 800336e:	3730      	adds	r7, #48	; 0x30
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	40012c00 	.word	0x40012c00
 8003378:	40021000 	.word	0x40021000
 800337c:	48000400 	.word	0x48000400
 8003380:	40000400 	.word	0x40000400
 8003384:	40000800 	.word	0x40000800
 8003388:	40013400 	.word	0x40013400
 800338c:	48000800 	.word	0x48000800

08003390 <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8003394:	4b14      	ldr	r3, [pc, #80]	; (80033e8 <MX_UART4_Init+0x58>)
 8003396:	4a15      	ldr	r2, [pc, #84]	; (80033ec <MX_UART4_Init+0x5c>)
 8003398:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800339a:	4b13      	ldr	r3, [pc, #76]	; (80033e8 <MX_UART4_Init+0x58>)
 800339c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80033a0:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80033a2:	4b11      	ldr	r3, [pc, #68]	; (80033e8 <MX_UART4_Init+0x58>)
 80033a4:	2200      	movs	r2, #0
 80033a6:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80033a8:	4b0f      	ldr	r3, [pc, #60]	; (80033e8 <MX_UART4_Init+0x58>)
 80033aa:	2200      	movs	r2, #0
 80033ac:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80033ae:	4b0e      	ldr	r3, [pc, #56]	; (80033e8 <MX_UART4_Init+0x58>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80033b4:	4b0c      	ldr	r3, [pc, #48]	; (80033e8 <MX_UART4_Init+0x58>)
 80033b6:	220c      	movs	r2, #12
 80033b8:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80033ba:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <MX_UART4_Init+0x58>)
 80033bc:	2200      	movs	r2, #0
 80033be:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80033c0:	4b09      	ldr	r3, [pc, #36]	; (80033e8 <MX_UART4_Init+0x58>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80033c6:	4b08      	ldr	r3, [pc, #32]	; (80033e8 <MX_UART4_Init+0x58>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80033cc:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <MX_UART4_Init+0x58>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80033d2:	4805      	ldr	r0, [pc, #20]	; (80033e8 <MX_UART4_Init+0x58>)
 80033d4:	f006 f842 	bl	800945c <HAL_UART_Init>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d001      	beq.n	80033e2 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 80033de:	f7ff f9f5 	bl	80027cc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	20000664 	.word	0x20000664
 80033ec:	40004c00 	.word	0x40004c00

080033f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80033f0:	b580      	push	{r7, lr}
 80033f2:	b0ac      	sub	sp, #176	; 0xb0
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033f8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]
 8003400:	605a      	str	r2, [r3, #4]
 8003402:	609a      	str	r2, [r3, #8]
 8003404:	60da      	str	r2, [r3, #12]
 8003406:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003408:	f107 0314 	add.w	r3, r7, #20
 800340c:	2288      	movs	r2, #136	; 0x88
 800340e:	2100      	movs	r1, #0
 8003410:	4618      	mov	r0, r3
 8003412:	f008 ff76 	bl	800c302 <memset>
  if(uartHandle->Instance==UART4)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a25      	ldr	r2, [pc, #148]	; (80034b0 <HAL_UART_MspInit+0xc0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d143      	bne.n	80034a8 <HAL_UART_MspInit+0xb8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8003420:	2308      	movs	r3, #8
 8003422:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8003424:	2300      	movs	r3, #0
 8003426:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003428:	f107 0314 	add.w	r3, r7, #20
 800342c:	4618      	mov	r0, r3
 800342e:	f004 fa3b 	bl	80078a8 <HAL_RCCEx_PeriphCLKConfig>
 8003432:	4603      	mov	r3, r0
 8003434:	2b00      	cmp	r3, #0
 8003436:	d001      	beq.n	800343c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003438:	f7ff f9c8 	bl	80027cc <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800343c:	4b1d      	ldr	r3, [pc, #116]	; (80034b4 <HAL_UART_MspInit+0xc4>)
 800343e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003440:	4a1c      	ldr	r2, [pc, #112]	; (80034b4 <HAL_UART_MspInit+0xc4>)
 8003442:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8003446:	6593      	str	r3, [r2, #88]	; 0x58
 8003448:	4b1a      	ldr	r3, [pc, #104]	; (80034b4 <HAL_UART_MspInit+0xc4>)
 800344a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003450:	613b      	str	r3, [r7, #16]
 8003452:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003454:	4b17      	ldr	r3, [pc, #92]	; (80034b4 <HAL_UART_MspInit+0xc4>)
 8003456:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003458:	4a16      	ldr	r2, [pc, #88]	; (80034b4 <HAL_UART_MspInit+0xc4>)
 800345a:	f043 0304 	orr.w	r3, r3, #4
 800345e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003460:	4b14      	ldr	r3, [pc, #80]	; (80034b4 <HAL_UART_MspInit+0xc4>)
 8003462:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003464:	f003 0304 	and.w	r3, r3, #4
 8003468:	60fb      	str	r3, [r7, #12]
 800346a:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800346c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003470:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003474:	2302      	movs	r3, #2
 8003476:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800347a:	2301      	movs	r3, #1
 800347c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003480:	2303      	movs	r3, #3
 8003482:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003486:	2308      	movs	r3, #8
 8003488:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800348c:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8003490:	4619      	mov	r1, r3
 8003492:	4809      	ldr	r0, [pc, #36]	; (80034b8 <HAL_UART_MspInit+0xc8>)
 8003494:	f003 f998 	bl	80067c8 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8003498:	2200      	movs	r2, #0
 800349a:	2100      	movs	r1, #0
 800349c:	2034      	movs	r0, #52	; 0x34
 800349e:	f002 fee6 	bl	800626e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80034a2:	2034      	movs	r0, #52	; 0x34
 80034a4:	f002 feff 	bl	80062a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80034a8:	bf00      	nop
 80034aa:	37b0      	adds	r7, #176	; 0xb0
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40004c00 	.word	0x40004c00
 80034b4:	40021000 	.word	0x40021000
 80034b8:	48000800 	.word	0x48000800

080034bc <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034cc:	6879      	ldr	r1, [r7, #4]
 80034ce:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	uPID->LastInput = *uPID->MyInput;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034da:	6879      	ldr	r1, [r7, #4]
 80034dc:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58

	if (uPID->OutputSum > uPID->OutMax)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80034ec:	f7fd fb14 	bl	8000b18 <__aeabi_dcmpgt>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d006      	beq.n	8003504 <PID_Init+0x48>
	{
		uPID->OutputSum = uPID->OutMax;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80034fc:	6879      	ldr	r1, [r7, #4]
 80034fe:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 8003502:	e011      	b.n	8003528 <PID_Init+0x6c>
	else if (uPID->OutputSum < uPID->OutMin)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003510:	f7fd fae4 	bl	8000adc <__aeabi_dcmplt>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d100      	bne.n	800351c <PID_Init+0x60>
}
 800351a:	e005      	b.n	8003528 <PID_Init+0x6c>
		uPID->OutputSum = uPID->OutMin;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003522:	6879      	ldr	r1, [r7, #4]
 8003524:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8003528:	bf00      	nop
 800352a:	3708      	adds	r7, #8
 800352c:	46bd      	mov	sp, r7
 800352e:	bd80      	pop	{r7, pc}

08003530 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b08a      	sub	sp, #40	; 0x28
 8003534:	af00      	add	r7, sp, #0
 8003536:	6278      	str	r0, [r7, #36]	; 0x24
 8003538:	6239      	str	r1, [r7, #32]
 800353a:	61fa      	str	r2, [r7, #28]
 800353c:	61bb      	str	r3, [r7, #24]
 800353e:	ed87 0b04 	vstr	d0, [r7, #16]
 8003542:	ed87 1b02 	vstr	d1, [r7, #8]
 8003546:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	69fa      	ldr	r2, [r7, #28]
 800354e:	645a      	str	r2, [r3, #68]	; 0x44
	uPID->MyInput    = Input;
 8003550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003552:	6a3a      	ldr	r2, [r7, #32]
 8003554:	641a      	str	r2, [r3, #64]	; 0x40
	uPID->MySetpoint = Setpoint;
 8003556:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003558:	69ba      	ldr	r2, [r7, #24]
 800355a:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 800355c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800355e:	2200      	movs	r2, #0
 8003560:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 8003562:	ed9f 1b15 	vldr	d1, [pc, #84]	; 80035b8 <PID+0x88>
 8003566:	ed9f 0b16 	vldr	d0, [pc, #88]	; 80035c0 <PID+0x90>
 800356a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800356c:	f000 f956 	bl	800381c <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8003570:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003572:	2264      	movs	r2, #100	; 0x64
 8003574:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 8003576:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800357a:	4619      	mov	r1, r3
 800357c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800357e:	f000 fa63 	bl	8003a48 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 8003582:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003586:	4619      	mov	r1, r3
 8003588:	ed97 2b00 	vldr	d2, [r7]
 800358c:	ed97 1b02 	vldr	d1, [r7, #8]
 8003590:	ed97 0b04 	vldr	d0, [r7, #16]
 8003594:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003596:	f000 f9af 	bl	80038f8 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 800359a:	f001 fa7f 	bl	8004a9c <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	1ad2      	subs	r2, r2, r3
 80035a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035a8:	605a      	str	r2, [r3, #4]

}
 80035aa:	bf00      	nop
 80035ac:	3728      	adds	r7, #40	; 0x28
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	f3af 8000 	nop.w
 80035b8:	00000000 	.word	0x00000000
 80035bc:	406fe000 	.word	0x406fe000
	...

080035c8 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80035c8:	b5b0      	push	{r4, r5, r7, lr}
 80035ca:	b08c      	sub	sp, #48	; 0x30
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	785b      	ldrb	r3, [r3, #1]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <PID_Compute+0x14>
	{
		return _FALSE;
 80035d8:	2300      	movs	r3, #0
 80035da:	e0f5      	b.n	80037c8 <PID_Compute+0x200>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80035dc:	f001 fa5e 	bl	8004a9c <HAL_GetTick>
 80035e0:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	6a3a      	ldr	r2, [r7, #32]
 80035f2:	429a      	cmp	r2, r3
 80035f4:	f0c0 80e7 	bcc.w	80037c6 <PID_Compute+0x1fe>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003600:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003608:	e9d3 0100 	ldrd	r0, r1, [r3]
 800360c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003610:	f7fc fe3a 	bl	8000288 <__aeabi_dsub>
 8003614:	4602      	mov	r2, r0
 8003616:	460b      	mov	r3, r1
 8003618:	e9c7 2304 	strd	r2, r3, [r7, #16]
		dInput  = (input - uPID->LastInput);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8003622:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003626:	f7fc fe2f 	bl	8000288 <__aeabi_dsub>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->OutputSum     += (uPID->Ki * error);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800363e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003642:	f7fc ffd9 	bl	80005f8 <__aeabi_dmul>
 8003646:	4602      	mov	r2, r0
 8003648:	460b      	mov	r3, r1
 800364a:	4620      	mov	r0, r4
 800364c:	4629      	mov	r1, r5
 800364e:	f7fc fe1d 	bl	800028c <__adddf3>
 8003652:	4602      	mov	r2, r0
 8003654:	460b      	mov	r3, r1
 8003656:	6879      	ldr	r1, [r7, #4]
 8003658:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d114      	bne.n	800368e <PID_Compute+0xc6>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003670:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003674:	f7fc ffc0 	bl	80005f8 <__aeabi_dmul>
 8003678:	4602      	mov	r2, r0
 800367a:	460b      	mov	r3, r1
 800367c:	4620      	mov	r0, r4
 800367e:	4629      	mov	r1, r5
 8003680:	f7fc fe02 	bl	8000288 <__aeabi_dsub>
 8003684:	4602      	mov	r2, r0
 8003686:	460b      	mov	r3, r1
 8003688:	6879      	ldr	r1, [r7, #4]
 800368a:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}

		if (uPID->OutputSum > uPID->OutMax)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800369a:	f7fd fa3d 	bl	8000b18 <__aeabi_dcmpgt>
 800369e:	4603      	mov	r3, r0
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d006      	beq.n	80036b2 <PID_Compute+0xea>
		{
			uPID->OutputSum = uPID->OutMax;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80036aa:	6879      	ldr	r1, [r7, #4]
 80036ac:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80036b0:	e010      	b.n	80036d4 <PID_Compute+0x10c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80036be:	f7fd fa0d 	bl	8000adc <__aeabi_dcmplt>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <PID_Compute+0x10c>
		{
			uPID->OutputSum = uPID->OutMin;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80036ce:	6879      	ldr	r1, [r7, #4]
 80036d0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00b      	beq.n	80036f4 <PID_Compute+0x12c>
		{
			output = uPID->Kp * error;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80036e2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80036e6:	f7fc ff87 	bl	80005f8 <__aeabi_dmul>
 80036ea:	4602      	mov	r2, r0
 80036ec:	460b      	mov	r3, r1
 80036ee:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 80036f2:	e005      	b.n	8003700 <PID_Compute+0x138>
		}
		else
		{
			output = 0;
 80036f4:	f04f 0200 	mov.w	r2, #0
 80036f8:	f04f 0300 	mov.w	r3, #0
 80036fc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800370c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003710:	f7fc ff72 	bl	80005f8 <__aeabi_dmul>
 8003714:	4602      	mov	r2, r0
 8003716:	460b      	mov	r3, r1
 8003718:	4620      	mov	r0, r4
 800371a:	4629      	mov	r1, r5
 800371c:	f7fc fdb4 	bl	8000288 <__aeabi_dsub>
 8003720:	4602      	mov	r2, r0
 8003722:	460b      	mov	r3, r1
 8003724:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003728:	f7fc fdb0 	bl	800028c <__adddf3>
 800372c:	4602      	mov	r2, r0
 800372e:	460b      	mov	r3, r1
 8003730:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > uPID->OutMax)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800373a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800373e:	f7fd f9eb 	bl	8000b18 <__aeabi_dcmpgt>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d005      	beq.n	8003754 <PID_Compute+0x18c>
		{
			output = uPID->OutMax;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800374e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8003752:	e00e      	b.n	8003772 <PID_Compute+0x1aa>
		}
		else if (output < uPID->OutMin)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800375a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800375e:	f7fd f9bd 	bl	8000adc <__aeabi_dcmplt>
 8003762:	4603      	mov	r3, r0
 8003764:	2b00      	cmp	r3, #0
 8003766:	d004      	beq.n	8003772 <PID_Compute+0x1aa>
		{
			output = uPID->OutMin;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800376e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }

		if(error<0.1&&error>-0.1)
 8003772:	a317      	add	r3, pc, #92	; (adr r3, 80037d0 <PID_Compute+0x208>)
 8003774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003778:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800377c:	f7fd f9ae 	bl	8000adc <__aeabi_dcmplt>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00f      	beq.n	80037a6 <PID_Compute+0x1de>
 8003786:	a314      	add	r3, pc, #80	; (adr r3, 80037d8 <PID_Compute+0x210>)
 8003788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800378c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003790:	f7fd f9c2 	bl	8000b18 <__aeabi_dcmpgt>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d005      	beq.n	80037a6 <PID_Compute+0x1de>
		{
			output=0;
 800379a:	f04f 0200 	mov.w	r2, #0
 800379e:	f04f 0300 	mov.w	r3, #0
 80037a2:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		*uPID->MyOutput = output;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80037aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80037ae:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 80037b2:	6879      	ldr	r1, [r7, #4]
 80037b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037b8:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		uPID->LastTime = now;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80037c0:	605a      	str	r2, [r3, #4]

		return _TRUE;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e000      	b.n	80037c8 <PID_Compute+0x200>

	}
	else
	{
		return _FALSE;
 80037c6:	2300      	movs	r3, #0
	}

}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3730      	adds	r7, #48	; 0x30
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bdb0      	pop	{r4, r5, r7, pc}
 80037d0:	9999999a 	.word	0x9999999a
 80037d4:	3fb99999 	.word	0x3fb99999
 80037d8:	9999999a 	.word	0x9999999a
 80037dc:	bfb99999 	.word	0xbfb99999

080037e0 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
 80037e8:	460b      	mov	r3, r1
 80037ea:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 80037ec:	78fb      	ldrb	r3, [r7, #3]
 80037ee:	2b01      	cmp	r3, #1
 80037f0:	bf0c      	ite	eq
 80037f2:	2301      	moveq	r3, #1
 80037f4:	2300      	movne	r3, #0
 80037f6:	b2db      	uxtb	r3, r3
 80037f8:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 80037fa:	7bfb      	ldrb	r3, [r7, #15]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d006      	beq.n	800380e <PID_SetMode+0x2e>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	785b      	ldrb	r3, [r3, #1]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d102      	bne.n	800380e <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 8003808:	6878      	ldr	r0, [r7, #4]
 800380a:	f7ff fe57 	bl	80034bc <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	7bfa      	ldrb	r2, [r7, #15]
 8003812:	705a      	strb	r2, [r3, #1]

}
 8003814:	bf00      	nop
 8003816:	3710      	adds	r7, #16
 8003818:	46bd      	mov	sp, r7
 800381a:	bd80      	pop	{r7, pc}

0800381c <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b086      	sub	sp, #24
 8003820:	af00      	add	r7, sp, #0
 8003822:	6178      	str	r0, [r7, #20]
 8003824:	ed87 0b02 	vstr	d0, [r7, #8]
 8003828:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 800382c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003830:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003834:	f7fd f966 	bl	8000b04 <__aeabi_dcmpge>
 8003838:	4603      	mov	r3, r0
 800383a:	2b00      	cmp	r3, #0
 800383c:	d158      	bne.n	80038f0 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 800383e:	6979      	ldr	r1, [r7, #20]
 8003840:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003844:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->OutMax = Max;
 8003848:	6979      	ldr	r1, [r7, #20]
 800384a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800384e:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8003852:	697b      	ldr	r3, [r7, #20]
 8003854:	785b      	ldrb	r3, [r3, #1]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d04b      	beq.n	80038f2 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800385a:	697b      	ldr	r3, [r7, #20]
 800385c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800385e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8003868:	f7fd f956 	bl	8000b18 <__aeabi_dcmpgt>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d007      	beq.n	8003882 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 800387c:	e9c1 2300 	strd	r2, r3, [r1]
 8003880:	e012      	b.n	80038a8 <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003886:	e9d3 0100 	ldrd	r0, r1, [r3]
 800388a:	697b      	ldr	r3, [r7, #20]
 800388c:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8003890:	f7fd f924 	bl	8000adc <__aeabi_dcmplt>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d006      	beq.n	80038a8 <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 800389a:	697b      	ldr	r3, [r7, #20]
 800389c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80038a4:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80038b4:	f7fd f930 	bl	8000b18 <__aeabi_dcmpgt>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d006      	beq.n	80038cc <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80038c4:	6979      	ldr	r1, [r7, #20]
 80038c6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80038ca:	e012      	b.n	80038f2 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80038cc:	697b      	ldr	r3, [r7, #20]
 80038ce:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 80038d2:	697b      	ldr	r3, [r7, #20]
 80038d4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80038d8:	f7fd f900 	bl	8000adc <__aeabi_dcmplt>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d007      	beq.n	80038f2 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 80038e2:	697b      	ldr	r3, [r7, #20]
 80038e4:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80038e8:	6979      	ldr	r1, [r7, #20]
 80038ea:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 80038ee:	e000      	b.n	80038f2 <PID_SetOutputLimits+0xd6>
		return;
 80038f0:	bf00      	nop
		}
		else { }

	}

}
 80038f2:	3718      	adds	r7, #24
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}

080038f8 <PID_SetTunings2>:
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
}
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b08a      	sub	sp, #40	; 0x28
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	61f8      	str	r0, [r7, #28]
 8003900:	ed87 0b04 	vstr	d0, [r7, #16]
 8003904:	ed87 1b02 	vstr	d1, [r7, #8]
 8003908:	ed87 2b00 	vstr	d2, [r7]
 800390c:	460b      	mov	r3, r1
 800390e:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8003910:	f04f 0200 	mov.w	r2, #0
 8003914:	f04f 0300 	mov.w	r3, #0
 8003918:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800391c:	f7fd f8de 	bl	8000adc <__aeabi_dcmplt>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	f040 8089 	bne.w	8003a3a <PID_SetTunings2+0x142>
 8003928:	f04f 0200 	mov.w	r2, #0
 800392c:	f04f 0300 	mov.w	r3, #0
 8003930:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003934:	f7fd f8d2 	bl	8000adc <__aeabi_dcmplt>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d17d      	bne.n	8003a3a <PID_SetTunings2+0x142>
 800393e:	f04f 0200 	mov.w	r2, #0
 8003942:	f04f 0300 	mov.w	r3, #0
 8003946:	e9d7 0100 	ldrd	r0, r1, [r7]
 800394a:	f7fd f8c7 	bl	8000adc <__aeabi_dcmplt>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d172      	bne.n	8003a3a <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	7efa      	ldrb	r2, [r7, #27]
 8003958:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 800395a:	7efb      	ldrb	r3, [r7, #27]
 800395c:	2b01      	cmp	r3, #1
 800395e:	bf0c      	ite	eq
 8003960:	2301      	moveq	r3, #1
 8003962:	2300      	movne	r3, #0
 8003964:	b2db      	uxtb	r3, r3
 8003966:	461a      	mov	r2, r3
 8003968:	69fb      	ldr	r3, [r7, #28]
 800396a:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 800396c:	69f9      	ldr	r1, [r7, #28]
 800396e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003972:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 8003976:	69f9      	ldr	r1, [r7, #28]
 8003978:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800397c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 8003980:	69f9      	ldr	r1, [r7, #28]
 8003982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003986:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	689b      	ldr	r3, [r3, #8]
 800398e:	4618      	mov	r0, r3
 8003990:	f7fc fdb8 	bl	8000504 <__aeabi_ui2d>
 8003994:	f04f 0200 	mov.w	r2, #0
 8003998:	4b2a      	ldr	r3, [pc, #168]	; (8003a44 <PID_SetTunings2+0x14c>)
 800399a:	f7fc ff57 	bl	800084c <__aeabi_ddiv>
 800399e:	4602      	mov	r2, r0
 80039a0:	460b      	mov	r3, r1
 80039a2:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 80039a6:	69f9      	ldr	r1, [r7, #28]
 80039a8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80039ac:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 80039b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039b4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80039b8:	f7fc fe1e 	bl	80005f8 <__aeabi_dmul>
 80039bc:	4602      	mov	r2, r0
 80039be:	460b      	mov	r3, r1
 80039c0:	69f9      	ldr	r1, [r7, #28]
 80039c2:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 80039c6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80039ca:	e9d7 0100 	ldrd	r0, r1, [r7]
 80039ce:	f7fc ff3d 	bl	800084c <__aeabi_ddiv>
 80039d2:	4602      	mov	r2, r0
 80039d4:	460b      	mov	r3, r1
 80039d6:	69f9      	ldr	r1, [r7, #28]
 80039d8:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 80039dc:	69fb      	ldr	r3, [r7, #28]
 80039de:	78db      	ldrb	r3, [r3, #3]
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d12b      	bne.n	8003a3c <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80039ea:	f04f 0000 	mov.w	r0, #0
 80039ee:	f04f 0100 	mov.w	r1, #0
 80039f2:	f7fc fc49 	bl	8000288 <__aeabi_dsub>
 80039f6:	4602      	mov	r2, r0
 80039f8:	460b      	mov	r3, r1
 80039fa:	69f9      	ldr	r1, [r7, #28]
 80039fc:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003a06:	f04f 0000 	mov.w	r0, #0
 8003a0a:	f04f 0100 	mov.w	r1, #0
 8003a0e:	f7fc fc3b 	bl	8000288 <__aeabi_dsub>
 8003a12:	4602      	mov	r2, r0
 8003a14:	460b      	mov	r3, r1
 8003a16:	69f9      	ldr	r1, [r7, #28]
 8003a18:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8003a1c:	69fb      	ldr	r3, [r7, #28]
 8003a1e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003a22:	f04f 0000 	mov.w	r0, #0
 8003a26:	f04f 0100 	mov.w	r1, #0
 8003a2a:	f7fc fc2d 	bl	8000288 <__aeabi_dsub>
 8003a2e:	4602      	mov	r2, r0
 8003a30:	460b      	mov	r3, r1
 8003a32:	69f9      	ldr	r1, [r7, #28]
 8003a34:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8003a38:	e000      	b.n	8003a3c <PID_SetTunings2+0x144>
		return;
 8003a3a:	bf00      	nop

	}

}
 8003a3c:	3728      	adds	r7, #40	; 0x28
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	bd80      	pop	{r7, pc}
 8003a42:	bf00      	nop
 8003a44:	408f4000 	.word	0x408f4000

08003a48 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b082      	sub	sp, #8
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
 8003a50:	460b      	mov	r3, r1
 8003a52:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	785b      	ldrb	r3, [r3, #1]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d02e      	beq.n	8003aba <PID_SetControllerDirection+0x72>
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	78db      	ldrb	r3, [r3, #3]
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	429a      	cmp	r2, r3
 8003a64:	d029      	beq.n	8003aba <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003a6c:	f04f 0000 	mov.w	r0, #0
 8003a70:	f04f 0100 	mov.w	r1, #0
 8003a74:	f7fc fc08 	bl	8000288 <__aeabi_dsub>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	460b      	mov	r3, r1
 8003a7c:	6879      	ldr	r1, [r7, #4]
 8003a7e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003a88:	f04f 0000 	mov.w	r0, #0
 8003a8c:	f04f 0100 	mov.w	r1, #0
 8003a90:	f7fc fbfa 	bl	8000288 <__aeabi_dsub>
 8003a94:	4602      	mov	r2, r0
 8003a96:	460b      	mov	r3, r1
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003aa4:	f04f 0000 	mov.w	r0, #0
 8003aa8:	f04f 0100 	mov.w	r1, #0
 8003aac:	f7fc fbec 	bl	8000288 <__aeabi_dsub>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	460b      	mov	r3, r1
 8003ab4:	6879      	ldr	r1, [r7, #4]
 8003ab6:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	}

	uPID->ControllerDirection = Direction;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	70da      	strb	r2, [r3, #3]

}
 8003ac0:	bf00      	nop
 8003ac2:	3708      	adds	r7, #8
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	bd80      	pop	{r7, pc}

08003ac8 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8003ac8:	b5b0      	push	{r4, r5, r7, lr}
 8003aca:	b084      	sub	sp, #16
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
 8003ad0:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	dd2e      	ble.n	8003b36 <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8003ad8:	6838      	ldr	r0, [r7, #0]
 8003ada:	f7fc fd23 	bl	8000524 <__aeabi_i2d>
 8003ade:	4604      	mov	r4, r0
 8003ae0:	460d      	mov	r5, r1
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7fc fd0c 	bl	8000504 <__aeabi_ui2d>
 8003aec:	4602      	mov	r2, r0
 8003aee:	460b      	mov	r3, r1
 8003af0:	4620      	mov	r0, r4
 8003af2:	4629      	mov	r1, r5
 8003af4:	f7fc feaa 	bl	800084c <__aeabi_ddiv>
 8003af8:	4602      	mov	r2, r0
 8003afa:	460b      	mov	r3, r1
 8003afc:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8003b06:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b0a:	f7fc fd75 	bl	80005f8 <__aeabi_dmul>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	460b      	mov	r3, r1
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003b1e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003b22:	f7fc fe93 	bl	800084c <__aeabi_ddiv>
 8003b26:	4602      	mov	r2, r0
 8003b28:	460b      	mov	r3, r1
 8003b2a:	6879      	ldr	r1, [r7, #4]
 8003b2c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8003b30:	683a      	ldr	r2, [r7, #0]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	609a      	str	r2, [r3, #8]

	}

}
 8003b36:	bf00      	nop
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003b40 <Read_Encoder>:
//-------------- function -------------------
/*
 * Read Encoder Signals
 */
void Read_Encoder (Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct)
{
 8003b40:	b580      	push	{r7, lr}
 8003b42:	b082      	sub	sp, #8
 8003b44:	af00      	add	r7, sp, #0
 8003b46:	4603      	mov	r3, r0
 8003b48:	6039      	str	r1, [r7, #0]
 8003b4a:	71fb      	strb	r3, [r7, #7]
	//	_Bool Signal_A;
	//	_Bool Signal_B;
	switch (FingerName) {
 8003b4c:	79fb      	ldrb	r3, [r7, #7]
 8003b4e:	2b04      	cmp	r3, #4
 8003b50:	f200 809b 	bhi.w	8003c8a <Read_Encoder+0x14a>
 8003b54:	a201      	add	r2, pc, #4	; (adr r2, 8003b5c <Read_Encoder+0x1c>)
 8003b56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b5a:	bf00      	nop
 8003b5c:	08003b71 	.word	0x08003b71
 8003b60:	08003bab 	.word	0x08003bab
 8003b64:	08003be1 	.word	0x08003be1
 8003b68:	08003c17 	.word	0x08003c17
 8003b6c:	08003c51 	.word	0x08003c51
	case Thumb:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor5_Encoder1_GPIO_Port,Motor5_Encoder1_Pin);
 8003b70:	2104      	movs	r1, #4
 8003b72:	4884      	ldr	r0, [pc, #528]	; (8003d84 <Read_Encoder+0x244>)
 8003b74:	f002 ffd2 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	bf14      	ite	ne
 8003b7e:	2301      	movne	r3, #1
 8003b80:	2300      	moveq	r3, #0
 8003b82:	b2da      	uxtb	r2, r3
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor5_Encoder2_GPIO_Port,Motor5_Encoder2_Pin);
 8003b8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b8e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003b92:	f002 ffc3 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003b96:	4603      	mov	r3, r0
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	bf14      	ite	ne
 8003b9c:	2301      	movne	r3, #1
 8003b9e:	2300      	moveq	r3, #0
 8003ba0:	b2da      	uxtb	r2, r3
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

		break;
 8003ba8:	e070      	b.n	8003c8c <Read_Encoder+0x14c>
	case Index:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor4_Encoder1_GPIO_Port,Motor4_Encoder1_Pin);
 8003baa:	2101      	movs	r1, #1
 8003bac:	4875      	ldr	r0, [pc, #468]	; (8003d84 <Read_Encoder+0x244>)
 8003bae:	f002 ffb5 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	bf14      	ite	ne
 8003bb8:	2301      	movne	r3, #1
 8003bba:	2300      	moveq	r3, #0
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor4_Encoder2_GPIO_Port,Motor4_Encoder2_Pin);
 8003bc4:	2102      	movs	r1, #2
 8003bc6:	486f      	ldr	r0, [pc, #444]	; (8003d84 <Read_Encoder+0x244>)
 8003bc8:	f002 ffa8 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003bcc:	4603      	mov	r3, r0
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bf14      	ite	ne
 8003bd2:	2301      	movne	r3, #1
 8003bd4:	2300      	moveq	r3, #0
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003bde:	e055      	b.n	8003c8c <Read_Encoder+0x14c>
	case Middle:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor3_Encoder1_GPIO_Port,Motor3_Encoder1_Pin);
 8003be0:	2120      	movs	r1, #32
 8003be2:	4869      	ldr	r0, [pc, #420]	; (8003d88 <Read_Encoder+0x248>)
 8003be4:	f002 ff9a 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	bf14      	ite	ne
 8003bee:	2301      	movne	r3, #1
 8003bf0:	2300      	moveq	r3, #0
 8003bf2:	b2da      	uxtb	r2, r3
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor3_Encoder2_GPIO_Port,Motor3_Encoder2_Pin);
 8003bfa:	2110      	movs	r1, #16
 8003bfc:	4862      	ldr	r0, [pc, #392]	; (8003d88 <Read_Encoder+0x248>)
 8003bfe:	f002 ff8d 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003c02:	4603      	mov	r3, r0
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	bf14      	ite	ne
 8003c08:	2301      	movne	r3, #1
 8003c0a:	2300      	moveq	r3, #0
 8003c0c:	b2da      	uxtb	r2, r3
 8003c0e:	683b      	ldr	r3, [r7, #0]
 8003c10:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003c14:	e03a      	b.n	8003c8c <Read_Encoder+0x14c>
	case Ring:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor2_Encoder1_GPIO_Port,Motor2_Encoder1_Pin);
 8003c16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003c1a:	485a      	ldr	r0, [pc, #360]	; (8003d84 <Read_Encoder+0x244>)
 8003c1c:	f002 ff7e 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003c20:	4603      	mov	r3, r0
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	bf14      	ite	ne
 8003c26:	2301      	movne	r3, #1
 8003c28:	2300      	moveq	r3, #0
 8003c2a:	b2da      	uxtb	r2, r3
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor2_Encoder2_GPIO_Port,Motor2_Encoder2_Pin);
 8003c32:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003c36:	4853      	ldr	r0, [pc, #332]	; (8003d84 <Read_Encoder+0x244>)
 8003c38:	f002 ff70 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	bf14      	ite	ne
 8003c42:	2301      	movne	r3, #1
 8003c44:	2300      	moveq	r3, #0
 8003c46:	b2da      	uxtb	r2, r3
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003c4e:	e01d      	b.n	8003c8c <Read_Encoder+0x14c>
	case Pinky:
		FingerStruct->SignalA=HAL_GPIO_ReadPin(Motor1_Encoder1_GPIO_Port,Motor1_Encoder1_Pin);
 8003c50:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c54:	484b      	ldr	r0, [pc, #300]	; (8003d84 <Read_Encoder+0x244>)
 8003c56:	f002 ff61 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	bf14      	ite	ne
 8003c60:	2301      	movne	r3, #1
 8003c62:	2300      	moveq	r3, #0
 8003c64:	b2da      	uxtb	r2, r3
 8003c66:	683b      	ldr	r3, [r7, #0]
 8003c68:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		FingerStruct->SignalB=HAL_GPIO_ReadPin(Motor1_Encoder2_GPIO_Port,Motor1_Encoder2_Pin);
 8003c6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c70:	4844      	ldr	r0, [pc, #272]	; (8003d84 <Read_Encoder+0x244>)
 8003c72:	f002 ff53 	bl	8006b1c <HAL_GPIO_ReadPin>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	bf14      	ite	ne
 8003c7c:	2301      	movne	r3, #1
 8003c7e:	2300      	moveq	r3, #0
 8003c80:	b2da      	uxtb	r2, r3
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
		break;
 8003c88:	e000      	b.n	8003c8c <Read_Encoder+0x14c>
	default:
		break;
 8003c8a:	bf00      	nop
	}
	if(FingerStruct->SignalA && FingerStruct->SignalB)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d009      	beq.n	8003cac <Read_Encoder+0x16c>
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d003      	beq.n	8003cac <Read_Encoder+0x16c>
		FingerStruct->current_Encoder_State=Ahigh_Bhigh;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	755a      	strb	r2, [r3, #21]
 8003caa:	e028      	b.n	8003cfe <Read_Encoder+0x1be>
	else if (FingerStruct->SignalA && !FingerStruct->SignalB)
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d00c      	beq.n	8003cd2 <Read_Encoder+0x192>
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003cbe:	b2db      	uxtb	r3, r3
 8003cc0:	f083 0301 	eor.w	r3, r3, #1
 8003cc4:	b2db      	uxtb	r3, r3
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d003      	beq.n	8003cd2 <Read_Encoder+0x192>
		FingerStruct->current_Encoder_State=Ahigh_Blow;
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	2204      	movs	r2, #4
 8003cce:	755a      	strb	r2, [r3, #21]
 8003cd0:	e015      	b.n	8003cfe <Read_Encoder+0x1be>
	else if (!FingerStruct->SignalA && FingerStruct->SignalB)
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003cd8:	b2db      	uxtb	r3, r3
 8003cda:	f083 0301 	eor.w	r3, r3, #1
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d009      	beq.n	8003cf8 <Read_Encoder+0x1b8>
 8003ce4:	683b      	ldr	r3, [r7, #0]
 8003ce6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d003      	beq.n	8003cf8 <Read_Encoder+0x1b8>
		FingerStruct->current_Encoder_State=Alow_Bhigh;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	755a      	strb	r2, [r3, #21]
 8003cf6:	e002      	b.n	8003cfe <Read_Encoder+0x1be>
	else
		FingerStruct->current_Encoder_State=Alow_Blow;
 8003cf8:	683b      	ldr	r3, [r7, #0]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	755a      	strb	r2, [r3, #21]
	if(FingerStruct->current_Encoder_State != FingerStruct->Pre_Encoder_State)
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	7d5a      	ldrb	r2, [r3, #21]
 8003d02:	683b      	ldr	r3, [r7, #0]
 8003d04:	7d9b      	ldrb	r3, [r3, #22]
 8003d06:	429a      	cmp	r2, r3
 8003d08:	d038      	beq.n	8003d7c <Read_Encoder+0x23c>
	{
		//if(FingerStruct->Direction==Open)
		//	FingerStruct->Encoder++;
		//else if(FingerStruct->Direction==Close)
		//	FingerStruct->Encoder--;
		if(FingerStruct->Pre_Encoder_State==Ahigh_Blow && FingerStruct->current_Encoder_State==Alow_Blow)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	7d9b      	ldrb	r3, [r3, #22]
 8003d0e:	2b04      	cmp	r3, #4
 8003d10:	d10a      	bne.n	8003d28 <Read_Encoder+0x1e8>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	7d5b      	ldrb	r3, [r3, #21]
 8003d16:	2b01      	cmp	r3, #1
 8003d18:	d106      	bne.n	8003d28 <Read_Encoder+0x1e8>
			FingerStruct->Encoder++;
 8003d1a:	683b      	ldr	r3, [r7, #0]
 8003d1c:	8a1b      	ldrh	r3, [r3, #16]
 8003d1e:	3301      	adds	r3, #1
 8003d20:	b29a      	uxth	r2, r3
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	821a      	strh	r2, [r3, #16]
 8003d26:	e01c      	b.n	8003d62 <Read_Encoder+0x222>
		else if(FingerStruct->Pre_Encoder_State==Alow_Blow && FingerStruct->current_Encoder_State==Ahigh_Blow)
 8003d28:	683b      	ldr	r3, [r7, #0]
 8003d2a:	7d9b      	ldrb	r3, [r3, #22]
 8003d2c:	2b01      	cmp	r3, #1
 8003d2e:	d10a      	bne.n	8003d46 <Read_Encoder+0x206>
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	7d5b      	ldrb	r3, [r3, #21]
 8003d34:	2b04      	cmp	r3, #4
 8003d36:	d106      	bne.n	8003d46 <Read_Encoder+0x206>
			FingerStruct->Encoder--;
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	8a1b      	ldrh	r3, [r3, #16]
 8003d3c:	3b01      	subs	r3, #1
 8003d3e:	b29a      	uxth	r2, r3
 8003d40:	683b      	ldr	r3, [r7, #0]
 8003d42:	821a      	strh	r2, [r3, #16]
 8003d44:	e00d      	b.n	8003d62 <Read_Encoder+0x222>
		else
			FingerStruct->Encoder+=(FingerStruct->Pre_Encoder_State-FingerStruct->current_Encoder_State);
 8003d46:	683b      	ldr	r3, [r7, #0]
 8003d48:	8a1a      	ldrh	r2, [r3, #16]
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	7d9b      	ldrb	r3, [r3, #22]
 8003d4e:	b299      	uxth	r1, r3
 8003d50:	683b      	ldr	r3, [r7, #0]
 8003d52:	7d5b      	ldrb	r3, [r3, #21]
 8003d54:	b29b      	uxth	r3, r3
 8003d56:	1acb      	subs	r3, r1, r3
 8003d58:	b29b      	uxth	r3, r3
 8003d5a:	4413      	add	r3, r2
 8003d5c:	b29a      	uxth	r2, r3
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	821a      	strh	r2, [r3, #16]
		FingerStruct->Pre_Encoder_State=FingerStruct->current_Encoder_State;
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	7d5a      	ldrb	r2, [r3, #21]
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	759a      	strb	r2, [r3, #22]
		if(FingerStruct->Encoder>65000)
 8003d6a:	683b      	ldr	r3, [r7, #0]
 8003d6c:	8a1b      	ldrh	r3, [r3, #16]
 8003d6e:	f64f 52e8 	movw	r2, #65000	; 0xfde8
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d902      	bls.n	8003d7c <Read_Encoder+0x23c>
			FingerStruct->Encoder=0;
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	2200      	movs	r2, #0
 8003d7a:	821a      	strh	r2, [r3, #16]
	}
}
 8003d7c:	bf00      	nop
 8003d7e:	3708      	adds	r7, #8
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	48000400 	.word	0x48000400
 8003d88:	48000800 	.word	0x48000800

08003d8c <SetMotor>:
/*
 * set PWM and direction for each finger
 */
void SetMotor(Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct) {
 8003d8c:	b5b0      	push	{r4, r5, r7, lr}
 8003d8e:	b082      	sub	sp, #8
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	4603      	mov	r3, r0
 8003d94:	6039      	str	r1, [r7, #0]
 8003d96:	71fb      	strb	r3, [r7, #7]
	//	Read_Encoder(FingerStruct, name);
	if(control_mode==speed_mode)
 8003d98:	4ba2      	ldr	r3, [pc, #648]	; (8004024 <SetMotor+0x298>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d13a      	bne.n	8003e18 <SetMotor+0x8c>
	{
		if(FingerStruct->SetPoint>0)
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003da8:	f04f 0200 	mov.w	r2, #0
 8003dac:	f04f 0300 	mov.w	r3, #0
 8003db0:	f7fc feb2 	bl	8000b18 <__aeabi_dcmpgt>
 8003db4:	4603      	mov	r3, r0
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00c      	beq.n	8003dd4 <SetMotor+0x48>
		{
			FingerStruct->speed=FingerStruct->SetPoint;
 8003dba:	683b      	ldr	r3, [r7, #0]
 8003dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dc0:	6839      	ldr	r1, [r7, #0]
 8003dc2:	e9c1 2306 	strd	r2, r3, [r1, #24]
			FingerStruct->Direction_motor=Open;
 8003dc6:	683b      	ldr	r3, [r7, #0]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Open;
 8003dcc:	683b      	ldr	r3, [r7, #0]
 8003dce:	2201      	movs	r2, #1
 8003dd0:	74da      	strb	r2, [r3, #19]
 8003dd2:	e021      	b.n	8003e18 <SetMotor+0x8c>
		}else if(FingerStruct->SetPoint<0)
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003dda:	f04f 0200 	mov.w	r2, #0
 8003dde:	f04f 0300 	mov.w	r3, #0
 8003de2:	f7fc fe7b 	bl	8000adc <__aeabi_dcmplt>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00f      	beq.n	8003e0c <SetMotor+0x80>
		{
			FingerStruct->speed=FingerStruct->SetPoint*(-1);
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003df2:	4614      	mov	r4, r2
 8003df4:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	e9c3 4506 	strd	r4, r5, [r3, #24]
			FingerStruct->Direction_motor=Close;
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2202      	movs	r2, #2
 8003e02:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Close;
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	2202      	movs	r2, #2
 8003e08:	74da      	strb	r2, [r3, #19]
 8003e0a:	e005      	b.n	8003e18 <SetMotor+0x8c>
		}else
		{
			FingerStruct->Direction_motor=Stop;
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Stop;
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	2200      	movs	r2, #0
 8003e16:	74da      	strb	r2, [r3, #19]
		}
	}
	switch (FingerName) {
 8003e18:	79fb      	ldrb	r3, [r7, #7]
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	f200 8193 	bhi.w	8004146 <SetMotor+0x3ba>
 8003e20:	a201      	add	r2, pc, #4	; (adr r2, 8003e28 <SetMotor+0x9c>)
 8003e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e26:	bf00      	nop
 8003e28:	08003e3d 	.word	0x08003e3d
 8003e2c:	08003ed1 	.word	0x08003ed1
 8003e30:	08003f65 	.word	0x08003f65
 8003e34:	08003ff9 	.word	0x08003ff9
 8003e38:	080040b3 	.word	0x080040b3
	case Thumb :
		if ( FingerStruct->Direction_motor== Open) {
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	7c9b      	ldrb	r3, [r3, #18]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d110      	bne.n	8003e66 <SetMotor+0xda>
			htim3.Instance->CCR1 = (uint8_t) FingerStruct->speed;
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003e4a:	4610      	mov	r0, r2
 8003e4c:	4619      	mov	r1, r3
 8003e4e:	f7fc feab 	bl	8000ba8 <__aeabi_d2uiz>
 8003e52:	4603      	mov	r3, r0
 8003e54:	b2da      	uxtb	r2, r3
 8003e56:	4b74      	ldr	r3, [pc, #464]	; (8004028 <SetMotor+0x29c>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 =0;
 8003e5c:	4b72      	ldr	r3, [pc, #456]	; (8004028 <SetMotor+0x29c>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	2200      	movs	r2, #0
 8003e62:	639a      	str	r2, [r3, #56]	; 0x38
 8003e64:	e01c      	b.n	8003ea0 <SetMotor+0x114>
		} else if (FingerStruct->Direction_motor == Close) {
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	7c9b      	ldrb	r3, [r3, #18]
 8003e6a:	2b02      	cmp	r3, #2
 8003e6c:	d110      	bne.n	8003e90 <SetMotor+0x104>
			htim3.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003e74:	4610      	mov	r0, r2
 8003e76:	4619      	mov	r1, r3
 8003e78:	f7fc fe96 	bl	8000ba8 <__aeabi_d2uiz>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	b2da      	uxtb	r2, r3
 8003e80:	4b69      	ldr	r3, [pc, #420]	; (8004028 <SetMotor+0x29c>)
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	639a      	str	r2, [r3, #56]	; 0x38
			htim3.Instance->CCR1 =0;
 8003e86:	4b68      	ldr	r3, [pc, #416]	; (8004028 <SetMotor+0x29c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	635a      	str	r2, [r3, #52]	; 0x34
 8003e8e:	e007      	b.n	8003ea0 <SetMotor+0x114>
		} else {
			htim3.Instance->CCR1 =100;
 8003e90:	4b65      	ldr	r3, [pc, #404]	; (8004028 <SetMotor+0x29c>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	2264      	movs	r2, #100	; 0x64
 8003e96:	635a      	str	r2, [r3, #52]	; 0x34
			htim3.Instance->CCR2 =100;
 8003e98:	4b63      	ldr	r3, [pc, #396]	; (8004028 <SetMotor+0x29c>)
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2264      	movs	r2, #100	; 0x64
 8003e9e:	639a      	str	r2, [r3, #56]	; 0x38
		}
		//calculate position
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Thumb)*100;
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	8a1b      	ldrh	r3, [r3, #16]
 8003ea4:	ee07 3a90 	vmov	s15, r3
 8003ea8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003eac:	eddf 6a5f 	vldr	s13, [pc, #380]	; 800402c <SetMotor+0x2a0>
 8003eb0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003eb4:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 8004030 <SetMotor+0x2a4>
 8003eb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003ebc:	ee17 0a90 	vmov	r0, s15
 8003ec0:	f7fc fb42 	bl	8000548 <__aeabi_f2d>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	460b      	mov	r3, r1
 8003ec8:	6839      	ldr	r1, [r7, #0]
 8003eca:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003ece:	e13b      	b.n	8004148 <SetMotor+0x3bc>
	case Index :
		if ( FingerStruct->Direction_motor== Close) {
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	7c9b      	ldrb	r3, [r3, #18]
 8003ed4:	2b02      	cmp	r3, #2
 8003ed6:	d110      	bne.n	8003efa <SetMotor+0x16e>
			htim4.Instance->CCR1 =(uint8_t)  FingerStruct->speed;
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003ede:	4610      	mov	r0, r2
 8003ee0:	4619      	mov	r1, r3
 8003ee2:	f7fc fe61 	bl	8000ba8 <__aeabi_d2uiz>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	4b52      	ldr	r3, [pc, #328]	; (8004034 <SetMotor+0x2a8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	635a      	str	r2, [r3, #52]	; 0x34
			htim4.Instance->CCR2 =0;
 8003ef0:	4b50      	ldr	r3, [pc, #320]	; (8004034 <SetMotor+0x2a8>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	639a      	str	r2, [r3, #56]	; 0x38
 8003ef8:	e01c      	b.n	8003f34 <SetMotor+0x1a8>
		} else if (FingerStruct->Direction_motor == Open) {
 8003efa:	683b      	ldr	r3, [r7, #0]
 8003efc:	7c9b      	ldrb	r3, [r3, #18]
 8003efe:	2b01      	cmp	r3, #1
 8003f00:	d110      	bne.n	8003f24 <SetMotor+0x198>
			htim4.Instance->CCR2 = (uint8_t) FingerStruct->speed;
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003f08:	4610      	mov	r0, r2
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	f7fc fe4c 	bl	8000ba8 <__aeabi_d2uiz>
 8003f10:	4603      	mov	r3, r0
 8003f12:	b2da      	uxtb	r2, r3
 8003f14:	4b47      	ldr	r3, [pc, #284]	; (8004034 <SetMotor+0x2a8>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	639a      	str	r2, [r3, #56]	; 0x38
			htim4.Instance->CCR1 =0;
 8003f1a:	4b46      	ldr	r3, [pc, #280]	; (8004034 <SetMotor+0x2a8>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	635a      	str	r2, [r3, #52]	; 0x34
 8003f22:	e007      	b.n	8003f34 <SetMotor+0x1a8>
		} else {
			htim4.Instance->CCR1 =100;
 8003f24:	4b43      	ldr	r3, [pc, #268]	; (8004034 <SetMotor+0x2a8>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2264      	movs	r2, #100	; 0x64
 8003f2a:	635a      	str	r2, [r3, #52]	; 0x34
			htim4.Instance->CCR2 =100;
 8003f2c:	4b41      	ldr	r3, [pc, #260]	; (8004034 <SetMotor+0x2a8>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2264      	movs	r2, #100	; 0x64
 8003f32:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Index)*100;
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	8a1b      	ldrh	r3, [r3, #16]
 8003f38:	ee07 3a90 	vmov	s15, r3
 8003f3c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f40:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8004038 <SetMotor+0x2ac>
 8003f44:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f48:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8004030 <SetMotor+0x2a4>
 8003f4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003f50:	ee17 0a90 	vmov	r0, s15
 8003f54:	f7fc faf8 	bl	8000548 <__aeabi_f2d>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	460b      	mov	r3, r1
 8003f5c:	6839      	ldr	r1, [r7, #0]
 8003f5e:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003f62:	e0f1      	b.n	8004148 <SetMotor+0x3bc>
	case Middle :
		if ( FingerStruct->Direction_motor== Close) {
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	7c9b      	ldrb	r3, [r3, #18]
 8003f68:	2b02      	cmp	r3, #2
 8003f6a:	d110      	bne.n	8003f8e <SetMotor+0x202>
			htim2.Instance->CCR4 =(uint8_t)  FingerStruct->speed;
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003f72:	4610      	mov	r0, r2
 8003f74:	4619      	mov	r1, r3
 8003f76:	f7fc fe17 	bl	8000ba8 <__aeabi_d2uiz>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	4b2f      	ldr	r3, [pc, #188]	; (800403c <SetMotor+0x2b0>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	641a      	str	r2, [r3, #64]	; 0x40
			htim2.Instance->CCR3 =0;
 8003f84:	4b2d      	ldr	r3, [pc, #180]	; (800403c <SetMotor+0x2b0>)
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	63da      	str	r2, [r3, #60]	; 0x3c
 8003f8c:	e01c      	b.n	8003fc8 <SetMotor+0x23c>
		} else if (FingerStruct->Direction_motor == Open) {
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	7c9b      	ldrb	r3, [r3, #18]
 8003f92:	2b01      	cmp	r3, #1
 8003f94:	d110      	bne.n	8003fb8 <SetMotor+0x22c>
			htim2.Instance->CCR3 = (uint8_t) FingerStruct->speed;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003f9c:	4610      	mov	r0, r2
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	f7fc fe02 	bl	8000ba8 <__aeabi_d2uiz>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	b2da      	uxtb	r2, r3
 8003fa8:	4b24      	ldr	r3, [pc, #144]	; (800403c <SetMotor+0x2b0>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 =0;
 8003fae:	4b23      	ldr	r3, [pc, #140]	; (800403c <SetMotor+0x2b0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	641a      	str	r2, [r3, #64]	; 0x40
 8003fb6:	e007      	b.n	8003fc8 <SetMotor+0x23c>
		} else {
			htim2.Instance->CCR3 =100;
 8003fb8:	4b20      	ldr	r3, [pc, #128]	; (800403c <SetMotor+0x2b0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2264      	movs	r2, #100	; 0x64
 8003fbe:	63da      	str	r2, [r3, #60]	; 0x3c
			htim2.Instance->CCR4 =100;
 8003fc0:	4b1e      	ldr	r3, [pc, #120]	; (800403c <SetMotor+0x2b0>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	2264      	movs	r2, #100	; 0x64
 8003fc6:	641a      	str	r2, [r3, #64]	; 0x40
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Middle)*100;
 8003fc8:	683b      	ldr	r3, [r7, #0]
 8003fca:	8a1b      	ldrh	r3, [r3, #16]
 8003fcc:	ee07 3a90 	vmov	s15, r3
 8003fd0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003fd4:	eddf 6a1a 	vldr	s13, [pc, #104]	; 8004040 <SetMotor+0x2b4>
 8003fd8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fdc:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8004030 <SetMotor+0x2a4>
 8003fe0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003fe4:	ee17 0a90 	vmov	r0, s15
 8003fe8:	f7fc faae 	bl	8000548 <__aeabi_f2d>
 8003fec:	4602      	mov	r2, r0
 8003fee:	460b      	mov	r3, r1
 8003ff0:	6839      	ldr	r1, [r7, #0]
 8003ff2:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8003ff6:	e0a7      	b.n	8004148 <SetMotor+0x3bc>
	case Ring :
		if ( FingerStruct->Direction_motor== Close) {
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	7c9b      	ldrb	r3, [r3, #18]
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d123      	bne.n	8004048 <SetMotor+0x2bc>
			htim8.Instance->CCR1 = (uint8_t) FingerStruct->speed;
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004006:	4610      	mov	r0, r2
 8004008:	4619      	mov	r1, r3
 800400a:	f7fc fdcd 	bl	8000ba8 <__aeabi_d2uiz>
 800400e:	4603      	mov	r3, r0
 8004010:	b2da      	uxtb	r2, r3
 8004012:	4b0c      	ldr	r3, [pc, #48]	; (8004044 <SetMotor+0x2b8>)
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	635a      	str	r2, [r3, #52]	; 0x34
			htim8.Instance->CCR2 =0;
 8004018:	4b0a      	ldr	r3, [pc, #40]	; (8004044 <SetMotor+0x2b8>)
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	2200      	movs	r2, #0
 800401e:	639a      	str	r2, [r3, #56]	; 0x38
 8004020:	e02f      	b.n	8004082 <SetMotor+0x2f6>
 8004022:	bf00      	nop
 8004024:	20000327 	.word	0x20000327
 8004028:	20000534 	.word	0x20000534
 800402c:	45913800 	.word	0x45913800
 8004030:	42c80000 	.word	0x42c80000
 8004034:	20000580 	.word	0x20000580
 8004038:	46cf0800 	.word	0x46cf0800
 800403c:	200004e8 	.word	0x200004e8
 8004040:	46c99000 	.word	0x46c99000
 8004044:	20000618 	.word	0x20000618
		} else if (FingerStruct->Direction_motor == Open) {
 8004048:	683b      	ldr	r3, [r7, #0]
 800404a:	7c9b      	ldrb	r3, [r3, #18]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d110      	bne.n	8004072 <SetMotor+0x2e6>
			htim8.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004056:	4610      	mov	r0, r2
 8004058:	4619      	mov	r1, r3
 800405a:	f7fc fda5 	bl	8000ba8 <__aeabi_d2uiz>
 800405e:	4603      	mov	r3, r0
 8004060:	b2da      	uxtb	r2, r3
 8004062:	4b3b      	ldr	r3, [pc, #236]	; (8004150 <SetMotor+0x3c4>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	639a      	str	r2, [r3, #56]	; 0x38
			htim8.Instance->CCR1 =0;
 8004068:	4b39      	ldr	r3, [pc, #228]	; (8004150 <SetMotor+0x3c4>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	2200      	movs	r2, #0
 800406e:	635a      	str	r2, [r3, #52]	; 0x34
 8004070:	e007      	b.n	8004082 <SetMotor+0x2f6>
		} else {
			htim8.Instance->CCR1 =100;
 8004072:	4b37      	ldr	r3, [pc, #220]	; (8004150 <SetMotor+0x3c4>)
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2264      	movs	r2, #100	; 0x64
 8004078:	635a      	str	r2, [r3, #52]	; 0x34
			htim8.Instance->CCR2 =100;
 800407a:	4b35      	ldr	r3, [pc, #212]	; (8004150 <SetMotor+0x3c4>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	2264      	movs	r2, #100	; 0x64
 8004080:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Ring)*100;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	8a1b      	ldrh	r3, [r3, #16]
 8004086:	ee07 3a90 	vmov	s15, r3
 800408a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800408e:	eddf 6a31 	vldr	s13, [pc, #196]	; 8004154 <SetMotor+0x3c8>
 8004092:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004096:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8004158 <SetMotor+0x3cc>
 800409a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800409e:	ee17 0a90 	vmov	r0, s15
 80040a2:	f7fc fa51 	bl	8000548 <__aeabi_f2d>
 80040a6:	4602      	mov	r2, r0
 80040a8:	460b      	mov	r3, r1
 80040aa:	6839      	ldr	r1, [r7, #0]
 80040ac:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 80040b0:	e04a      	b.n	8004148 <SetMotor+0x3bc>
	case Pinky :
		if ( FingerStruct->Direction_motor== Close) {
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	7c9b      	ldrb	r3, [r3, #18]
 80040b6:	2b02      	cmp	r3, #2
 80040b8:	d110      	bne.n	80040dc <SetMotor+0x350>
			htim1.Instance->CCR1 =(uint8_t)  FingerStruct->speed;
 80040ba:	683b      	ldr	r3, [r7, #0]
 80040bc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80040c0:	4610      	mov	r0, r2
 80040c2:	4619      	mov	r1, r3
 80040c4:	f7fc fd70 	bl	8000ba8 <__aeabi_d2uiz>
 80040c8:	4603      	mov	r3, r0
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	4b23      	ldr	r3, [pc, #140]	; (800415c <SetMotor+0x3d0>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 =0;
 80040d2:	4b22      	ldr	r3, [pc, #136]	; (800415c <SetMotor+0x3d0>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2200      	movs	r2, #0
 80040d8:	639a      	str	r2, [r3, #56]	; 0x38
 80040da:	e01c      	b.n	8004116 <SetMotor+0x38a>
		} else if (FingerStruct->Direction_motor == Open) {
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	7c9b      	ldrb	r3, [r3, #18]
 80040e0:	2b01      	cmp	r3, #1
 80040e2:	d110      	bne.n	8004106 <SetMotor+0x37a>
			htim1.Instance->CCR2 =(uint8_t)  FingerStruct->speed;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80040ea:	4610      	mov	r0, r2
 80040ec:	4619      	mov	r1, r3
 80040ee:	f7fc fd5b 	bl	8000ba8 <__aeabi_d2uiz>
 80040f2:	4603      	mov	r3, r0
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	4b19      	ldr	r3, [pc, #100]	; (800415c <SetMotor+0x3d0>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	639a      	str	r2, [r3, #56]	; 0x38
			htim1.Instance->CCR1 =0;
 80040fc:	4b17      	ldr	r3, [pc, #92]	; (800415c <SetMotor+0x3d0>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	2200      	movs	r2, #0
 8004102:	635a      	str	r2, [r3, #52]	; 0x34
 8004104:	e007      	b.n	8004116 <SetMotor+0x38a>
		} else {
			htim1.Instance->CCR1 =100;
 8004106:	4b15      	ldr	r3, [pc, #84]	; (800415c <SetMotor+0x3d0>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	2264      	movs	r2, #100	; 0x64
 800410c:	635a      	str	r2, [r3, #52]	; 0x34
			htim1.Instance->CCR2 =100;
 800410e:	4b13      	ldr	r3, [pc, #76]	; (800415c <SetMotor+0x3d0>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2264      	movs	r2, #100	; 0x64
 8004114:	639a      	str	r2, [r3, #56]	; 0x38
		}
		FingerStruct->position=((float)FingerStruct->Encoder/Max_Encoder_Pinky)*100;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	8a1b      	ldrh	r3, [r3, #16]
 800411a:	ee07 3a90 	vmov	s15, r3
 800411e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004122:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8004160 <SetMotor+0x3d4>
 8004126:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800412a:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8004158 <SetMotor+0x3cc>
 800412e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004132:	ee17 0a90 	vmov	r0, s15
 8004136:	f7fc fa07 	bl	8000548 <__aeabi_f2d>
 800413a:	4602      	mov	r2, r0
 800413c:	460b      	mov	r3, r1
 800413e:	6839      	ldr	r1, [r7, #0]
 8004140:	e9c1 2302 	strd	r2, r3, [r1, #8]
		break;
 8004144:	e000      	b.n	8004148 <SetMotor+0x3bc>

	default:

		break;
 8004146:	bf00      	nop
	}
}
 8004148:	bf00      	nop
 800414a:	3708      	adds	r7, #8
 800414c:	46bd      	mov	sp, r7
 800414e:	bdb0      	pop	{r4, r5, r7, pc}
 8004150:	20000618 	.word	0x20000618
 8004154:	46bea000 	.word	0x46bea000
 8004158:	42c80000 	.word	0x42c80000
 800415c:	2000049c 	.word	0x2000049c
 8004160:	46cbe800 	.word	0x46cbe800
 8004164:	00000000 	.word	0x00000000

08004168 <init_motor_controller>:
/*
 * init motor parameter
 */
void init_motor_controller(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b082      	sub	sp, #8
 800416c:	af02      	add	r7, sp, #8
	//-----------|start read data from ADC|---------------
	HAL_ADC_Start_DMA(&hadc2,(uint32_t *) ADCData, 6);
 800416e:	2206      	movs	r2, #6
 8004170:	4979      	ldr	r1, [pc, #484]	; (8004358 <init_motor_controller+0x1f0>)
 8004172:	487a      	ldr	r0, [pc, #488]	; (800435c <init_motor_controller+0x1f4>)
 8004174:	f000 ffe8 	bl	8005148 <HAL_ADC_Start_DMA>
	//---------------|start PWM Timers|-------------------
	//motor5->thumb
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8004178:	2100      	movs	r1, #0
 800417a:	4879      	ldr	r0, [pc, #484]	; (8004360 <init_motor_controller+0x1f8>)
 800417c:	f004 f970 	bl	8008460 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8004180:	2104      	movs	r1, #4
 8004182:	4877      	ldr	r0, [pc, #476]	; (8004360 <init_motor_controller+0x1f8>)
 8004184:	f004 f96c 	bl	8008460 <HAL_TIM_PWM_Start>
	//motor4->index
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8004188:	2100      	movs	r1, #0
 800418a:	4876      	ldr	r0, [pc, #472]	; (8004364 <init_motor_controller+0x1fc>)
 800418c:	f004 f968 	bl	8008460 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8004190:	2104      	movs	r1, #4
 8004192:	4874      	ldr	r0, [pc, #464]	; (8004364 <init_motor_controller+0x1fc>)
 8004194:	f004 f964 	bl	8008460 <HAL_TIM_PWM_Start>
	//motor3->middle
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004198:	2108      	movs	r1, #8
 800419a:	4873      	ldr	r0, [pc, #460]	; (8004368 <init_motor_controller+0x200>)
 800419c:	f004 f960 	bl	8008460 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80041a0:	210c      	movs	r1, #12
 80041a2:	4871      	ldr	r0, [pc, #452]	; (8004368 <init_motor_controller+0x200>)
 80041a4:	f004 f95c 	bl	8008460 <HAL_TIM_PWM_Start>
	//motor2->ring
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1);
 80041a8:	2100      	movs	r1, #0
 80041aa:	4870      	ldr	r0, [pc, #448]	; (800436c <init_motor_controller+0x204>)
 80041ac:	f004 f958 	bl	8008460 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80041b0:	2104      	movs	r1, #4
 80041b2:	486e      	ldr	r0, [pc, #440]	; (800436c <init_motor_controller+0x204>)
 80041b4:	f004 f954 	bl	8008460 <HAL_TIM_PWM_Start>
	//motor1->pinky
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80041b8:	2100      	movs	r1, #0
 80041ba:	486d      	ldr	r0, [pc, #436]	; (8004370 <init_motor_controller+0x208>)
 80041bc:	f004 f950 	bl	8008460 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80041c0:	2104      	movs	r1, #4
 80041c2:	486b      	ldr	r0, [pc, #428]	; (8004370 <init_motor_controller+0x208>)
 80041c4:	f004 f94c 	bl	8008460 <HAL_TIM_PWM_Start>
	//---------------|initialization|----------------------
	HAL_ADC_MspInit(&hadc1);
 80041c8:	486a      	ldr	r0, [pc, #424]	; (8004374 <init_motor_controller+0x20c>)
 80041ca:	f7fd f9c9 	bl	8001560 <HAL_ADC_MspInit>
	HAL_ADC_MspInit(&hadc2);
 80041ce:	4863      	ldr	r0, [pc, #396]	; (800435c <init_motor_controller+0x1f4>)
 80041d0:	f7fd f9c6 	bl	8001560 <HAL_ADC_MspInit>
	HAL_UART_MspInit(&huart4);
 80041d4:	4868      	ldr	r0, [pc, #416]	; (8004378 <init_motor_controller+0x210>)
 80041d6:	f7ff f90b 	bl	80033f0 <HAL_UART_MspInit>
	HAL_UART_Receive_IT(&huart4, &RXuart, 1);
 80041da:	2201      	movs	r2, #1
 80041dc:	4967      	ldr	r1, [pc, #412]	; (800437c <init_motor_controller+0x214>)
 80041de:	4866      	ldr	r0, [pc, #408]	; (8004378 <init_motor_controller+0x210>)
 80041e0:	f005 fa14 	bl	800960c <HAL_UART_Receive_IT>
	HAL_TIM_Base_Start_IT(&htim7);
 80041e4:	4866      	ldr	r0, [pc, #408]	; (8004380 <init_motor_controller+0x218>)
 80041e6:	f004 f873 	bl	80082d0 <HAL_TIM_Base_Start_IT>
	TX_State=idel;
 80041ea:	4b66      	ldr	r3, [pc, #408]	; (8004384 <init_motor_controller+0x21c>)
 80041ec:	2201      	movs	r2, #1
 80041ee:	701a      	strb	r2, [r3, #0]
	control_mode=position_mode;
 80041f0:	4b65      	ldr	r3, [pc, #404]	; (8004388 <init_motor_controller+0x220>)
 80041f2:	2201      	movs	r2, #1
 80041f4:	701a      	strb	r2, [r3, #0]
	//-------------|Configure PID settings|----------------
	//********THUMB
	PID(&Fingers_Status.Thumb.PID_Struct, &Fingers_Status.Thumb.position, &Fingers_Status.Thumb.speed, &Fingers_Status.Thumb.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80041f6:	2300      	movs	r3, #0
 80041f8:	9301      	str	r3, [sp, #4]
 80041fa:	2301      	movs	r3, #1
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	ed9f 2b4e 	vldr	d2, [pc, #312]	; 8004338 <init_motor_controller+0x1d0>
 8004202:	ed9f 1b4f 	vldr	d1, [pc, #316]	; 8004340 <init_motor_controller+0x1d8>
 8004206:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8004348 <init_motor_controller+0x1e0>
 800420a:	4b60      	ldr	r3, [pc, #384]	; (800438c <init_motor_controller+0x224>)
 800420c:	4a60      	ldr	r2, [pc, #384]	; (8004390 <init_motor_controller+0x228>)
 800420e:	4961      	ldr	r1, [pc, #388]	; (8004394 <init_motor_controller+0x22c>)
 8004210:	4861      	ldr	r0, [pc, #388]	; (8004398 <init_motor_controller+0x230>)
 8004212:	f7ff f98d 	bl	8003530 <PID>
	PID_SetMode(&Fingers_Status.Thumb.PID_Struct, _PID_MODE_AUTOMATIC);
 8004216:	2101      	movs	r1, #1
 8004218:	485f      	ldr	r0, [pc, #380]	; (8004398 <init_motor_controller+0x230>)
 800421a:	f7ff fae1 	bl	80037e0 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Thumb.PID_Struct, 1);
 800421e:	2101      	movs	r1, #1
 8004220:	485d      	ldr	r0, [pc, #372]	; (8004398 <init_motor_controller+0x230>)
 8004222:	f7ff fc51 	bl	8003ac8 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Thumb.PID_Struct, 0, 100);
 8004226:	ed9f 1b4a 	vldr	d1, [pc, #296]	; 8004350 <init_motor_controller+0x1e8>
 800422a:	ed9f 0b43 	vldr	d0, [pc, #268]	; 8004338 <init_motor_controller+0x1d0>
 800422e:	485a      	ldr	r0, [pc, #360]	; (8004398 <init_motor_controller+0x230>)
 8004230:	f7ff faf4 	bl	800381c <PID_SetOutputLimits>
	//********INDEX
	PID(&Fingers_Status.Index.PID_Struct, &Fingers_Status.Index.position, &Fingers_Status.Index.speed, &Fingers_Status.Index.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8004234:	2300      	movs	r3, #0
 8004236:	9301      	str	r3, [sp, #4]
 8004238:	2301      	movs	r3, #1
 800423a:	9300      	str	r3, [sp, #0]
 800423c:	ed9f 2b3e 	vldr	d2, [pc, #248]	; 8004338 <init_motor_controller+0x1d0>
 8004240:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 8004340 <init_motor_controller+0x1d8>
 8004244:	ed9f 0b40 	vldr	d0, [pc, #256]	; 8004348 <init_motor_controller+0x1e0>
 8004248:	4b54      	ldr	r3, [pc, #336]	; (800439c <init_motor_controller+0x234>)
 800424a:	4a55      	ldr	r2, [pc, #340]	; (80043a0 <init_motor_controller+0x238>)
 800424c:	4955      	ldr	r1, [pc, #340]	; (80043a4 <init_motor_controller+0x23c>)
 800424e:	4856      	ldr	r0, [pc, #344]	; (80043a8 <init_motor_controller+0x240>)
 8004250:	f7ff f96e 	bl	8003530 <PID>
	PID_SetMode(&Fingers_Status.Index.PID_Struct, _PID_MODE_AUTOMATIC);
 8004254:	2101      	movs	r1, #1
 8004256:	4854      	ldr	r0, [pc, #336]	; (80043a8 <init_motor_controller+0x240>)
 8004258:	f7ff fac2 	bl	80037e0 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Index.PID_Struct, 1);
 800425c:	2101      	movs	r1, #1
 800425e:	4852      	ldr	r0, [pc, #328]	; (80043a8 <init_motor_controller+0x240>)
 8004260:	f7ff fc32 	bl	8003ac8 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Index.PID_Struct, 0, 100);
 8004264:	ed9f 1b3a 	vldr	d1, [pc, #232]	; 8004350 <init_motor_controller+0x1e8>
 8004268:	ed9f 0b33 	vldr	d0, [pc, #204]	; 8004338 <init_motor_controller+0x1d0>
 800426c:	484e      	ldr	r0, [pc, #312]	; (80043a8 <init_motor_controller+0x240>)
 800426e:	f7ff fad5 	bl	800381c <PID_SetOutputLimits>
	//********MIDDLE
	PID(&Fingers_Status.Middle.PID_Struct, &Fingers_Status.Middle.position, &Fingers_Status.Middle.speed, &Fingers_Status.Middle.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 8004272:	2300      	movs	r3, #0
 8004274:	9301      	str	r3, [sp, #4]
 8004276:	2301      	movs	r3, #1
 8004278:	9300      	str	r3, [sp, #0]
 800427a:	ed9f 2b2f 	vldr	d2, [pc, #188]	; 8004338 <init_motor_controller+0x1d0>
 800427e:	ed9f 1b30 	vldr	d1, [pc, #192]	; 8004340 <init_motor_controller+0x1d8>
 8004282:	ed9f 0b31 	vldr	d0, [pc, #196]	; 8004348 <init_motor_controller+0x1e0>
 8004286:	4b49      	ldr	r3, [pc, #292]	; (80043ac <init_motor_controller+0x244>)
 8004288:	4a49      	ldr	r2, [pc, #292]	; (80043b0 <init_motor_controller+0x248>)
 800428a:	494a      	ldr	r1, [pc, #296]	; (80043b4 <init_motor_controller+0x24c>)
 800428c:	484a      	ldr	r0, [pc, #296]	; (80043b8 <init_motor_controller+0x250>)
 800428e:	f7ff f94f 	bl	8003530 <PID>
	PID_SetMode(&Fingers_Status.Middle.PID_Struct, _PID_MODE_AUTOMATIC);
 8004292:	2101      	movs	r1, #1
 8004294:	4848      	ldr	r0, [pc, #288]	; (80043b8 <init_motor_controller+0x250>)
 8004296:	f7ff faa3 	bl	80037e0 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Middle.PID_Struct, 1);
 800429a:	2101      	movs	r1, #1
 800429c:	4846      	ldr	r0, [pc, #280]	; (80043b8 <init_motor_controller+0x250>)
 800429e:	f7ff fc13 	bl	8003ac8 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Middle.PID_Struct, 0, 100);
 80042a2:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 8004350 <init_motor_controller+0x1e8>
 80042a6:	ed9f 0b24 	vldr	d0, [pc, #144]	; 8004338 <init_motor_controller+0x1d0>
 80042aa:	4843      	ldr	r0, [pc, #268]	; (80043b8 <init_motor_controller+0x250>)
 80042ac:	f7ff fab6 	bl	800381c <PID_SetOutputLimits>
	//********RING
	PID(&Fingers_Status.Ring.PID_Struct, &Fingers_Status.Ring.position, &Fingers_Status.Ring.speed, &Fingers_Status.Ring.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80042b0:	2300      	movs	r3, #0
 80042b2:	9301      	str	r3, [sp, #4]
 80042b4:	2301      	movs	r3, #1
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	ed9f 2b1f 	vldr	d2, [pc, #124]	; 8004338 <init_motor_controller+0x1d0>
 80042bc:	ed9f 1b20 	vldr	d1, [pc, #128]	; 8004340 <init_motor_controller+0x1d8>
 80042c0:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8004348 <init_motor_controller+0x1e0>
 80042c4:	4b3d      	ldr	r3, [pc, #244]	; (80043bc <init_motor_controller+0x254>)
 80042c6:	4a3e      	ldr	r2, [pc, #248]	; (80043c0 <init_motor_controller+0x258>)
 80042c8:	493e      	ldr	r1, [pc, #248]	; (80043c4 <init_motor_controller+0x25c>)
 80042ca:	483f      	ldr	r0, [pc, #252]	; (80043c8 <init_motor_controller+0x260>)
 80042cc:	f7ff f930 	bl	8003530 <PID>
	PID_SetMode(&Fingers_Status.Ring.PID_Struct, _PID_MODE_AUTOMATIC);
 80042d0:	2101      	movs	r1, #1
 80042d2:	483d      	ldr	r0, [pc, #244]	; (80043c8 <init_motor_controller+0x260>)
 80042d4:	f7ff fa84 	bl	80037e0 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Ring.PID_Struct, 1);
 80042d8:	2101      	movs	r1, #1
 80042da:	483b      	ldr	r0, [pc, #236]	; (80043c8 <init_motor_controller+0x260>)
 80042dc:	f7ff fbf4 	bl	8003ac8 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Ring.PID_Struct, 0, 100);
 80042e0:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8004350 <init_motor_controller+0x1e8>
 80042e4:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8004338 <init_motor_controller+0x1d0>
 80042e8:	4837      	ldr	r0, [pc, #220]	; (80043c8 <init_motor_controller+0x260>)
 80042ea:	f7ff fa97 	bl	800381c <PID_SetOutputLimits>
	//********PINKY
	PID(&Fingers_Status.Pinky.PID_Struct, &Fingers_Status.Pinky.position, &Fingers_Status.Pinky.speed, &Fingers_Status.Pinky.SetPoint, 1, 3, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80042ee:	2300      	movs	r3, #0
 80042f0:	9301      	str	r3, [sp, #4]
 80042f2:	2301      	movs	r3, #1
 80042f4:	9300      	str	r3, [sp, #0]
 80042f6:	ed9f 2b10 	vldr	d2, [pc, #64]	; 8004338 <init_motor_controller+0x1d0>
 80042fa:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8004340 <init_motor_controller+0x1d8>
 80042fe:	ed9f 0b12 	vldr	d0, [pc, #72]	; 8004348 <init_motor_controller+0x1e0>
 8004302:	4b32      	ldr	r3, [pc, #200]	; (80043cc <init_motor_controller+0x264>)
 8004304:	4a32      	ldr	r2, [pc, #200]	; (80043d0 <init_motor_controller+0x268>)
 8004306:	4933      	ldr	r1, [pc, #204]	; (80043d4 <init_motor_controller+0x26c>)
 8004308:	4833      	ldr	r0, [pc, #204]	; (80043d8 <init_motor_controller+0x270>)
 800430a:	f7ff f911 	bl	8003530 <PID>
	PID_SetMode(&Fingers_Status.Pinky.PID_Struct, _PID_MODE_AUTOMATIC);
 800430e:	2101      	movs	r1, #1
 8004310:	4831      	ldr	r0, [pc, #196]	; (80043d8 <init_motor_controller+0x270>)
 8004312:	f7ff fa65 	bl	80037e0 <PID_SetMode>
	PID_SetSampleTime(&Fingers_Status.Pinky.PID_Struct, 1);
 8004316:	2101      	movs	r1, #1
 8004318:	482f      	ldr	r0, [pc, #188]	; (80043d8 <init_motor_controller+0x270>)
 800431a:	f7ff fbd5 	bl	8003ac8 <PID_SetSampleTime>
	PID_SetOutputLimits(&Fingers_Status.Pinky.PID_Struct, 0, 100);
 800431e:	ed9f 1b0c 	vldr	d1, [pc, #48]	; 8004350 <init_motor_controller+0x1e8>
 8004322:	ed9f 0b05 	vldr	d0, [pc, #20]	; 8004338 <init_motor_controller+0x1d0>
 8004326:	482c      	ldr	r0, [pc, #176]	; (80043d8 <init_motor_controller+0x270>)
 8004328:	f7ff fa78 	bl	800381c <PID_SetOutputLimits>
}
 800432c:	bf00      	nop
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	f3af 8000 	nop.w
	...
 8004344:	40080000 	.word	0x40080000
 8004348:	00000000 	.word	0x00000000
 800434c:	3ff00000 	.word	0x3ff00000
 8004350:	00000000 	.word	0x00000000
 8004354:	40590000 	.word	0x40590000
 8004358:	200009ec 	.word	0x200009ec
 800435c:	2000038c 	.word	0x2000038c
 8004360:	20000534 	.word	0x20000534
 8004364:	20000580 	.word	0x20000580
 8004368:	200004e8 	.word	0x200004e8
 800436c:	20000618 	.word	0x20000618
 8004370:	2000049c 	.word	0x2000049c
 8004374:	20000328 	.word	0x20000328
 8004378:	20000664 	.word	0x20000664
 800437c:	20000324 	.word	0x20000324
 8004380:	200005cc 	.word	0x200005cc
 8004384:	20000325 	.word	0x20000325
 8004388:	20000327 	.word	0x20000327
 800438c:	200006f0 	.word	0x200006f0
 8004390:	20000708 	.word	0x20000708
 8004394:	200006f8 	.word	0x200006f8
 8004398:	20000718 	.word	0x20000718
 800439c:	20000788 	.word	0x20000788
 80043a0:	200007a0 	.word	0x200007a0
 80043a4:	20000790 	.word	0x20000790
 80043a8:	200007b0 	.word	0x200007b0
 80043ac:	20000820 	.word	0x20000820
 80043b0:	20000838 	.word	0x20000838
 80043b4:	20000828 	.word	0x20000828
 80043b8:	20000848 	.word	0x20000848
 80043bc:	200008b8 	.word	0x200008b8
 80043c0:	200008d0 	.word	0x200008d0
 80043c4:	200008c0 	.word	0x200008c0
 80043c8:	200008e0 	.word	0x200008e0
 80043cc:	20000950 	.word	0x20000950
 80043d0:	20000968 	.word	0x20000968
 80043d4:	20000958 	.word	0x20000958
 80043d8:	20000978 	.word	0x20000978

080043dc <Fingers_Calibration>:
/*
 * calibrate all finger just in power up
 */
void Fingers_Calibration(void)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	af00      	add	r7, sp, #0
	//read current until stable
	while(calibration_counter<500)
 80043e0:	e009      	b.n	80043f6 <Fingers_Calibration+0x1a>
	{
		ADC_ReadCurrent_Thumb();
 80043e2:	f7fd faf5 	bl	80019d0 <ADC_ReadCurrent_Thumb>
		ADC_ReadCurrent_Index();
 80043e6:	f7fd fa9b 	bl	8001920 <ADC_ReadCurrent_Index>
		ADC_ReadCurrent_Middle();
 80043ea:	f7fd fa45 	bl	8001878 <ADC_ReadCurrent_Middle>
		ADC_ReadCurrent_Ring();
 80043ee:	f7fd f9eb 	bl	80017c8 <ADC_ReadCurrent_Ring>
		ADC_ReadCurrent_Pinky();
 80043f2:	f7fd f995 	bl	8001720 <ADC_ReadCurrent_Pinky>
	while(calibration_counter<500)
 80043f6:	4b82      	ldr	r3, [pc, #520]	; (8004600 <Fingers_Calibration+0x224>)
 80043f8:	881b      	ldrh	r3, [r3, #0]
 80043fa:	b29b      	uxth	r3, r3
 80043fc:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004400:	d3ef      	bcc.n	80043e2 <Fingers_Calibration+0x6>
	//		SetMotor(Thumb, &Fingers_Status.Thumb);
	//		Fingers_Status.Thumb.Stuck_Finger=0;
	//		Fingers_Status.Thumb.Encoder=Max_Encoder_Thumb;
	//		Fingers_Status.Thumb.SetPoint=100;
	//------------------------------| Index finger |----------------------------------------
	Fingers_Status.Index.Direction_motor=Open;
 8004402:	4b80      	ldr	r3, [pc, #512]	; (8004604 <Fingers_Calibration+0x228>)
 8004404:	2201      	movs	r2, #1
 8004406:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	calibration_counter=0;
 800440a:	4b7d      	ldr	r3, [pc, #500]	; (8004600 <Fingers_Calibration+0x224>)
 800440c:	2200      	movs	r2, #0
 800440e:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Index.Stuck_Finger==0 || calibration_counter<60)
 8004410:	e00b      	b.n	800442a <Fingers_Calibration+0x4e>
	{
		Fingers_Status.Index.speed=60;
 8004412:	497c      	ldr	r1, [pc, #496]	; (8004604 <Fingers_Calibration+0x228>)
 8004414:	f04f 0200 	mov.w	r2, #0
 8004418:	4b7b      	ldr	r3, [pc, #492]	; (8004608 <Fingers_Calibration+0x22c>)
 800441a:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
		SetMotor(Index, &Fingers_Status.Index);
 800441e:	497b      	ldr	r1, [pc, #492]	; (800460c <Fingers_Calibration+0x230>)
 8004420:	2001      	movs	r0, #1
 8004422:	f7ff fcb3 	bl	8003d8c <SetMotor>
		ADC_ReadCurrent_Index();
 8004426:	f7fd fa7b 	bl	8001920 <ADC_ReadCurrent_Index>
	while(Fingers_Status.Index.Stuck_Finger==0 || calibration_counter<60)
 800442a:	4b76      	ldr	r3, [pc, #472]	; (8004604 <Fingers_Calibration+0x228>)
 800442c:	f893 30af 	ldrb.w	r3, [r3, #175]	; 0xaf
 8004430:	f083 0301 	eor.w	r3, r3, #1
 8004434:	b2db      	uxtb	r3, r3
 8004436:	2b00      	cmp	r3, #0
 8004438:	d1eb      	bne.n	8004412 <Fingers_Calibration+0x36>
 800443a:	4b71      	ldr	r3, [pc, #452]	; (8004600 <Fingers_Calibration+0x224>)
 800443c:	881b      	ldrh	r3, [r3, #0]
 800443e:	b29b      	uxth	r3, r3
 8004440:	2b3b      	cmp	r3, #59	; 0x3b
 8004442:	d9e6      	bls.n	8004412 <Fingers_Calibration+0x36>
	}
	Fingers_Status.Index.Direction_motor=Stop;
 8004444:	4b6f      	ldr	r3, [pc, #444]	; (8004604 <Fingers_Calibration+0x228>)
 8004446:	2200      	movs	r2, #0
 8004448:	f883 20aa 	strb.w	r2, [r3, #170]	; 0xaa
	Fingers_Status.Index.speed=0;
 800444c:	496d      	ldr	r1, [pc, #436]	; (8004604 <Fingers_Calibration+0x228>)
 800444e:	f04f 0200 	mov.w	r2, #0
 8004452:	f04f 0300 	mov.w	r3, #0
 8004456:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
	SetMotor(Index, &Fingers_Status.Index);
 800445a:	496c      	ldr	r1, [pc, #432]	; (800460c <Fingers_Calibration+0x230>)
 800445c:	2001      	movs	r0, #1
 800445e:	f7ff fc95 	bl	8003d8c <SetMotor>
	Fingers_Status.Index.Stuck_Finger=0;
 8004462:	4b68      	ldr	r3, [pc, #416]	; (8004604 <Fingers_Calibration+0x228>)
 8004464:	2200      	movs	r2, #0
 8004466:	f883 20af 	strb.w	r2, [r3, #175]	; 0xaf
	Fingers_Status.Index.Encoder=Max_Encoder_Index;
 800446a:	4b66      	ldr	r3, [pc, #408]	; (8004604 <Fingers_Calibration+0x228>)
 800446c:	f246 7284 	movw	r2, #26500	; 0x6784
 8004470:	f8a3 20a8 	strh.w	r2, [r3, #168]	; 0xa8
	Fingers_Status.Index.SetPoint=100;
 8004474:	4963      	ldr	r1, [pc, #396]	; (8004604 <Fingers_Calibration+0x228>)
 8004476:	f04f 0200 	mov.w	r2, #0
 800447a:	4b65      	ldr	r3, [pc, #404]	; (8004610 <Fingers_Calibration+0x234>)
 800447c:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
	//------------------------------| Middle finger |----------------------------------------
	Fingers_Status.Middle.Direction_motor=Open;
 8004480:	4b60      	ldr	r3, [pc, #384]	; (8004604 <Fingers_Calibration+0x228>)
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	calibration_counter=0;
 8004488:	4b5d      	ldr	r3, [pc, #372]	; (8004600 <Fingers_Calibration+0x224>)
 800448a:	2200      	movs	r2, #0
 800448c:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Middle.Stuck_Finger==0 || calibration_counter<60)
 800448e:	e00b      	b.n	80044a8 <Fingers_Calibration+0xcc>
	{
		Fingers_Status.Middle.speed=60;
 8004490:	495c      	ldr	r1, [pc, #368]	; (8004604 <Fingers_Calibration+0x228>)
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	4b5c      	ldr	r3, [pc, #368]	; (8004608 <Fingers_Calibration+0x22c>)
 8004498:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
		SetMotor(Middle, &Fingers_Status.Middle);
 800449c:	495d      	ldr	r1, [pc, #372]	; (8004614 <Fingers_Calibration+0x238>)
 800449e:	2002      	movs	r0, #2
 80044a0:	f7ff fc74 	bl	8003d8c <SetMotor>
		ADC_ReadCurrent_Middle();
 80044a4:	f7fd f9e8 	bl	8001878 <ADC_ReadCurrent_Middle>
	while(Fingers_Status.Middle.Stuck_Finger==0 || calibration_counter<60)
 80044a8:	4b56      	ldr	r3, [pc, #344]	; (8004604 <Fingers_Calibration+0x228>)
 80044aa:	f893 3147 	ldrb.w	r3, [r3, #327]	; 0x147
 80044ae:	f083 0301 	eor.w	r3, r3, #1
 80044b2:	b2db      	uxtb	r3, r3
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1eb      	bne.n	8004490 <Fingers_Calibration+0xb4>
 80044b8:	4b51      	ldr	r3, [pc, #324]	; (8004600 <Fingers_Calibration+0x224>)
 80044ba:	881b      	ldrh	r3, [r3, #0]
 80044bc:	b29b      	uxth	r3, r3
 80044be:	2b3b      	cmp	r3, #59	; 0x3b
 80044c0:	d9e6      	bls.n	8004490 <Fingers_Calibration+0xb4>
	}
	Fingers_Status.Middle.Direction_motor=Stop;
 80044c2:	4b50      	ldr	r3, [pc, #320]	; (8004604 <Fingers_Calibration+0x228>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	Fingers_Status.Middle.speed=0;
 80044ca:	494e      	ldr	r1, [pc, #312]	; (8004604 <Fingers_Calibration+0x228>)
 80044cc:	f04f 0200 	mov.w	r2, #0
 80044d0:	f04f 0300 	mov.w	r3, #0
 80044d4:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
	SetMotor(Middle, &Fingers_Status.Middle);
 80044d8:	494e      	ldr	r1, [pc, #312]	; (8004614 <Fingers_Calibration+0x238>)
 80044da:	2002      	movs	r0, #2
 80044dc:	f7ff fc56 	bl	8003d8c <SetMotor>
	Fingers_Status.Middle.Stuck_Finger=0;
 80044e0:	4b48      	ldr	r3, [pc, #288]	; (8004604 <Fingers_Calibration+0x228>)
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147
	Fingers_Status.Middle.Encoder=Max_Encoder_Middle;
 80044e8:	4b46      	ldr	r3, [pc, #280]	; (8004604 <Fingers_Calibration+0x228>)
 80044ea:	f246 42c8 	movw	r2, #25800	; 0x64c8
 80044ee:	f8a3 2140 	strh.w	r2, [r3, #320]	; 0x140
	Fingers_Status.Middle.SetPoint=100;
 80044f2:	4944      	ldr	r1, [pc, #272]	; (8004604 <Fingers_Calibration+0x228>)
 80044f4:	f04f 0200 	mov.w	r2, #0
 80044f8:	4b45      	ldr	r3, [pc, #276]	; (8004610 <Fingers_Calibration+0x234>)
 80044fa:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
	//------------------------------| Ring finger |----------------------------------------
	Fingers_Status.Ring.Direction_motor=Open;
 80044fe:	4b41      	ldr	r3, [pc, #260]	; (8004604 <Fingers_Calibration+0x228>)
 8004500:	2201      	movs	r2, #1
 8004502:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
	calibration_counter=0;
 8004506:	4b3e      	ldr	r3, [pc, #248]	; (8004600 <Fingers_Calibration+0x224>)
 8004508:	2200      	movs	r2, #0
 800450a:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Ring.Stuck_Finger==0 || calibration_counter<60)
 800450c:	e00b      	b.n	8004526 <Fingers_Calibration+0x14a>
	{
		Fingers_Status.Ring.speed=60;
 800450e:	493d      	ldr	r1, [pc, #244]	; (8004604 <Fingers_Calibration+0x228>)
 8004510:	f04f 0200 	mov.w	r2, #0
 8004514:	4b3c      	ldr	r3, [pc, #240]	; (8004608 <Fingers_Calibration+0x22c>)
 8004516:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
		SetMotor(Ring, &Fingers_Status.Ring);
 800451a:	493f      	ldr	r1, [pc, #252]	; (8004618 <Fingers_Calibration+0x23c>)
 800451c:	2003      	movs	r0, #3
 800451e:	f7ff fc35 	bl	8003d8c <SetMotor>
		ADC_ReadCurrent_Ring();
 8004522:	f7fd f951 	bl	80017c8 <ADC_ReadCurrent_Ring>
	while(Fingers_Status.Ring.Stuck_Finger==0 || calibration_counter<60)
 8004526:	4b37      	ldr	r3, [pc, #220]	; (8004604 <Fingers_Calibration+0x228>)
 8004528:	f893 31df 	ldrb.w	r3, [r3, #479]	; 0x1df
 800452c:	f083 0301 	eor.w	r3, r3, #1
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d1eb      	bne.n	800450e <Fingers_Calibration+0x132>
 8004536:	4b32      	ldr	r3, [pc, #200]	; (8004600 <Fingers_Calibration+0x224>)
 8004538:	881b      	ldrh	r3, [r3, #0]
 800453a:	b29b      	uxth	r3, r3
 800453c:	2b3b      	cmp	r3, #59	; 0x3b
 800453e:	d9e6      	bls.n	800450e <Fingers_Calibration+0x132>
	}
	Fingers_Status.Ring.Direction_motor=Stop;
 8004540:	4b30      	ldr	r3, [pc, #192]	; (8004604 <Fingers_Calibration+0x228>)
 8004542:	2200      	movs	r2, #0
 8004544:	f883 21da 	strb.w	r2, [r3, #474]	; 0x1da
	Fingers_Status.Ring.speed=0;
 8004548:	492e      	ldr	r1, [pc, #184]	; (8004604 <Fingers_Calibration+0x228>)
 800454a:	f04f 0200 	mov.w	r2, #0
 800454e:	f04f 0300 	mov.w	r3, #0
 8004552:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
	SetMotor(Ring, &Fingers_Status.Ring);
 8004556:	4930      	ldr	r1, [pc, #192]	; (8004618 <Fingers_Calibration+0x23c>)
 8004558:	2003      	movs	r0, #3
 800455a:	f7ff fc17 	bl	8003d8c <SetMotor>
	Fingers_Status.Ring.Stuck_Finger=0;
 800455e:	4b29      	ldr	r3, [pc, #164]	; (8004604 <Fingers_Calibration+0x228>)
 8004560:	2200      	movs	r2, #0
 8004562:	f883 21df 	strb.w	r2, [r3, #479]	; 0x1df
	Fingers_Status.Ring.Encoder=Max_Encoder_Ring;
 8004566:	4b27      	ldr	r3, [pc, #156]	; (8004604 <Fingers_Calibration+0x228>)
 8004568:	f645 7250 	movw	r2, #24400	; 0x5f50
 800456c:	f8a3 21d8 	strh.w	r2, [r3, #472]	; 0x1d8
	Fingers_Status.Ring.SetPoint=100;
 8004570:	4924      	ldr	r1, [pc, #144]	; (8004604 <Fingers_Calibration+0x228>)
 8004572:	f04f 0200 	mov.w	r2, #0
 8004576:	4b26      	ldr	r3, [pc, #152]	; (8004610 <Fingers_Calibration+0x234>)
 8004578:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
	//------------------------------| Pinky finger |----------------------------------------
	Fingers_Status.Pinky.Direction_motor=Open;
 800457c:	4b21      	ldr	r3, [pc, #132]	; (8004604 <Fingers_Calibration+0x228>)
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
	calibration_counter=0;
 8004584:	4b1e      	ldr	r3, [pc, #120]	; (8004600 <Fingers_Calibration+0x224>)
 8004586:	2200      	movs	r2, #0
 8004588:	801a      	strh	r2, [r3, #0]
	while(Fingers_Status.Pinky.Stuck_Finger==0 || calibration_counter<60)
 800458a:	e00b      	b.n	80045a4 <Fingers_Calibration+0x1c8>
	{
		Fingers_Status.Pinky.speed=60;
 800458c:	491d      	ldr	r1, [pc, #116]	; (8004604 <Fingers_Calibration+0x228>)
 800458e:	f04f 0200 	mov.w	r2, #0
 8004592:	4b1d      	ldr	r3, [pc, #116]	; (8004608 <Fingers_Calibration+0x22c>)
 8004594:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
		SetMotor(Pinky, &Fingers_Status.Pinky);
 8004598:	4920      	ldr	r1, [pc, #128]	; (800461c <Fingers_Calibration+0x240>)
 800459a:	2004      	movs	r0, #4
 800459c:	f7ff fbf6 	bl	8003d8c <SetMotor>
		ADC_ReadCurrent_Pinky();
 80045a0:	f7fd f8be 	bl	8001720 <ADC_ReadCurrent_Pinky>
	while(Fingers_Status.Pinky.Stuck_Finger==0 || calibration_counter<60)
 80045a4:	4b17      	ldr	r3, [pc, #92]	; (8004604 <Fingers_Calibration+0x228>)
 80045a6:	f893 3277 	ldrb.w	r3, [r3, #631]	; 0x277
 80045aa:	f083 0301 	eor.w	r3, r3, #1
 80045ae:	b2db      	uxtb	r3, r3
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d1eb      	bne.n	800458c <Fingers_Calibration+0x1b0>
 80045b4:	4b12      	ldr	r3, [pc, #72]	; (8004600 <Fingers_Calibration+0x224>)
 80045b6:	881b      	ldrh	r3, [r3, #0]
 80045b8:	b29b      	uxth	r3, r3
 80045ba:	2b3b      	cmp	r3, #59	; 0x3b
 80045bc:	d9e6      	bls.n	800458c <Fingers_Calibration+0x1b0>
	}
	Fingers_Status.Pinky.Direction_motor=Stop;
 80045be:	4b11      	ldr	r3, [pc, #68]	; (8004604 <Fingers_Calibration+0x228>)
 80045c0:	2200      	movs	r2, #0
 80045c2:	f883 2272 	strb.w	r2, [r3, #626]	; 0x272
	Fingers_Status.Pinky.speed=0;
 80045c6:	490f      	ldr	r1, [pc, #60]	; (8004604 <Fingers_Calibration+0x228>)
 80045c8:	f04f 0200 	mov.w	r2, #0
 80045cc:	f04f 0300 	mov.w	r3, #0
 80045d0:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
	SetMotor(Pinky, &Fingers_Status.Pinky);
 80045d4:	4911      	ldr	r1, [pc, #68]	; (800461c <Fingers_Calibration+0x240>)
 80045d6:	2004      	movs	r0, #4
 80045d8:	f7ff fbd8 	bl	8003d8c <SetMotor>
	Fingers_Status.Pinky.Stuck_Finger=0;
 80045dc:	4b09      	ldr	r3, [pc, #36]	; (8004604 <Fingers_Calibration+0x228>)
 80045de:	2200      	movs	r2, #0
 80045e0:	f883 2277 	strb.w	r2, [r3, #631]	; 0x277
	Fingers_Status.Pinky.Encoder=Max_Encoder_Pinky;
 80045e4:	4b07      	ldr	r3, [pc, #28]	; (8004604 <Fingers_Calibration+0x228>)
 80045e6:	f246 52f4 	movw	r2, #26100	; 0x65f4
 80045ea:	f8a3 2270 	strh.w	r2, [r3, #624]	; 0x270
	Fingers_Status.Pinky.SetPoint=100;
 80045ee:	4905      	ldr	r1, [pc, #20]	; (8004604 <Fingers_Calibration+0x228>)
 80045f0:	f04f 0200 	mov.w	r2, #0
 80045f4:	4b06      	ldr	r3, [pc, #24]	; (8004610 <Fingers_Calibration+0x234>)
 80045f6:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
}
 80045fa:	bf00      	nop
 80045fc:	bd80      	pop	{r7, pc}
 80045fe:	bf00      	nop
 8004600:	200009f8 	.word	0x200009f8
 8004604:	200006f0 	.word	0x200006f0
 8004608:	404e0000 	.word	0x404e0000
 800460c:	20000788 	.word	0x20000788
 8004610:	40590000 	.word	0x40590000
 8004614:	20000820 	.word	0x20000820
 8004618:	200008b8 	.word	0x200008b8
 800461c:	20000950 	.word	0x20000950

08004620 <Control_Motor>:
/*
 * find direction form current position and setpoint and check motor current
 */
void Control_Motor(Fingers_Name_Enum FingerName,Finger_Struct* FingerStruct)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	6039      	str	r1, [r7, #0]
 800462a:	71fb      	strb	r3, [r7, #7]
	if(control_mode==position_mode)
 800462c:	4b5c      	ldr	r3, [pc, #368]	; (80047a0 <Control_Motor+0x180>)
 800462e:	781b      	ldrb	r3, [r3, #0]
 8004630:	b2db      	uxtb	r3, r3
 8004632:	2b01      	cmp	r3, #1
 8004634:	f040 80a5 	bne.w	8004782 <Control_Motor+0x162>
	{
		if(FingerStruct->SetPoint-FingerStruct->position>0.01)
 8004638:	683b      	ldr	r3, [r7, #0]
 800463a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004644:	f7fb fe20 	bl	8000288 <__aeabi_dsub>
 8004648:	4602      	mov	r2, r0
 800464a:	460b      	mov	r3, r1
 800464c:	4610      	mov	r0, r2
 800464e:	4619      	mov	r1, r3
 8004650:	a34f      	add	r3, pc, #316	; (adr r3, 8004790 <Control_Motor+0x170>)
 8004652:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004656:	f7fc fa5f 	bl	8000b18 <__aeabi_dcmpgt>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d00f      	beq.n	8004680 <Control_Motor+0x60>
		{
			FingerStruct->Direction_motor=Open;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	2201      	movs	r2, #1
 8004664:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Open;
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	2201      	movs	r2, #1
 800466a:	74da      	strb	r2, [r3, #19]
			FingerStruct->ChangeDirection=0;
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	2200      	movs	r2, #0
 8004670:	751a      	strb	r2, [r3, #20]
			PID_SetControllerDirection(&FingerStruct->PID_Struct, _PID_CD_DIRECT);
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	3328      	adds	r3, #40	; 0x28
 8004676:	2100      	movs	r1, #0
 8004678:	4618      	mov	r0, r3
 800467a:	f7ff f9e5 	bl	8003a48 <PID_SetControllerDirection>
 800467e:	e026      	b.n	80046ce <Control_Motor+0xae>
		}
		else if (FingerStruct->SetPoint-FingerStruct->position<-0.01)
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800468c:	f7fb fdfc 	bl	8000288 <__aeabi_dsub>
 8004690:	4602      	mov	r2, r0
 8004692:	460b      	mov	r3, r1
 8004694:	4610      	mov	r0, r2
 8004696:	4619      	mov	r1, r3
 8004698:	a33f      	add	r3, pc, #252	; (adr r3, 8004798 <Control_Motor+0x178>)
 800469a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469e:	f7fc fa1d 	bl	8000adc <__aeabi_dcmplt>
 80046a2:	4603      	mov	r3, r0
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d00f      	beq.n	80046c8 <Control_Motor+0xa8>
		{
			FingerStruct->Direction_motor=Close;
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	2202      	movs	r2, #2
 80046ac:	749a      	strb	r2, [r3, #18]
			FingerStruct->Direction_Encoder=Close;
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	2202      	movs	r2, #2
 80046b2:	74da      	strb	r2, [r3, #19]
			FingerStruct->ChangeDirection=0;
 80046b4:	683b      	ldr	r3, [r7, #0]
 80046b6:	2200      	movs	r2, #0
 80046b8:	751a      	strb	r2, [r3, #20]
			PID_SetControllerDirection(&FingerStruct->PID_Struct, _PID_CD_REVERSE);
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	3328      	adds	r3, #40	; 0x28
 80046be:	2101      	movs	r1, #1
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff f9c1 	bl	8003a48 <PID_SetControllerDirection>
 80046c6:	e002      	b.n	80046ce <Control_Motor+0xae>
		}
		else
		{
			FingerStruct->Direction_motor=Stop;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	2200      	movs	r2, #0
 80046cc:	749a      	strb	r2, [r3, #18]
		}
		if(FingerStruct->Stuck_Finger)
 80046ce:	683b      	ldr	r3, [r7, #0]
 80046d0:	7ddb      	ldrb	r3, [r3, #23]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d052      	beq.n	800477c <Control_Motor+0x15c>
		{
			if( FingerStruct->Current_Counter>600)
 80046d6:	683b      	ldr	r3, [r7, #0]
 80046d8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80046da:	b29b      	uxth	r3, r3
 80046dc:	f5b3 7f16 	cmp.w	r3, #600	; 0x258
 80046e0:	d94f      	bls.n	8004782 <Control_Motor+0x162>
			{
				if(FingerStruct->Direction_motor==Open)
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	7c9b      	ldrb	r3, [r3, #18]
 80046e6:	2b01      	cmp	r3, #1
 80046e8:	d129      	bne.n	800473e <Control_Motor+0x11e>
				{
					switch (FingerName) {
 80046ea:	79fb      	ldrb	r3, [r7, #7]
 80046ec:	2b04      	cmp	r3, #4
 80046ee:	d839      	bhi.n	8004764 <Control_Motor+0x144>
 80046f0:	a201      	add	r2, pc, #4	; (adr r2, 80046f8 <Control_Motor+0xd8>)
 80046f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046f6:	bf00      	nop
 80046f8:	0800470d 	.word	0x0800470d
 80046fc:	08004717 	.word	0x08004717
 8004700:	08004721 	.word	0x08004721
 8004704:	0800472b 	.word	0x0800472b
 8004708:	08004735 	.word	0x08004735
					case Thumb:
						FingerStruct->Encoder=Max_Encoder_Thumb;
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	f241 2227 	movw	r2, #4647	; 0x1227
 8004712:	821a      	strh	r2, [r3, #16]
						break;
 8004714:	e027      	b.n	8004766 <Control_Motor+0x146>
					case Index:
						FingerStruct->Encoder=Max_Encoder_Index;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	f246 7284 	movw	r2, #26500	; 0x6784
 800471c:	821a      	strh	r2, [r3, #16]
						break;
 800471e:	e022      	b.n	8004766 <Control_Motor+0x146>
					case Middle:
						FingerStruct->Encoder=Max_Encoder_Middle;
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	f246 42c8 	movw	r2, #25800	; 0x64c8
 8004726:	821a      	strh	r2, [r3, #16]
						break;
 8004728:	e01d      	b.n	8004766 <Control_Motor+0x146>
					case Ring:
						FingerStruct->Encoder=Max_Encoder_Ring;
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	f645 7250 	movw	r2, #24400	; 0x5f50
 8004730:	821a      	strh	r2, [r3, #16]
						break;
 8004732:	e018      	b.n	8004766 <Control_Motor+0x146>
					case Pinky:
						FingerStruct->Encoder=Max_Encoder_Pinky;
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	f246 52f4 	movw	r2, #26100	; 0x65f4
 800473a:	821a      	strh	r2, [r3, #16]
						break;
 800473c:	e013      	b.n	8004766 <Control_Motor+0x146>
					default:
						break;
					}
				}
				else if(FingerStruct->Direction_motor==Close && FingerStruct->position<5 )
 800473e:	683b      	ldr	r3, [r7, #0]
 8004740:	7c9b      	ldrb	r3, [r3, #18]
 8004742:	2b02      	cmp	r3, #2
 8004744:	d10f      	bne.n	8004766 <Control_Motor+0x146>
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800474c:	f04f 0200 	mov.w	r2, #0
 8004750:	4b14      	ldr	r3, [pc, #80]	; (80047a4 <Control_Motor+0x184>)
 8004752:	f7fc f9c3 	bl	8000adc <__aeabi_dcmplt>
 8004756:	4603      	mov	r3, r0
 8004758:	2b00      	cmp	r3, #0
 800475a:	d004      	beq.n	8004766 <Control_Motor+0x146>
					FingerStruct->Encoder=0;
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	2200      	movs	r2, #0
 8004760:	821a      	strh	r2, [r3, #16]
 8004762:	e000      	b.n	8004766 <Control_Motor+0x146>
						break;
 8004764:	bf00      	nop
				FingerStruct->Direction_motor=Stop;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	2200      	movs	r2, #0
 800476a:	749a      	strb	r2, [r3, #18]
				FingerStruct->speed=0;
 800476c:	6839      	ldr	r1, [r7, #0]
 800476e:	f04f 0200 	mov.w	r2, #0
 8004772:	f04f 0300 	mov.w	r3, #0
 8004776:	e9c1 2306 	strd	r2, r3, [r1, #24]
			}
		}else
			FingerStruct->Current_Counter=0;
	}
}
 800477a:	e002      	b.n	8004782 <Control_Motor+0x162>
			FingerStruct->Current_Counter=0;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	2200      	movs	r2, #0
 8004780:	849a      	strh	r2, [r3, #36]	; 0x24
}
 8004782:	bf00      	nop
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
 800478a:	bf00      	nop
 800478c:	f3af 8000 	nop.w
 8004790:	47ae147b 	.word	0x47ae147b
 8004794:	3f847ae1 	.word	0x3f847ae1
 8004798:	47ae147b 	.word	0x47ae147b
 800479c:	bf847ae1 	.word	0xbf847ae1
 80047a0:	20000327 	.word	0x20000327
 80047a4:	40140000 	.word	0x40140000

080047a8 <Action_Motor_Video>:
/*
 *  function just for video not relate to control motors
 */
void Action_Motor_Video(void)
{
 80047a8:	b480      	push	{r7}
 80047aa:	af00      	add	r7, sp, #0
	if(ActionMotor_Counter<3)
 80047ac:	4b69      	ldr	r3, [pc, #420]	; (8004954 <Action_Motor_Video+0x1ac>)
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	2b02      	cmp	r3, #2
 80047b2:	f200 80c7 	bhi.w	8004944 <Action_Motor_Video+0x19c>
	{
		EnablePID=0;
 80047b6:	4b68      	ldr	r3, [pc, #416]	; (8004958 <Action_Motor_Video+0x1b0>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	701a      	strb	r2, [r3, #0]
		if(		Fingers_Status.Index.Direction_motor==Stop &&\
 80047bc:	4b67      	ldr	r3, [pc, #412]	; (800495c <Action_Motor_Video+0x1b4>)
 80047be:	f893 30aa 	ldrb.w	r3, [r3, #170]	; 0xaa
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	f040 80c1 	bne.w	800494a <Action_Motor_Video+0x1a2>
				Fingers_Status.Middle.Direction_motor==Stop&&\
 80047c8:	4b64      	ldr	r3, [pc, #400]	; (800495c <Action_Motor_Video+0x1b4>)
 80047ca:	f893 3142 	ldrb.w	r3, [r3, #322]	; 0x142
		if(		Fingers_Status.Index.Direction_motor==Stop &&\
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f040 80bb 	bne.w	800494a <Action_Motor_Video+0x1a2>
				Fingers_Status.Pinky.Direction_motor==Stop&&\
 80047d4:	4b61      	ldr	r3, [pc, #388]	; (800495c <Action_Motor_Video+0x1b4>)
 80047d6:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
				Fingers_Status.Middle.Direction_motor==Stop&&\
 80047da:	2b00      	cmp	r3, #0
 80047dc:	f040 80b5 	bne.w	800494a <Action_Motor_Video+0x1a2>
				Fingers_Status.Ring.Direction_motor==Stop&&\
 80047e0:	4b5e      	ldr	r3, [pc, #376]	; (800495c <Action_Motor_Video+0x1b4>)
 80047e2:	f893 31da 	ldrb.w	r3, [r3, #474]	; 0x1da
				Fingers_Status.Pinky.Direction_motor==Stop&&\
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	f040 80af 	bne.w	800494a <Action_Motor_Video+0x1a2>
				Fingers_Status.Thumb.Direction_motor==Stop)
 80047ec:	4b5b      	ldr	r3, [pc, #364]	; (800495c <Action_Motor_Video+0x1b4>)
 80047ee:	7c9b      	ldrb	r3, [r3, #18]
				Fingers_Status.Ring.Direction_motor==Stop&&\
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	f040 80aa 	bne.w	800494a <Action_Motor_Video+0x1a2>
		{
			switch (ActionMotor_Counter) {
 80047f6:	4b57      	ldr	r3, [pc, #348]	; (8004954 <Action_Motor_Video+0x1ac>)
 80047f8:	781b      	ldrb	r3, [r3, #0]
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d069      	beq.n	80048d2 <Action_Motor_Video+0x12a>
 80047fe:	2b02      	cmp	r3, #2
 8004800:	f300 8098 	bgt.w	8004934 <Action_Motor_Video+0x18c>
 8004804:	2b00      	cmp	r3, #0
 8004806:	d002      	beq.n	800480e <Action_Motor_Video+0x66>
 8004808:	2b01      	cmp	r3, #1
 800480a:	d031      	beq.n	8004870 <Action_Motor_Video+0xc8>
				Fingers_Status.Pinky.speed=100;
				Fingers_Status.Pinky.SetPoint=15;

				break;
			default:
				break;
 800480c:	e092      	b.n	8004934 <Action_Motor_Video+0x18c>
				Fingers_Status.Index.speed=100;
 800480e:	4953      	ldr	r1, [pc, #332]	; (800495c <Action_Motor_Video+0x1b4>)
 8004810:	f04f 0200 	mov.w	r2, #0
 8004814:	4b52      	ldr	r3, [pc, #328]	; (8004960 <Action_Motor_Video+0x1b8>)
 8004816:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
				Fingers_Status.Index.SetPoint=15;
 800481a:	4950      	ldr	r1, [pc, #320]	; (800495c <Action_Motor_Video+0x1b4>)
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	4b50      	ldr	r3, [pc, #320]	; (8004964 <Action_Motor_Video+0x1bc>)
 8004822:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
				Fingers_Status.Middle.speed=100;
 8004826:	494d      	ldr	r1, [pc, #308]	; (800495c <Action_Motor_Video+0x1b4>)
 8004828:	f04f 0200 	mov.w	r2, #0
 800482c:	4b4c      	ldr	r3, [pc, #304]	; (8004960 <Action_Motor_Video+0x1b8>)
 800482e:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
				Fingers_Status.Middle.SetPoint=15;
 8004832:	494a      	ldr	r1, [pc, #296]	; (800495c <Action_Motor_Video+0x1b4>)
 8004834:	f04f 0200 	mov.w	r2, #0
 8004838:	4b4a      	ldr	r3, [pc, #296]	; (8004964 <Action_Motor_Video+0x1bc>)
 800483a:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
				Fingers_Status.Ring.speed=100;
 800483e:	4947      	ldr	r1, [pc, #284]	; (800495c <Action_Motor_Video+0x1b4>)
 8004840:	f04f 0200 	mov.w	r2, #0
 8004844:	4b46      	ldr	r3, [pc, #280]	; (8004960 <Action_Motor_Video+0x1b8>)
 8004846:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
				Fingers_Status.Ring.SetPoint=15;
 800484a:	4944      	ldr	r1, [pc, #272]	; (800495c <Action_Motor_Video+0x1b4>)
 800484c:	f04f 0200 	mov.w	r2, #0
 8004850:	4b44      	ldr	r3, [pc, #272]	; (8004964 <Action_Motor_Video+0x1bc>)
 8004852:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
				Fingers_Status.Pinky.speed=100;
 8004856:	4941      	ldr	r1, [pc, #260]	; (800495c <Action_Motor_Video+0x1b4>)
 8004858:	f04f 0200 	mov.w	r2, #0
 800485c:	4b40      	ldr	r3, [pc, #256]	; (8004960 <Action_Motor_Video+0x1b8>)
 800485e:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
				Fingers_Status.Pinky.SetPoint=15;
 8004862:	493e      	ldr	r1, [pc, #248]	; (800495c <Action_Motor_Video+0x1b4>)
 8004864:	f04f 0200 	mov.w	r2, #0
 8004868:	4b3e      	ldr	r3, [pc, #248]	; (8004964 <Action_Motor_Video+0x1bc>)
 800486a:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
				break;
 800486e:	e062      	b.n	8004936 <Action_Motor_Video+0x18e>
				Fingers_Status.Index.speed=90;
 8004870:	493a      	ldr	r1, [pc, #232]	; (800495c <Action_Motor_Video+0x1b4>)
 8004872:	f04f 0200 	mov.w	r2, #0
 8004876:	4b3c      	ldr	r3, [pc, #240]	; (8004968 <Action_Motor_Video+0x1c0>)
 8004878:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
				Fingers_Status.Index.SetPoint=60;
 800487c:	4937      	ldr	r1, [pc, #220]	; (800495c <Action_Motor_Video+0x1b4>)
 800487e:	f04f 0200 	mov.w	r2, #0
 8004882:	4b3a      	ldr	r3, [pc, #232]	; (800496c <Action_Motor_Video+0x1c4>)
 8004884:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
				Fingers_Status.Middle.speed=80;
 8004888:	4934      	ldr	r1, [pc, #208]	; (800495c <Action_Motor_Video+0x1b4>)
 800488a:	f04f 0200 	mov.w	r2, #0
 800488e:	4b38      	ldr	r3, [pc, #224]	; (8004970 <Action_Motor_Video+0x1c8>)
 8004890:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
				Fingers_Status.Middle.SetPoint=60;
 8004894:	4931      	ldr	r1, [pc, #196]	; (800495c <Action_Motor_Video+0x1b4>)
 8004896:	f04f 0200 	mov.w	r2, #0
 800489a:	4b34      	ldr	r3, [pc, #208]	; (800496c <Action_Motor_Video+0x1c4>)
 800489c:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
				Fingers_Status.Ring.speed=70;
 80048a0:	492e      	ldr	r1, [pc, #184]	; (800495c <Action_Motor_Video+0x1b4>)
 80048a2:	f04f 0200 	mov.w	r2, #0
 80048a6:	4b33      	ldr	r3, [pc, #204]	; (8004974 <Action_Motor_Video+0x1cc>)
 80048a8:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
				Fingers_Status.Ring.SetPoint=60;
 80048ac:	492b      	ldr	r1, [pc, #172]	; (800495c <Action_Motor_Video+0x1b4>)
 80048ae:	f04f 0200 	mov.w	r2, #0
 80048b2:	4b2e      	ldr	r3, [pc, #184]	; (800496c <Action_Motor_Video+0x1c4>)
 80048b4:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
				Fingers_Status.Pinky.speed=60;
 80048b8:	4928      	ldr	r1, [pc, #160]	; (800495c <Action_Motor_Video+0x1b4>)
 80048ba:	f04f 0200 	mov.w	r2, #0
 80048be:	4b2b      	ldr	r3, [pc, #172]	; (800496c <Action_Motor_Video+0x1c4>)
 80048c0:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
				Fingers_Status.Pinky.SetPoint=60;
 80048c4:	4925      	ldr	r1, [pc, #148]	; (800495c <Action_Motor_Video+0x1b4>)
 80048c6:	f04f 0200 	mov.w	r2, #0
 80048ca:	4b28      	ldr	r3, [pc, #160]	; (800496c <Action_Motor_Video+0x1c4>)
 80048cc:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
				break;
 80048d0:	e031      	b.n	8004936 <Action_Motor_Video+0x18e>
				Fingers_Status.Index.speed=100;
 80048d2:	4922      	ldr	r1, [pc, #136]	; (800495c <Action_Motor_Video+0x1b4>)
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	4b21      	ldr	r3, [pc, #132]	; (8004960 <Action_Motor_Video+0x1b8>)
 80048da:	e9c1 232c 	strd	r2, r3, [r1, #176]	; 0xb0
				Fingers_Status.Index.SetPoint=60;
 80048de:	491f      	ldr	r1, [pc, #124]	; (800495c <Action_Motor_Video+0x1b4>)
 80048e0:	f04f 0200 	mov.w	r2, #0
 80048e4:	4b21      	ldr	r3, [pc, #132]	; (800496c <Action_Motor_Video+0x1c4>)
 80048e6:	e9c1 2326 	strd	r2, r3, [r1, #152]	; 0x98
				Fingers_Status.Middle.speed=100;
 80048ea:	491c      	ldr	r1, [pc, #112]	; (800495c <Action_Motor_Video+0x1b4>)
 80048ec:	f04f 0200 	mov.w	r2, #0
 80048f0:	4b1b      	ldr	r3, [pc, #108]	; (8004960 <Action_Motor_Video+0x1b8>)
 80048f2:	e9c1 2352 	strd	r2, r3, [r1, #328]	; 0x148
				Fingers_Status.Middle.SetPoint=60;
 80048f6:	4919      	ldr	r1, [pc, #100]	; (800495c <Action_Motor_Video+0x1b4>)
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	4b1b      	ldr	r3, [pc, #108]	; (800496c <Action_Motor_Video+0x1c4>)
 80048fe:	e9c1 234c 	strd	r2, r3, [r1, #304]	; 0x130
				Fingers_Status.Ring.speed=100;
 8004902:	4916      	ldr	r1, [pc, #88]	; (800495c <Action_Motor_Video+0x1b4>)
 8004904:	f04f 0200 	mov.w	r2, #0
 8004908:	4b15      	ldr	r3, [pc, #84]	; (8004960 <Action_Motor_Video+0x1b8>)
 800490a:	e9c1 2378 	strd	r2, r3, [r1, #480]	; 0x1e0
				Fingers_Status.Ring.SetPoint=15;
 800490e:	4913      	ldr	r1, [pc, #76]	; (800495c <Action_Motor_Video+0x1b4>)
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	4b13      	ldr	r3, [pc, #76]	; (8004964 <Action_Motor_Video+0x1bc>)
 8004916:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
				Fingers_Status.Pinky.speed=100;
 800491a:	4910      	ldr	r1, [pc, #64]	; (800495c <Action_Motor_Video+0x1b4>)
 800491c:	f04f 0200 	mov.w	r2, #0
 8004920:	4b0f      	ldr	r3, [pc, #60]	; (8004960 <Action_Motor_Video+0x1b8>)
 8004922:	e9c1 239e 	strd	r2, r3, [r1, #632]	; 0x278
				Fingers_Status.Pinky.SetPoint=15;
 8004926:	490d      	ldr	r1, [pc, #52]	; (800495c <Action_Motor_Video+0x1b4>)
 8004928:	f04f 0200 	mov.w	r2, #0
 800492c:	4b0d      	ldr	r3, [pc, #52]	; (8004964 <Action_Motor_Video+0x1bc>)
 800492e:	e9c1 2398 	strd	r2, r3, [r1, #608]	; 0x260
				break;
 8004932:	e000      	b.n	8004936 <Action_Motor_Video+0x18e>
				break;
 8004934:	bf00      	nop
			}
			ActionMotor_Counter++;
 8004936:	4b07      	ldr	r3, [pc, #28]	; (8004954 <Action_Motor_Video+0x1ac>)
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	3301      	adds	r3, #1
 800493c:	b2da      	uxtb	r2, r3
 800493e:	4b05      	ldr	r3, [pc, #20]	; (8004954 <Action_Motor_Video+0x1ac>)
 8004940:	701a      	strb	r2, [r3, #0]
		}
	}else
	{
		EnablePID=1;
	}
}
 8004942:	e002      	b.n	800494a <Action_Motor_Video+0x1a2>
		EnablePID=1;
 8004944:	4b04      	ldr	r3, [pc, #16]	; (8004958 <Action_Motor_Video+0x1b0>)
 8004946:	2201      	movs	r2, #1
 8004948:	701a      	strb	r2, [r3, #0]
}
 800494a:	bf00      	nop
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr
 8004954:	200009fa 	.word	0x200009fa
 8004958:	20000004 	.word	0x20000004
 800495c:	200006f0 	.word	0x200006f0
 8004960:	40590000 	.word	0x40590000
 8004964:	402e0000 	.word	0x402e0000
 8004968:	40568000 	.word	0x40568000
 800496c:	404e0000 	.word	0x404e0000
 8004970:	40540000 	.word	0x40540000
 8004974:	40518000 	.word	0x40518000

08004978 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8004978:	f8df d034 	ldr.w	sp, [pc, #52]	; 80049b0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800497c:	f7fe f900 	bl	8002b80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004980:	480c      	ldr	r0, [pc, #48]	; (80049b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8004982:	490d      	ldr	r1, [pc, #52]	; (80049b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8004984:	4a0d      	ldr	r2, [pc, #52]	; (80049bc <LoopForever+0xe>)
  movs r3, #0
 8004986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004988:	e002      	b.n	8004990 <LoopCopyDataInit>

0800498a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800498a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800498c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800498e:	3304      	adds	r3, #4

08004990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004994:	d3f9      	bcc.n	800498a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004996:	4a0a      	ldr	r2, [pc, #40]	; (80049c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004998:	4c0a      	ldr	r4, [pc, #40]	; (80049c4 <LoopForever+0x16>)
  movs r3, #0
 800499a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800499c:	e001      	b.n	80049a2 <LoopFillZerobss>

0800499e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800499e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049a0:	3204      	adds	r2, #4

080049a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049a4:	d3fb      	bcc.n	800499e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80049a6:	f007 fd2d 	bl	800c404 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80049aa:	f7fd fc47 	bl	800223c <main>

080049ae <LoopForever>:

LoopForever:
    b LoopForever
 80049ae:	e7fe      	b.n	80049ae <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80049b0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80049b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80049b8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80049bc:	0800f354 	.word	0x0800f354
  ldr r2, =_sbss
 80049c0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80049c4:	20000b4c 	.word	0x20000b4c

080049c8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80049c8:	e7fe      	b.n	80049c8 <ADC1_2_IRQHandler>

080049ca <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80049ca:	b580      	push	{r7, lr}
 80049cc:	b082      	sub	sp, #8
 80049ce:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80049d0:	2300      	movs	r3, #0
 80049d2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049d4:	2003      	movs	r0, #3
 80049d6:	f001 fc3f 	bl	8006258 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80049da:	2002      	movs	r0, #2
 80049dc:	f000 f80e 	bl	80049fc <HAL_InitTick>
 80049e0:	4603      	mov	r3, r0
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d002      	beq.n	80049ec <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	71fb      	strb	r3, [r7, #7]
 80049ea:	e001      	b.n	80049f0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80049ec:	f7fd fef4 	bl	80027d8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80049f0:	79fb      	ldrb	r3, [r7, #7]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3708      	adds	r7, #8
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}
	...

080049fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004a04:	2300      	movs	r3, #0
 8004a06:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8004a08:	4b17      	ldr	r3, [pc, #92]	; (8004a68 <HAL_InitTick+0x6c>)
 8004a0a:	781b      	ldrb	r3, [r3, #0]
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d023      	beq.n	8004a58 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8004a10:	4b16      	ldr	r3, [pc, #88]	; (8004a6c <HAL_InitTick+0x70>)
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	4b14      	ldr	r3, [pc, #80]	; (8004a68 <HAL_InitTick+0x6c>)
 8004a16:	781b      	ldrb	r3, [r3, #0]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a22:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a26:	4618      	mov	r0, r3
 8004a28:	f001 fc4b 	bl	80062c2 <HAL_SYSTICK_Config>
 8004a2c:	4603      	mov	r3, r0
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d10f      	bne.n	8004a52 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	2b0f      	cmp	r3, #15
 8004a36:	d809      	bhi.n	8004a4c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a38:	2200      	movs	r2, #0
 8004a3a:	6879      	ldr	r1, [r7, #4]
 8004a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a40:	f001 fc15 	bl	800626e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a44:	4a0a      	ldr	r2, [pc, #40]	; (8004a70 <HAL_InitTick+0x74>)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	e007      	b.n	8004a5c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8004a4c:	2301      	movs	r3, #1
 8004a4e:	73fb      	strb	r3, [r7, #15]
 8004a50:	e004      	b.n	8004a5c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	73fb      	strb	r3, [r7, #15]
 8004a56:	e001      	b.n	8004a5c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004a58:	2301      	movs	r3, #1
 8004a5a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	2000000c 	.word	0x2000000c
 8004a6c:	20000000 	.word	0x20000000
 8004a70:	20000008 	.word	0x20000008

08004a74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a74:	b480      	push	{r7}
 8004a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004a78:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <HAL_IncTick+0x20>)
 8004a7a:	781b      	ldrb	r3, [r3, #0]
 8004a7c:	461a      	mov	r2, r3
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <HAL_IncTick+0x24>)
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	4413      	add	r3, r2
 8004a84:	4a04      	ldr	r2, [pc, #16]	; (8004a98 <HAL_IncTick+0x24>)
 8004a86:	6013      	str	r3, [r2, #0]
}
 8004a88:	bf00      	nop
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
 8004a92:	bf00      	nop
 8004a94:	2000000c 	.word	0x2000000c
 8004a98:	200009fc 	.word	0x200009fc

08004a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8004aa0:	4b03      	ldr	r3, [pc, #12]	; (8004ab0 <HAL_GetTick+0x14>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr
 8004aae:	bf00      	nop
 8004ab0:	200009fc 	.word	0x200009fc

08004ab4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b084      	sub	sp, #16
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004abc:	f7ff ffee 	bl	8004a9c <HAL_GetTick>
 8004ac0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004acc:	d005      	beq.n	8004ada <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8004ace:	4b0a      	ldr	r3, [pc, #40]	; (8004af8 <HAL_Delay+0x44>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004ada:	bf00      	nop
 8004adc:	f7ff ffde 	bl	8004a9c <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	68fa      	ldr	r2, [r7, #12]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	d8f7      	bhi.n	8004adc <HAL_Delay+0x28>
  {
  }
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	3710      	adds	r7, #16
 8004af2:	46bd      	mov	sp, r7
 8004af4:	bd80      	pop	{r7, pc}
 8004af6:	bf00      	nop
 8004af8:	2000000c 	.word	0x2000000c

08004afc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004afc:	b480      	push	{r7}
 8004afe:	b083      	sub	sp, #12
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
 8004b04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	689b      	ldr	r3, [r3, #8]
 8004b0a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	431a      	orrs	r2, r3
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	609a      	str	r2, [r3, #8]
}
 8004b16:	bf00      	nop
 8004b18:	370c      	adds	r7, #12
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b20:	4770      	bx	lr

08004b22 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8004b22:	b480      	push	{r7}
 8004b24:	b083      	sub	sp, #12
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
 8004b2a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	431a      	orrs	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	609a      	str	r2, [r3, #8]
}
 8004b3c:	bf00      	nop
 8004b3e:	370c      	adds	r7, #12
 8004b40:	46bd      	mov	sp, r7
 8004b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b46:	4770      	bx	lr

08004b48 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b083      	sub	sp, #12
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	689b      	ldr	r3, [r3, #8]
 8004b54:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8004b58:	4618      	mov	r0, r3
 8004b5a:	370c      	adds	r7, #12
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b087      	sub	sp, #28
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	3360      	adds	r3, #96	; 0x60
 8004b76:	461a      	mov	r2, r3
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	009b      	lsls	r3, r3, #2
 8004b7c:	4413      	add	r3, r2
 8004b7e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	4b08      	ldr	r3, [pc, #32]	; (8004ba8 <LL_ADC_SetOffset+0x44>)
 8004b86:	4013      	ands	r3, r2
 8004b88:	687a      	ldr	r2, [r7, #4]
 8004b8a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004b8e:	683a      	ldr	r2, [r7, #0]
 8004b90:	430a      	orrs	r2, r1
 8004b92:	4313      	orrs	r3, r2
 8004b94:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004b9c:	bf00      	nop
 8004b9e:	371c      	adds	r7, #28
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	03fff000 	.word	0x03fff000

08004bac <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	3360      	adds	r3, #96	; 0x60
 8004bba:	461a      	mov	r2, r3
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	009b      	lsls	r3, r3, #2
 8004bc0:	4413      	add	r3, r2
 8004bc2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3714      	adds	r7, #20
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr

08004bd8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b087      	sub	sp, #28
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	3360      	adds	r3, #96	; 0x60
 8004be8:	461a      	mov	r2, r3
 8004bea:	68bb      	ldr	r3, [r7, #8]
 8004bec:	009b      	lsls	r3, r3, #2
 8004bee:	4413      	add	r3, r2
 8004bf0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8004c02:	bf00      	nop
 8004c04:	371c      	adds	r7, #28
 8004c06:	46bd      	mov	sp, r7
 8004c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c0c:	4770      	bx	lr

08004c0e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004c0e:	b480      	push	{r7}
 8004c10:	b083      	sub	sp, #12
 8004c12:	af00      	add	r7, sp, #0
 8004c14:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	68db      	ldr	r3, [r3, #12]
 8004c1a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d101      	bne.n	8004c26 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004c22:	2301      	movs	r3, #1
 8004c24:	e000      	b.n	8004c28 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004c26:	2300      	movs	r3, #0
}
 8004c28:	4618      	mov	r0, r3
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr

08004c34 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004c34:	b480      	push	{r7}
 8004c36:	b087      	sub	sp, #28
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	60f8      	str	r0, [r7, #12]
 8004c3c:	60b9      	str	r1, [r7, #8]
 8004c3e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	3330      	adds	r3, #48	; 0x30
 8004c44:	461a      	mov	r2, r3
 8004c46:	68bb      	ldr	r3, [r7, #8]
 8004c48:	0a1b      	lsrs	r3, r3, #8
 8004c4a:	009b      	lsls	r3, r3, #2
 8004c4c:	f003 030c 	and.w	r3, r3, #12
 8004c50:	4413      	add	r3, r2
 8004c52:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	68bb      	ldr	r3, [r7, #8]
 8004c5a:	f003 031f 	and.w	r3, r3, #31
 8004c5e:	211f      	movs	r1, #31
 8004c60:	fa01 f303 	lsl.w	r3, r1, r3
 8004c64:	43db      	mvns	r3, r3
 8004c66:	401a      	ands	r2, r3
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	0e9b      	lsrs	r3, r3, #26
 8004c6c:	f003 011f 	and.w	r1, r3, #31
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	f003 031f 	and.w	r3, r3, #31
 8004c76:	fa01 f303 	lsl.w	r3, r1, r3
 8004c7a:	431a      	orrs	r2, r3
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004c80:	bf00      	nop
 8004c82:	371c      	adds	r7, #28
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr

08004c8c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	b087      	sub	sp, #28
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	60b9      	str	r1, [r7, #8]
 8004c96:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	3314      	adds	r3, #20
 8004c9c:	461a      	mov	r2, r3
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	0e5b      	lsrs	r3, r3, #25
 8004ca2:	009b      	lsls	r3, r3, #2
 8004ca4:	f003 0304 	and.w	r3, r3, #4
 8004ca8:	4413      	add	r3, r2
 8004caa:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004cac:	697b      	ldr	r3, [r7, #20]
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	68bb      	ldr	r3, [r7, #8]
 8004cb2:	0d1b      	lsrs	r3, r3, #20
 8004cb4:	f003 031f 	and.w	r3, r3, #31
 8004cb8:	2107      	movs	r1, #7
 8004cba:	fa01 f303 	lsl.w	r3, r1, r3
 8004cbe:	43db      	mvns	r3, r3
 8004cc0:	401a      	ands	r2, r3
 8004cc2:	68bb      	ldr	r3, [r7, #8]
 8004cc4:	0d1b      	lsrs	r3, r3, #20
 8004cc6:	f003 031f 	and.w	r3, r3, #31
 8004cca:	6879      	ldr	r1, [r7, #4]
 8004ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8004cd0:	431a      	orrs	r2, r3
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004cd6:	bf00      	nop
 8004cd8:	371c      	adds	r7, #28
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce0:	4770      	bx	lr
	...

08004ce4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b085      	sub	sp, #20
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	60f8      	str	r0, [r7, #12]
 8004cec:	60b9      	str	r1, [r7, #8]
 8004cee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	401a      	ands	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	f003 0318 	and.w	r3, r3, #24
 8004d06:	4908      	ldr	r1, [pc, #32]	; (8004d28 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004d08:	40d9      	lsrs	r1, r3
 8004d0a:	68bb      	ldr	r3, [r7, #8]
 8004d0c:	400b      	ands	r3, r1
 8004d0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d12:	431a      	orrs	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004d1a:	bf00      	nop
 8004d1c:	3714      	adds	r7, #20
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d24:	4770      	bx	lr
 8004d26:	bf00      	nop
 8004d28:	0007ffff 	.word	0x0007ffff

08004d2c <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f003 031f 	and.w	r3, r3, #31
}
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	b083      	sub	sp, #12
 8004d4c:	af00      	add	r7, sp, #0
 8004d4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	689b      	ldr	r3, [r3, #8]
 8004d54:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8004d58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6093      	str	r3, [r2, #8]
}
 8004d60:	bf00      	nop
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	b083      	sub	sp, #12
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d7c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d80:	d101      	bne.n	8004d86 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004d82:	2301      	movs	r3, #1
 8004d84:	e000      	b.n	8004d88 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004d86:	2300      	movs	r3, #0
}
 8004d88:	4618      	mov	r0, r3
 8004d8a:	370c      	adds	r7, #12
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d92:	4770      	bx	lr

08004d94 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004d94:	b480      	push	{r7}
 8004d96:	b083      	sub	sp, #12
 8004d98:	af00      	add	r7, sp, #0
 8004d9a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	689b      	ldr	r3, [r3, #8]
 8004da0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004da4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004da8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr

08004dbc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b083      	sub	sp, #12
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004dcc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004dd0:	d101      	bne.n	8004dd6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e000      	b.n	8004dd8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	370c      	adds	r7, #12
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004df4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004df8:	f043 0201 	orr.w	r2, r3, #1
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004e00:	bf00      	nop
 8004e02:	370c      	adds	r7, #12
 8004e04:	46bd      	mov	sp, r7
 8004e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e0a:	4770      	bx	lr

08004e0c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004e0c:	b480      	push	{r7}
 8004e0e:	b083      	sub	sp, #12
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	689b      	ldr	r3, [r3, #8]
 8004e18:	f003 0301 	and.w	r3, r3, #1
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <LL_ADC_IsEnabled+0x18>
 8004e20:	2301      	movs	r3, #1
 8004e22:	e000      	b.n	8004e26 <LL_ADC_IsEnabled+0x1a>
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	370c      	adds	r7, #12
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b083      	sub	sp, #12
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	689b      	ldr	r3, [r3, #8]
 8004e3e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004e42:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004e46:	f043 0204 	orr.w	r2, r3, #4
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004e4e:	bf00      	nop
 8004e50:	370c      	adds	r7, #12
 8004e52:	46bd      	mov	sp, r7
 8004e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e58:	4770      	bx	lr

08004e5a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e5a:	b480      	push	{r7}
 8004e5c:	b083      	sub	sp, #12
 8004e5e:	af00      	add	r7, sp, #0
 8004e60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f003 0304 	and.w	r3, r3, #4
 8004e6a:	2b04      	cmp	r3, #4
 8004e6c:	d101      	bne.n	8004e72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e000      	b.n	8004e74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004e72:	2300      	movs	r3, #0
}
 8004e74:	4618      	mov	r0, r3
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	689b      	ldr	r3, [r3, #8]
 8004e8c:	f003 0308 	and.w	r3, r3, #8
 8004e90:	2b08      	cmp	r3, #8
 8004e92:	d101      	bne.n	8004e98 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004e94:	2301      	movs	r3, #1
 8004e96:	e000      	b.n	8004e9a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004e98:	2300      	movs	r3, #0
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr
	...

08004ea8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004ea8:	b590      	push	{r4, r7, lr}
 8004eaa:	b089      	sub	sp, #36	; 0x24
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d101      	bne.n	8004ec2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e130      	b.n	8005124 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	691b      	ldr	r3, [r3, #16]
 8004ec6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d109      	bne.n	8004ee4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f7fc fb45 	bl	8001560 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	4618      	mov	r0, r3
 8004eea:	f7ff ff3f 	bl	8004d6c <LL_ADC_IsDeepPowerDownEnabled>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d004      	beq.n	8004efe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff ff25 	bl	8004d48 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	4618      	mov	r0, r3
 8004f04:	f7ff ff5a 	bl	8004dbc <LL_ADC_IsInternalRegulatorEnabled>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d115      	bne.n	8004f3a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	4618      	mov	r0, r3
 8004f14:	f7ff ff3e 	bl	8004d94 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004f18:	4b84      	ldr	r3, [pc, #528]	; (800512c <HAL_ADC_Init+0x284>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	099b      	lsrs	r3, r3, #6
 8004f1e:	4a84      	ldr	r2, [pc, #528]	; (8005130 <HAL_ADC_Init+0x288>)
 8004f20:	fba2 2303 	umull	r2, r3, r2, r3
 8004f24:	099b      	lsrs	r3, r3, #6
 8004f26:	3301      	adds	r3, #1
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004f2c:	e002      	b.n	8004f34 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	3b01      	subs	r3, #1
 8004f32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d1f9      	bne.n	8004f2e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4618      	mov	r0, r3
 8004f40:	f7ff ff3c 	bl	8004dbc <LL_ADC_IsInternalRegulatorEnabled>
 8004f44:	4603      	mov	r3, r0
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d10d      	bne.n	8004f66 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f4e:	f043 0210 	orr.w	r2, r3, #16
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f5a:	f043 0201 	orr.w	r2, r3, #1
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7ff ff75 	bl	8004e5a <LL_ADC_REG_IsConversionOngoing>
 8004f70:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f76:	f003 0310 	and.w	r3, r3, #16
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f040 80c9 	bne.w	8005112 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f80:	697b      	ldr	r3, [r7, #20]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	f040 80c5 	bne.w	8005112 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f8c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8004f90:	f043 0202 	orr.w	r2, r3, #2
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	f7ff ff35 	bl	8004e0c <LL_ADC_IsEnabled>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d115      	bne.n	8004fd4 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004fa8:	4862      	ldr	r0, [pc, #392]	; (8005134 <HAL_ADC_Init+0x28c>)
 8004faa:	f7ff ff2f 	bl	8004e0c <LL_ADC_IsEnabled>
 8004fae:	4604      	mov	r4, r0
 8004fb0:	4861      	ldr	r0, [pc, #388]	; (8005138 <HAL_ADC_Init+0x290>)
 8004fb2:	f7ff ff2b 	bl	8004e0c <LL_ADC_IsEnabled>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	431c      	orrs	r4, r3
 8004fba:	4860      	ldr	r0, [pc, #384]	; (800513c <HAL_ADC_Init+0x294>)
 8004fbc:	f7ff ff26 	bl	8004e0c <LL_ADC_IsEnabled>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	4323      	orrs	r3, r4
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d105      	bne.n	8004fd4 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	4619      	mov	r1, r3
 8004fce:	485c      	ldr	r0, [pc, #368]	; (8005140 <HAL_ADC_Init+0x298>)
 8004fd0:	f7ff fd94 	bl	8004afc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	7e5b      	ldrb	r3, [r3, #25]
 8004fd8:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004fde:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004fe4:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004fea:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ff2:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004ffe:	2b01      	cmp	r3, #1
 8005000:	d106      	bne.n	8005010 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005006:	3b01      	subs	r3, #1
 8005008:	045b      	lsls	r3, r3, #17
 800500a:	69ba      	ldr	r2, [r7, #24]
 800500c:	4313      	orrs	r3, r2
 800500e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005014:	2b00      	cmp	r3, #0
 8005016:	d009      	beq.n	800502c <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005024:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005026:	69ba      	ldr	r2, [r7, #24]
 8005028:	4313      	orrs	r3, r2
 800502a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68da      	ldr	r2, [r3, #12]
 8005032:	4b44      	ldr	r3, [pc, #272]	; (8005144 <HAL_ADC_Init+0x29c>)
 8005034:	4013      	ands	r3, r2
 8005036:	687a      	ldr	r2, [r7, #4]
 8005038:	6812      	ldr	r2, [r2, #0]
 800503a:	69b9      	ldr	r1, [r7, #24]
 800503c:	430b      	orrs	r3, r1
 800503e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	4618      	mov	r0, r3
 8005046:	f7ff ff1b 	bl	8004e80 <LL_ADC_INJ_IsConversionOngoing>
 800504a:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d13d      	bne.n	80050ce <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d13a      	bne.n	80050ce <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800505c:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005064:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005066:	4313      	orrs	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005074:	f023 0302 	bic.w	r3, r3, #2
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	6812      	ldr	r2, [r2, #0]
 800507c:	69b9      	ldr	r1, [r7, #24]
 800507e:	430b      	orrs	r3, r1
 8005080:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005088:	2b01      	cmp	r3, #1
 800508a:	d118      	bne.n	80050be <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	691b      	ldr	r3, [r3, #16]
 8005092:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005096:	f023 0304 	bic.w	r3, r3, #4
 800509a:	687a      	ldr	r2, [r7, #4]
 800509c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800509e:	687a      	ldr	r2, [r7, #4]
 80050a0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80050a2:	4311      	orrs	r1, r2
 80050a4:	687a      	ldr	r2, [r7, #4]
 80050a6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80050a8:	4311      	orrs	r1, r2
 80050aa:	687a      	ldr	r2, [r7, #4]
 80050ac:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80050ae:	430a      	orrs	r2, r1
 80050b0:	431a      	orrs	r2, r3
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	f042 0201 	orr.w	r2, r2, #1
 80050ba:	611a      	str	r2, [r3, #16]
 80050bc:	e007      	b.n	80050ce <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	691a      	ldr	r2, [r3, #16]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	f022 0201 	bic.w	r2, r2, #1
 80050cc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	691b      	ldr	r3, [r3, #16]
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d10c      	bne.n	80050f0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050dc:	f023 010f 	bic.w	r1, r3, #15
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	69db      	ldr	r3, [r3, #28]
 80050e4:	1e5a      	subs	r2, r3, #1
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	430a      	orrs	r2, r1
 80050ec:	631a      	str	r2, [r3, #48]	; 0x30
 80050ee:	e007      	b.n	8005100 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f022 020f 	bic.w	r2, r2, #15
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005104:	f023 0303 	bic.w	r3, r3, #3
 8005108:	f043 0201 	orr.w	r2, r3, #1
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	655a      	str	r2, [r3, #84]	; 0x54
 8005110:	e007      	b.n	8005122 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005116:	f043 0210 	orr.w	r2, r3, #16
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005122:	7ffb      	ldrb	r3, [r7, #31]
}
 8005124:	4618      	mov	r0, r3
 8005126:	3724      	adds	r7, #36	; 0x24
 8005128:	46bd      	mov	sp, r7
 800512a:	bd90      	pop	{r4, r7, pc}
 800512c:	20000000 	.word	0x20000000
 8005130:	053e2d63 	.word	0x053e2d63
 8005134:	50040000 	.word	0x50040000
 8005138:	50040100 	.word	0x50040100
 800513c:	50040200 	.word	0x50040200
 8005140:	50040300 	.word	0x50040300
 8005144:	fff0c007 	.word	0xfff0c007

08005148 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005148:	b580      	push	{r7, lr}
 800514a:	b086      	sub	sp, #24
 800514c:	af00      	add	r7, sp, #0
 800514e:	60f8      	str	r0, [r7, #12]
 8005150:	60b9      	str	r1, [r7, #8]
 8005152:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005154:	4853      	ldr	r0, [pc, #332]	; (80052a4 <HAL_ADC_Start_DMA+0x15c>)
 8005156:	f7ff fde9 	bl	8004d2c <LL_ADC_GetMultimode>
 800515a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4618      	mov	r0, r3
 8005162:	f7ff fe7a 	bl	8004e5a <LL_ADC_REG_IsConversionOngoing>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	f040 8093 	bne.w	8005294 <HAL_ADC_Start_DMA+0x14c>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005174:	2b01      	cmp	r3, #1
 8005176:	d101      	bne.n	800517c <HAL_ADC_Start_DMA+0x34>
 8005178:	2302      	movs	r3, #2
 800517a:	e08e      	b.n	800529a <HAL_ADC_Start_DMA+0x152>
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	2201      	movs	r2, #1
 8005180:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a47      	ldr	r2, [pc, #284]	; (80052a8 <HAL_ADC_Start_DMA+0x160>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d008      	beq.n	80051a0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d005      	beq.n	80051a0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	2b05      	cmp	r3, #5
 8005198:	d002      	beq.n	80051a0 <HAL_ADC_Start_DMA+0x58>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	2b09      	cmp	r3, #9
 800519e:	d172      	bne.n	8005286 <HAL_ADC_Start_DMA+0x13e>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 fc9d 	bl	8005ae0 <ADC_Enable>
 80051a6:	4603      	mov	r3, r0
 80051a8:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80051aa:	7dfb      	ldrb	r3, [r7, #23]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d165      	bne.n	800527c <HAL_ADC_Start_DMA+0x134>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051b4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80051b8:	f023 0301 	bic.w	r3, r3, #1
 80051bc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a38      	ldr	r2, [pc, #224]	; (80052ac <HAL_ADC_Start_DMA+0x164>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d002      	beq.n	80051d4 <HAL_ADC_Start_DMA+0x8c>
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	e000      	b.n	80051d6 <HAL_ADC_Start_DMA+0x8e>
 80051d4:	4b36      	ldr	r3, [pc, #216]	; (80052b0 <HAL_ADC_Start_DMA+0x168>)
 80051d6:	68fa      	ldr	r2, [r7, #12]
 80051d8:	6812      	ldr	r2, [r2, #0]
 80051da:	4293      	cmp	r3, r2
 80051dc:	d002      	beq.n	80051e4 <HAL_ADC_Start_DMA+0x9c>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d105      	bne.n	80051f0 <HAL_ADC_Start_DMA+0xa8>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d006      	beq.n	800520a <HAL_ADC_Start_DMA+0xc2>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005200:	f023 0206 	bic.w	r2, r3, #6
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	659a      	str	r2, [r3, #88]	; 0x58
 8005208:	e002      	b.n	8005210 <HAL_ADC_Start_DMA+0xc8>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2200      	movs	r2, #0
 800520e:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005214:	4a27      	ldr	r2, [pc, #156]	; (80052b4 <HAL_ADC_Start_DMA+0x16c>)
 8005216:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800521c:	4a26      	ldr	r2, [pc, #152]	; (80052b8 <HAL_ADC_Start_DMA+0x170>)
 800521e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005224:	4a25      	ldr	r2, [pc, #148]	; (80052bc <HAL_ADC_Start_DMA+0x174>)
 8005226:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	221c      	movs	r2, #28
 800522e:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	685a      	ldr	r2, [r3, #4]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f042 0210 	orr.w	r2, r2, #16
 8005246:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	68da      	ldr	r2, [r3, #12]
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f042 0201 	orr.w	r2, r2, #1
 8005256:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3340      	adds	r3, #64	; 0x40
 8005262:	4619      	mov	r1, r3
 8005264:	68ba      	ldr	r2, [r7, #8]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	f001 f8f0 	bl	800644c <HAL_DMA_Start_IT>
 800526c:	4603      	mov	r3, r0
 800526e:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff fddc 	bl	8004e32 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 800527a:	e00d      	b.n	8005298 <HAL_ADC_Start_DMA+0x150>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8005284:	e008      	b.n	8005298 <HAL_ADC_Start_DMA+0x150>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8005292:	e001      	b.n	8005298 <HAL_ADC_Start_DMA+0x150>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005294:	2302      	movs	r3, #2
 8005296:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005298:	7dfb      	ldrb	r3, [r7, #23]
}
 800529a:	4618      	mov	r0, r3
 800529c:	3718      	adds	r7, #24
 800529e:	46bd      	mov	sp, r7
 80052a0:	bd80      	pop	{r7, pc}
 80052a2:	bf00      	nop
 80052a4:	50040300 	.word	0x50040300
 80052a8:	50040200 	.word	0x50040200
 80052ac:	50040100 	.word	0x50040100
 80052b0:	50040000 	.word	0x50040000
 80052b4:	08005bed 	.word	0x08005bed
 80052b8:	08005cc5 	.word	0x08005cc5
 80052bc:	08005ce1 	.word	0x08005ce1

080052c0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b083      	sub	sp, #12
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80052c8:	bf00      	nop
 80052ca:	370c      	adds	r7, #12
 80052cc:	46bd      	mov	sp, r7
 80052ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d2:	4770      	bx	lr

080052d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b0b6      	sub	sp, #216	; 0xd8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005306:	2300      	movs	r3, #0
 8005308:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800530c:	2300      	movs	r3, #0
 800530e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005316:	2b01      	cmp	r3, #1
 8005318:	d101      	bne.n	800531e <HAL_ADC_ConfigChannel+0x22>
 800531a:	2302      	movs	r3, #2
 800531c:	e3c9      	b.n	8005ab2 <HAL_ADC_ConfigChannel+0x7b6>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2201      	movs	r2, #1
 8005322:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	4618      	mov	r0, r3
 800532c:	f7ff fd95 	bl	8004e5a <LL_ADC_REG_IsConversionOngoing>
 8005330:	4603      	mov	r3, r0
 8005332:	2b00      	cmp	r3, #0
 8005334:	f040 83aa 	bne.w	8005a8c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8005338:	683b      	ldr	r3, [r7, #0]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8005340:	683b      	ldr	r3, [r7, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	2b05      	cmp	r3, #5
 8005346:	d824      	bhi.n	8005392 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	3b02      	subs	r3, #2
 800534e:	2b03      	cmp	r3, #3
 8005350:	d81b      	bhi.n	800538a <HAL_ADC_ConfigChannel+0x8e>
 8005352:	a201      	add	r2, pc, #4	; (adr r2, 8005358 <HAL_ADC_ConfigChannel+0x5c>)
 8005354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005358:	08005369 	.word	0x08005369
 800535c:	08005371 	.word	0x08005371
 8005360:	08005379 	.word	0x08005379
 8005364:	08005381 	.word	0x08005381
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8005368:	230c      	movs	r3, #12
 800536a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800536e:	e010      	b.n	8005392 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8005370:	2312      	movs	r3, #18
 8005372:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005376:	e00c      	b.n	8005392 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8005378:	2318      	movs	r3, #24
 800537a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 800537e:	e008      	b.n	8005392 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8005380:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005384:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005388:	e003      	b.n	8005392 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 800538a:	2306      	movs	r3, #6
 800538c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
          break;
 8005390:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6818      	ldr	r0, [r3, #0]
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	461a      	mov	r2, r3
 800539c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80053a0:	f7ff fc48 	bl	8004c34 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f7ff fd56 	bl	8004e5a <LL_ADC_REG_IsConversionOngoing>
 80053ae:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4618      	mov	r0, r3
 80053b8:	f7ff fd62 	bl	8004e80 <LL_ADC_INJ_IsConversionOngoing>
 80053bc:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80053c0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f040 81a4 	bne.w	8005712 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80053ca:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f040 819f 	bne.w	8005712 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6818      	ldr	r0, [r3, #0]
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	6819      	ldr	r1, [r3, #0]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	461a      	mov	r2, r3
 80053e2:	f7ff fc53 	bl	8004c8c <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	695a      	ldr	r2, [r3, #20]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	08db      	lsrs	r3, r3, #3
 80053f2:	f003 0303 	and.w	r3, r3, #3
 80053f6:	005b      	lsls	r3, r3, #1
 80053f8:	fa02 f303 	lsl.w	r3, r2, r3
 80053fc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	691b      	ldr	r3, [r3, #16]
 8005404:	2b04      	cmp	r3, #4
 8005406:	d00a      	beq.n	800541e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6818      	ldr	r0, [r3, #0]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	6919      	ldr	r1, [r3, #16]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8005418:	f7ff fba4 	bl	8004b64 <LL_ADC_SetOffset>
 800541c:	e179      	b.n	8005712 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	2100      	movs	r1, #0
 8005424:	4618      	mov	r0, r3
 8005426:	f7ff fbc1 	bl	8004bac <LL_ADC_GetOffsetChannel>
 800542a:	4603      	mov	r3, r0
 800542c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005430:	2b00      	cmp	r3, #0
 8005432:	d10a      	bne.n	800544a <HAL_ADC_ConfigChannel+0x14e>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2100      	movs	r1, #0
 800543a:	4618      	mov	r0, r3
 800543c:	f7ff fbb6 	bl	8004bac <LL_ADC_GetOffsetChannel>
 8005440:	4603      	mov	r3, r0
 8005442:	0e9b      	lsrs	r3, r3, #26
 8005444:	f003 021f 	and.w	r2, r3, #31
 8005448:	e01e      	b.n	8005488 <HAL_ADC_ConfigChannel+0x18c>
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	2100      	movs	r1, #0
 8005450:	4618      	mov	r0, r3
 8005452:	f7ff fbab 	bl	8004bac <LL_ADC_GetOffsetChannel>
 8005456:	4603      	mov	r3, r0
 8005458:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800545c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8005460:	fa93 f3a3 	rbit	r3, r3
 8005464:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005468:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800546c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005470:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005474:	2b00      	cmp	r3, #0
 8005476:	d101      	bne.n	800547c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8005478:	2320      	movs	r3, #32
 800547a:	e004      	b.n	8005486 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800547c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8005480:	fab3 f383 	clz	r3, r3
 8005484:	b2db      	uxtb	r3, r3
 8005486:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005488:	683b      	ldr	r3, [r7, #0]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005490:	2b00      	cmp	r3, #0
 8005492:	d105      	bne.n	80054a0 <HAL_ADC_ConfigChannel+0x1a4>
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	0e9b      	lsrs	r3, r3, #26
 800549a:	f003 031f 	and.w	r3, r3, #31
 800549e:	e018      	b.n	80054d2 <HAL_ADC_ConfigChannel+0x1d6>
 80054a0:	683b      	ldr	r3, [r7, #0]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80054ac:	fa93 f3a3 	rbit	r3, r3
 80054b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 80054b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80054b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 80054bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d101      	bne.n	80054c8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80054c4:	2320      	movs	r3, #32
 80054c6:	e004      	b.n	80054d2 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80054c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80054cc:	fab3 f383 	clz	r3, r3
 80054d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80054d2:	429a      	cmp	r2, r3
 80054d4:	d106      	bne.n	80054e4 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	2200      	movs	r2, #0
 80054dc:	2100      	movs	r1, #0
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff fb7a 	bl	8004bd8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	2101      	movs	r1, #1
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7ff fb5e 	bl	8004bac <LL_ADC_GetOffsetChannel>
 80054f0:	4603      	mov	r3, r0
 80054f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d10a      	bne.n	8005510 <HAL_ADC_ConfigChannel+0x214>
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	2101      	movs	r1, #1
 8005500:	4618      	mov	r0, r3
 8005502:	f7ff fb53 	bl	8004bac <LL_ADC_GetOffsetChannel>
 8005506:	4603      	mov	r3, r0
 8005508:	0e9b      	lsrs	r3, r3, #26
 800550a:	f003 021f 	and.w	r2, r3, #31
 800550e:	e01e      	b.n	800554e <HAL_ADC_ConfigChannel+0x252>
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	2101      	movs	r1, #1
 8005516:	4618      	mov	r0, r3
 8005518:	f7ff fb48 	bl	8004bac <LL_ADC_GetOffsetChannel>
 800551c:	4603      	mov	r3, r0
 800551e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005522:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005526:	fa93 f3a3 	rbit	r3, r3
 800552a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 800552e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005532:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8005536:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800553a:	2b00      	cmp	r3, #0
 800553c:	d101      	bne.n	8005542 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800553e:	2320      	movs	r3, #32
 8005540:	e004      	b.n	800554c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8005542:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005546:	fab3 f383 	clz	r3, r3
 800554a:	b2db      	uxtb	r3, r3
 800554c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005556:	2b00      	cmp	r3, #0
 8005558:	d105      	bne.n	8005566 <HAL_ADC_ConfigChannel+0x26a>
 800555a:	683b      	ldr	r3, [r7, #0]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	0e9b      	lsrs	r3, r3, #26
 8005560:	f003 031f 	and.w	r3, r3, #31
 8005564:	e018      	b.n	8005598 <HAL_ADC_ConfigChannel+0x29c>
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800556e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8005572:	fa93 f3a3 	rbit	r3, r3
 8005576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 800557a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800557e:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8005582:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005586:	2b00      	cmp	r3, #0
 8005588:	d101      	bne.n	800558e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800558a:	2320      	movs	r3, #32
 800558c:	e004      	b.n	8005598 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800558e:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005592:	fab3 f383 	clz	r3, r3
 8005596:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005598:	429a      	cmp	r2, r3
 800559a:	d106      	bne.n	80055aa <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	2200      	movs	r2, #0
 80055a2:	2101      	movs	r1, #1
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7ff fb17 	bl	8004bd8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	2102      	movs	r1, #2
 80055b0:	4618      	mov	r0, r3
 80055b2:	f7ff fafb 	bl	8004bac <LL_ADC_GetOffsetChannel>
 80055b6:	4603      	mov	r3, r0
 80055b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10a      	bne.n	80055d6 <HAL_ADC_ConfigChannel+0x2da>
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	2102      	movs	r1, #2
 80055c6:	4618      	mov	r0, r3
 80055c8:	f7ff faf0 	bl	8004bac <LL_ADC_GetOffsetChannel>
 80055cc:	4603      	mov	r3, r0
 80055ce:	0e9b      	lsrs	r3, r3, #26
 80055d0:	f003 021f 	and.w	r2, r3, #31
 80055d4:	e01e      	b.n	8005614 <HAL_ADC_ConfigChannel+0x318>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	2102      	movs	r1, #2
 80055dc:	4618      	mov	r0, r3
 80055de:	f7ff fae5 	bl	8004bac <LL_ADC_GetOffsetChannel>
 80055e2:	4603      	mov	r3, r0
 80055e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80055ec:	fa93 f3a3 	rbit	r3, r3
 80055f0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 80055f4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80055f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 80055fc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005600:	2b00      	cmp	r3, #0
 8005602:	d101      	bne.n	8005608 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8005604:	2320      	movs	r3, #32
 8005606:	e004      	b.n	8005612 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8005608:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800560c:	fab3 f383 	clz	r3, r3
 8005610:	b2db      	uxtb	r3, r3
 8005612:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800561c:	2b00      	cmp	r3, #0
 800561e:	d105      	bne.n	800562c <HAL_ADC_ConfigChannel+0x330>
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	0e9b      	lsrs	r3, r3, #26
 8005626:	f003 031f 	and.w	r3, r3, #31
 800562a:	e014      	b.n	8005656 <HAL_ADC_ConfigChannel+0x35a>
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005632:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8005634:	fa93 f3a3 	rbit	r3, r3
 8005638:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 800563a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800563c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8005640:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005644:	2b00      	cmp	r3, #0
 8005646:	d101      	bne.n	800564c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8005648:	2320      	movs	r3, #32
 800564a:	e004      	b.n	8005656 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 800564c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8005650:	fab3 f383 	clz	r3, r3
 8005654:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005656:	429a      	cmp	r2, r3
 8005658:	d106      	bne.n	8005668 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	2200      	movs	r2, #0
 8005660:	2102      	movs	r1, #2
 8005662:	4618      	mov	r0, r3
 8005664:	f7ff fab8 	bl	8004bd8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	2103      	movs	r1, #3
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff fa9c 	bl	8004bac <LL_ADC_GetOffsetChannel>
 8005674:	4603      	mov	r3, r0
 8005676:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800567a:	2b00      	cmp	r3, #0
 800567c:	d10a      	bne.n	8005694 <HAL_ADC_ConfigChannel+0x398>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2103      	movs	r1, #3
 8005684:	4618      	mov	r0, r3
 8005686:	f7ff fa91 	bl	8004bac <LL_ADC_GetOffsetChannel>
 800568a:	4603      	mov	r3, r0
 800568c:	0e9b      	lsrs	r3, r3, #26
 800568e:	f003 021f 	and.w	r2, r3, #31
 8005692:	e017      	b.n	80056c4 <HAL_ADC_ConfigChannel+0x3c8>
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	2103      	movs	r1, #3
 800569a:	4618      	mov	r0, r3
 800569c:	f7ff fa86 	bl	8004bac <LL_ADC_GetOffsetChannel>
 80056a0:	4603      	mov	r3, r0
 80056a2:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056a4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80056a6:	fa93 f3a3 	rbit	r3, r3
 80056aa:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80056ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80056ae:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 80056b0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d101      	bne.n	80056ba <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80056b6:	2320      	movs	r3, #32
 80056b8:	e003      	b.n	80056c2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80056ba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80056bc:	fab3 f383 	clz	r3, r3
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d105      	bne.n	80056dc <HAL_ADC_ConfigChannel+0x3e0>
 80056d0:	683b      	ldr	r3, [r7, #0]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	0e9b      	lsrs	r3, r3, #26
 80056d6:	f003 031f 	and.w	r3, r3, #31
 80056da:	e011      	b.n	8005700 <HAL_ADC_ConfigChannel+0x404>
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056e2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056e4:	fa93 f3a3 	rbit	r3, r3
 80056e8:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 80056ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80056ec:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 80056ee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d101      	bne.n	80056f8 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80056f4:	2320      	movs	r3, #32
 80056f6:	e003      	b.n	8005700 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80056f8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80056fa:	fab3 f383 	clz	r3, r3
 80056fe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005700:	429a      	cmp	r2, r3
 8005702:	d106      	bne.n	8005712 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	2200      	movs	r2, #0
 800570a:	2103      	movs	r1, #3
 800570c:	4618      	mov	r0, r3
 800570e:	f7ff fa63 	bl	8004bd8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f7ff fb78 	bl	8004e0c <LL_ADC_IsEnabled>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	f040 8140 	bne.w	80059a4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	6818      	ldr	r0, [r3, #0]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	6819      	ldr	r1, [r3, #0]
 800572c:	683b      	ldr	r3, [r7, #0]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	461a      	mov	r2, r3
 8005732:	f7ff fad7 	bl	8004ce4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	68db      	ldr	r3, [r3, #12]
 800573a:	4a8f      	ldr	r2, [pc, #572]	; (8005978 <HAL_ADC_ConfigChannel+0x67c>)
 800573c:	4293      	cmp	r3, r2
 800573e:	f040 8131 	bne.w	80059a4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800574e:	2b00      	cmp	r3, #0
 8005750:	d10b      	bne.n	800576a <HAL_ADC_ConfigChannel+0x46e>
 8005752:	683b      	ldr	r3, [r7, #0]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	0e9b      	lsrs	r3, r3, #26
 8005758:	3301      	adds	r3, #1
 800575a:	f003 031f 	and.w	r3, r3, #31
 800575e:	2b09      	cmp	r3, #9
 8005760:	bf94      	ite	ls
 8005762:	2301      	movls	r3, #1
 8005764:	2300      	movhi	r3, #0
 8005766:	b2db      	uxtb	r3, r3
 8005768:	e019      	b.n	800579e <HAL_ADC_ConfigChannel+0x4a2>
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005770:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005772:	fa93 f3a3 	rbit	r3, r3
 8005776:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8005778:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800577a:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 800577c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800577e:	2b00      	cmp	r3, #0
 8005780:	d101      	bne.n	8005786 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8005782:	2320      	movs	r3, #32
 8005784:	e003      	b.n	800578e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8005786:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005788:	fab3 f383 	clz	r3, r3
 800578c:	b2db      	uxtb	r3, r3
 800578e:	3301      	adds	r3, #1
 8005790:	f003 031f 	and.w	r3, r3, #31
 8005794:	2b09      	cmp	r3, #9
 8005796:	bf94      	ite	ls
 8005798:	2301      	movls	r3, #1
 800579a:	2300      	movhi	r3, #0
 800579c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d079      	beq.n	8005896 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d107      	bne.n	80057be <HAL_ADC_ConfigChannel+0x4c2>
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	0e9b      	lsrs	r3, r3, #26
 80057b4:	3301      	adds	r3, #1
 80057b6:	069b      	lsls	r3, r3, #26
 80057b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80057bc:	e015      	b.n	80057ea <HAL_ADC_ConfigChannel+0x4ee>
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80057c6:	fa93 f3a3 	rbit	r3, r3
 80057ca:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 80057cc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80057ce:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 80057d0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d101      	bne.n	80057da <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80057d6:	2320      	movs	r3, #32
 80057d8:	e003      	b.n	80057e2 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80057da:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057dc:	fab3 f383 	clz	r3, r3
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	3301      	adds	r3, #1
 80057e4:	069b      	lsls	r3, r3, #26
 80057e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d109      	bne.n	800580a <HAL_ADC_ConfigChannel+0x50e>
 80057f6:	683b      	ldr	r3, [r7, #0]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	0e9b      	lsrs	r3, r3, #26
 80057fc:	3301      	adds	r3, #1
 80057fe:	f003 031f 	and.w	r3, r3, #31
 8005802:	2101      	movs	r1, #1
 8005804:	fa01 f303 	lsl.w	r3, r1, r3
 8005808:	e017      	b.n	800583a <HAL_ADC_ConfigChannel+0x53e>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005810:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005812:	fa93 f3a3 	rbit	r3, r3
 8005816:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8005818:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800581a:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 800581c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8005822:	2320      	movs	r3, #32
 8005824:	e003      	b.n	800582e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8005826:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005828:	fab3 f383 	clz	r3, r3
 800582c:	b2db      	uxtb	r3, r3
 800582e:	3301      	adds	r3, #1
 8005830:	f003 031f 	and.w	r3, r3, #31
 8005834:	2101      	movs	r1, #1
 8005836:	fa01 f303 	lsl.w	r3, r1, r3
 800583a:	ea42 0103 	orr.w	r1, r2, r3
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005846:	2b00      	cmp	r3, #0
 8005848:	d10a      	bne.n	8005860 <HAL_ADC_ConfigChannel+0x564>
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	0e9b      	lsrs	r3, r3, #26
 8005850:	3301      	adds	r3, #1
 8005852:	f003 021f 	and.w	r2, r3, #31
 8005856:	4613      	mov	r3, r2
 8005858:	005b      	lsls	r3, r3, #1
 800585a:	4413      	add	r3, r2
 800585c:	051b      	lsls	r3, r3, #20
 800585e:	e018      	b.n	8005892 <HAL_ADC_ConfigChannel+0x596>
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005866:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005868:	fa93 f3a3 	rbit	r3, r3
 800586c:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 800586e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005870:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8005872:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005874:	2b00      	cmp	r3, #0
 8005876:	d101      	bne.n	800587c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8005878:	2320      	movs	r3, #32
 800587a:	e003      	b.n	8005884 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800587c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800587e:	fab3 f383 	clz	r3, r3
 8005882:	b2db      	uxtb	r3, r3
 8005884:	3301      	adds	r3, #1
 8005886:	f003 021f 	and.w	r2, r3, #31
 800588a:	4613      	mov	r3, r2
 800588c:	005b      	lsls	r3, r3, #1
 800588e:	4413      	add	r3, r2
 8005890:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005892:	430b      	orrs	r3, r1
 8005894:	e081      	b.n	800599a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d107      	bne.n	80058b2 <HAL_ADC_ConfigChannel+0x5b6>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	0e9b      	lsrs	r3, r3, #26
 80058a8:	3301      	adds	r3, #1
 80058aa:	069b      	lsls	r3, r3, #26
 80058ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80058b0:	e015      	b.n	80058de <HAL_ADC_ConfigChannel+0x5e2>
 80058b2:	683b      	ldr	r3, [r7, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ba:	fa93 f3a3 	rbit	r3, r3
 80058be:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80058c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 80058c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d101      	bne.n	80058ce <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80058ca:	2320      	movs	r3, #32
 80058cc:	e003      	b.n	80058d6 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80058ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d0:	fab3 f383 	clz	r3, r3
 80058d4:	b2db      	uxtb	r3, r3
 80058d6:	3301      	adds	r3, #1
 80058d8:	069b      	lsls	r3, r3, #26
 80058da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d109      	bne.n	80058fe <HAL_ADC_ConfigChannel+0x602>
 80058ea:	683b      	ldr	r3, [r7, #0]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	0e9b      	lsrs	r3, r3, #26
 80058f0:	3301      	adds	r3, #1
 80058f2:	f003 031f 	and.w	r3, r3, #31
 80058f6:	2101      	movs	r1, #1
 80058f8:	fa01 f303 	lsl.w	r3, r1, r3
 80058fc:	e017      	b.n	800592e <HAL_ADC_ConfigChannel+0x632>
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005904:	69fb      	ldr	r3, [r7, #28]
 8005906:	fa93 f3a3 	rbit	r3, r3
 800590a:	61bb      	str	r3, [r7, #24]
  return result;
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8005910:	6a3b      	ldr	r3, [r7, #32]
 8005912:	2b00      	cmp	r3, #0
 8005914:	d101      	bne.n	800591a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8005916:	2320      	movs	r3, #32
 8005918:	e003      	b.n	8005922 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 800591a:	6a3b      	ldr	r3, [r7, #32]
 800591c:	fab3 f383 	clz	r3, r3
 8005920:	b2db      	uxtb	r3, r3
 8005922:	3301      	adds	r3, #1
 8005924:	f003 031f 	and.w	r3, r3, #31
 8005928:	2101      	movs	r1, #1
 800592a:	fa01 f303 	lsl.w	r3, r1, r3
 800592e:	ea42 0103 	orr.w	r1, r2, r3
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800593a:	2b00      	cmp	r3, #0
 800593c:	d10d      	bne.n	800595a <HAL_ADC_ConfigChannel+0x65e>
 800593e:	683b      	ldr	r3, [r7, #0]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	0e9b      	lsrs	r3, r3, #26
 8005944:	3301      	adds	r3, #1
 8005946:	f003 021f 	and.w	r2, r3, #31
 800594a:	4613      	mov	r3, r2
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	4413      	add	r3, r2
 8005950:	3b1e      	subs	r3, #30
 8005952:	051b      	lsls	r3, r3, #20
 8005954:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005958:	e01e      	b.n	8005998 <HAL_ADC_ConfigChannel+0x69c>
 800595a:	683b      	ldr	r3, [r7, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005960:	693b      	ldr	r3, [r7, #16]
 8005962:	fa93 f3a3 	rbit	r3, r3
 8005966:	60fb      	str	r3, [r7, #12]
  return result;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	2b00      	cmp	r3, #0
 8005970:	d104      	bne.n	800597c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8005972:	2320      	movs	r3, #32
 8005974:	e006      	b.n	8005984 <HAL_ADC_ConfigChannel+0x688>
 8005976:	bf00      	nop
 8005978:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	fab3 f383 	clz	r3, r3
 8005982:	b2db      	uxtb	r3, r3
 8005984:	3301      	adds	r3, #1
 8005986:	f003 021f 	and.w	r2, r3, #31
 800598a:	4613      	mov	r3, r2
 800598c:	005b      	lsls	r3, r3, #1
 800598e:	4413      	add	r3, r2
 8005990:	3b1e      	subs	r3, #30
 8005992:	051b      	lsls	r3, r3, #20
 8005994:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005998:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800599a:	683a      	ldr	r2, [r7, #0]
 800599c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800599e:	4619      	mov	r1, r3
 80059a0:	f7ff f974 	bl	8004c8c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681a      	ldr	r2, [r3, #0]
 80059a8:	4b44      	ldr	r3, [pc, #272]	; (8005abc <HAL_ADC_ConfigChannel+0x7c0>)
 80059aa:	4013      	ands	r3, r2
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d07a      	beq.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059b0:	4843      	ldr	r0, [pc, #268]	; (8005ac0 <HAL_ADC_ConfigChannel+0x7c4>)
 80059b2:	f7ff f8c9 	bl	8004b48 <LL_ADC_GetCommonPathInternalCh>
 80059b6:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80059ba:	683b      	ldr	r3, [r7, #0]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	4a41      	ldr	r2, [pc, #260]	; (8005ac4 <HAL_ADC_ConfigChannel+0x7c8>)
 80059c0:	4293      	cmp	r3, r2
 80059c2:	d12c      	bne.n	8005a1e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80059c4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80059c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d126      	bne.n	8005a1e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a3c      	ldr	r2, [pc, #240]	; (8005ac8 <HAL_ADC_ConfigChannel+0x7cc>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d004      	beq.n	80059e4 <HAL_ADC_ConfigChannel+0x6e8>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a3b      	ldr	r2, [pc, #236]	; (8005acc <HAL_ADC_ConfigChannel+0x7d0>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d15d      	bne.n	8005aa0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80059e4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80059e8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80059ec:	4619      	mov	r1, r3
 80059ee:	4834      	ldr	r0, [pc, #208]	; (8005ac0 <HAL_ADC_ConfigChannel+0x7c4>)
 80059f0:	f7ff f897 	bl	8004b22 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80059f4:	4b36      	ldr	r3, [pc, #216]	; (8005ad0 <HAL_ADC_ConfigChannel+0x7d4>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	099b      	lsrs	r3, r3, #6
 80059fa:	4a36      	ldr	r2, [pc, #216]	; (8005ad4 <HAL_ADC_ConfigChannel+0x7d8>)
 80059fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005a00:	099b      	lsrs	r3, r3, #6
 8005a02:	1c5a      	adds	r2, r3, #1
 8005a04:	4613      	mov	r3, r2
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	4413      	add	r3, r2
 8005a0a:	009b      	lsls	r3, r3, #2
 8005a0c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005a0e:	e002      	b.n	8005a16 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	3b01      	subs	r3, #1
 8005a14:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d1f9      	bne.n	8005a10 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a1c:	e040      	b.n	8005aa0 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4a2d      	ldr	r2, [pc, #180]	; (8005ad8 <HAL_ADC_ConfigChannel+0x7dc>)
 8005a24:	4293      	cmp	r3, r2
 8005a26:	d118      	bne.n	8005a5a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005a28:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d112      	bne.n	8005a5a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a23      	ldr	r2, [pc, #140]	; (8005ac8 <HAL_ADC_ConfigChannel+0x7cc>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d004      	beq.n	8005a48 <HAL_ADC_ConfigChannel+0x74c>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a22      	ldr	r2, [pc, #136]	; (8005acc <HAL_ADC_ConfigChannel+0x7d0>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d12d      	bne.n	8005aa4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a48:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a4c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005a50:	4619      	mov	r1, r3
 8005a52:	481b      	ldr	r0, [pc, #108]	; (8005ac0 <HAL_ADC_ConfigChannel+0x7c4>)
 8005a54:	f7ff f865 	bl	8004b22 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a58:	e024      	b.n	8005aa4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a1f      	ldr	r2, [pc, #124]	; (8005adc <HAL_ADC_ConfigChannel+0x7e0>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d120      	bne.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005a64:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a68:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d11a      	bne.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	4a14      	ldr	r2, [pc, #80]	; (8005ac8 <HAL_ADC_ConfigChannel+0x7cc>)
 8005a76:	4293      	cmp	r3, r2
 8005a78:	d115      	bne.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005a7e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005a82:	4619      	mov	r1, r3
 8005a84:	480e      	ldr	r0, [pc, #56]	; (8005ac0 <HAL_ADC_ConfigChannel+0x7c4>)
 8005a86:	f7ff f84c 	bl	8004b22 <LL_ADC_SetCommonPathInternalCh>
 8005a8a:	e00c      	b.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a90:	f043 0220 	orr.w	r2, r3, #32
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8005a9e:	e002      	b.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005aa0:	bf00      	nop
 8005aa2:	e000      	b.n	8005aa6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005aa4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005aae:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	37d8      	adds	r7, #216	; 0xd8
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	80080000 	.word	0x80080000
 8005ac0:	50040300 	.word	0x50040300
 8005ac4:	c7520000 	.word	0xc7520000
 8005ac8:	50040000 	.word	0x50040000
 8005acc:	50040200 	.word	0x50040200
 8005ad0:	20000000 	.word	0x20000000
 8005ad4:	053e2d63 	.word	0x053e2d63
 8005ad8:	cb840000 	.word	0xcb840000
 8005adc:	80000001 	.word	0x80000001

08005ae0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005ae0:	b580      	push	{r7, lr}
 8005ae2:	b084      	sub	sp, #16
 8005ae4:	af00      	add	r7, sp, #0
 8005ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7ff f98b 	bl	8004e0c <LL_ADC_IsEnabled>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d169      	bne.n	8005bd0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	689a      	ldr	r2, [r3, #8]
 8005b02:	4b36      	ldr	r3, [pc, #216]	; (8005bdc <ADC_Enable+0xfc>)
 8005b04:	4013      	ands	r3, r2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d00d      	beq.n	8005b26 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b0e:	f043 0210 	orr.w	r2, r3, #16
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b1a:	f043 0201 	orr.w	r2, r3, #1
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8005b22:	2301      	movs	r3, #1
 8005b24:	e055      	b.n	8005bd2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f7ff f95a 	bl	8004de4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005b30:	482b      	ldr	r0, [pc, #172]	; (8005be0 <ADC_Enable+0x100>)
 8005b32:	f7ff f809 	bl	8004b48 <LL_ADC_GetCommonPathInternalCh>
 8005b36:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005b38:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d013      	beq.n	8005b68 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b40:	4b28      	ldr	r3, [pc, #160]	; (8005be4 <ADC_Enable+0x104>)
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	099b      	lsrs	r3, r3, #6
 8005b46:	4a28      	ldr	r2, [pc, #160]	; (8005be8 <ADC_Enable+0x108>)
 8005b48:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4c:	099b      	lsrs	r3, r3, #6
 8005b4e:	1c5a      	adds	r2, r3, #1
 8005b50:	4613      	mov	r3, r2
 8005b52:	005b      	lsls	r3, r3, #1
 8005b54:	4413      	add	r3, r2
 8005b56:	009b      	lsls	r3, r3, #2
 8005b58:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b5a:	e002      	b.n	8005b62 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	3b01      	subs	r3, #1
 8005b60:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d1f9      	bne.n	8005b5c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005b68:	f7fe ff98 	bl	8004a9c <HAL_GetTick>
 8005b6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b6e:	e028      	b.n	8005bc2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4618      	mov	r0, r3
 8005b76:	f7ff f949 	bl	8004e0c <LL_ADC_IsEnabled>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d104      	bne.n	8005b8a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7ff f92d 	bl	8004de4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b8a:	f7fe ff87 	bl	8004a9c <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d914      	bls.n	8005bc2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0301 	and.w	r3, r3, #1
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d00d      	beq.n	8005bc2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005baa:	f043 0210 	orr.w	r2, r3, #16
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb6:	f043 0201 	orr.w	r2, r3, #1
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8005bbe:	2301      	movs	r3, #1
 8005bc0:	e007      	b.n	8005bd2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b01      	cmp	r3, #1
 8005bce:	d1cf      	bne.n	8005b70 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bd0:	2300      	movs	r3, #0
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	3710      	adds	r7, #16
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	bd80      	pop	{r7, pc}
 8005bda:	bf00      	nop
 8005bdc:	8000003f 	.word	0x8000003f
 8005be0:	50040300 	.word	0x50040300
 8005be4:	20000000 	.word	0x20000000
 8005be8:	053e2d63 	.word	0x053e2d63

08005bec <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b084      	sub	sp, #16
 8005bf0:	af00      	add	r7, sp, #0
 8005bf2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005bf8:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005bfe:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d14b      	bne.n	8005c9e <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c0a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0308 	and.w	r3, r3, #8
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d021      	beq.n	8005c64 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	4618      	mov	r0, r3
 8005c26:	f7fe fff2 	bl	8004c0e <LL_ADC_REG_IsTriggerSourceSWStart>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d032      	beq.n	8005c96 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d12b      	bne.n	8005c96 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c42:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c4e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d11f      	bne.n	8005c96 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c5a:	f043 0201 	orr.w	r2, r3, #1
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	655a      	str	r2, [r3, #84]	; 0x54
 8005c62:	e018      	b.n	8005c96 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f003 0302 	and.w	r3, r3, #2
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d111      	bne.n	8005c96 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c76:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d105      	bne.n	8005c96 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8e:	f043 0201 	orr.w	r2, r3, #1
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005c96:	68f8      	ldr	r0, [r7, #12]
 8005c98:	f7ff fb12 	bl	80052c0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005c9c:	e00e      	b.n	8005cbc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ca2:	f003 0310 	and.w	r3, r3, #16
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005caa:	68f8      	ldr	r0, [r7, #12]
 8005cac:	f7ff fb1c 	bl	80052e8 <HAL_ADC_ErrorCallback>
}
 8005cb0:	e004      	b.n	8005cbc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005cb6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cb8:	6878      	ldr	r0, [r7, #4]
 8005cba:	4798      	blx	r3
}
 8005cbc:	bf00      	nop
 8005cbe:	3710      	adds	r7, #16
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bd80      	pop	{r7, pc}

08005cc4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b084      	sub	sp, #16
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cd0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005cd2:	68f8      	ldr	r0, [r7, #12]
 8005cd4:	f7ff fafe 	bl	80052d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005cd8:	bf00      	nop
 8005cda:	3710      	adds	r7, #16
 8005cdc:	46bd      	mov	sp, r7
 8005cde:	bd80      	pop	{r7, pc}

08005ce0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b084      	sub	sp, #16
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cec:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005cf2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cfe:	f043 0204 	orr.w	r2, r3, #4
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005d06:	68f8      	ldr	r0, [r7, #12]
 8005d08:	f7ff faee 	bl	80052e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d0c:	bf00      	nop
 8005d0e:	3710      	adds	r7, #16
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}

08005d14 <LL_ADC_IsEnabled>:
{
 8005d14:	b480      	push	{r7}
 8005d16:	b083      	sub	sp, #12
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	689b      	ldr	r3, [r3, #8]
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d101      	bne.n	8005d2c <LL_ADC_IsEnabled+0x18>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	e000      	b.n	8005d2e <LL_ADC_IsEnabled+0x1a>
 8005d2c:	2300      	movs	r3, #0
}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	370c      	adds	r7, #12
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr

08005d3a <LL_ADC_REG_IsConversionOngoing>:
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b083      	sub	sp, #12
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	f003 0304 	and.w	r3, r3, #4
 8005d4a:	2b04      	cmp	r3, #4
 8005d4c:	d101      	bne.n	8005d52 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d4e:	2301      	movs	r3, #1
 8005d50:	e000      	b.n	8005d54 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	370c      	adds	r7, #12
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5e:	4770      	bx	lr

08005d60 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005d60:	b590      	push	{r4, r7, lr}
 8005d62:	b09f      	sub	sp, #124	; 0x7c
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]
 8005d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005d76:	2b01      	cmp	r3, #1
 8005d78:	d101      	bne.n	8005d7e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005d7a:	2302      	movs	r3, #2
 8005d7c:	e093      	b.n	8005ea6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2201      	movs	r2, #1
 8005d82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005d86:	2300      	movs	r3, #0
 8005d88:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a47      	ldr	r2, [pc, #284]	; (8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d102      	bne.n	8005d9e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005d98:	4b46      	ldr	r3, [pc, #280]	; (8005eb4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005d9a:	60bb      	str	r3, [r7, #8]
 8005d9c:	e001      	b.n	8005da2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d10b      	bne.n	8005dc0 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dac:	f043 0220 	orr.w	r2, r3, #32
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	2200      	movs	r2, #0
 8005db8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8005dbc:	2301      	movs	r3, #1
 8005dbe:	e072      	b.n	8005ea6 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005dc0:	68bb      	ldr	r3, [r7, #8]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff ffb9 	bl	8005d3a <LL_ADC_REG_IsConversionOngoing>
 8005dc8:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff ffb3 	bl	8005d3a <LL_ADC_REG_IsConversionOngoing>
 8005dd4:	4603      	mov	r3, r0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d154      	bne.n	8005e84 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005dda:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d151      	bne.n	8005e84 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005de0:	4b35      	ldr	r3, [pc, #212]	; (8005eb8 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8005de2:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d02c      	beq.n	8005e46 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005dec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	6859      	ldr	r1, [r3, #4]
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005dfe:	035b      	lsls	r3, r3, #13
 8005e00:	430b      	orrs	r3, r1
 8005e02:	431a      	orrs	r2, r3
 8005e04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e06:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e08:	4829      	ldr	r0, [pc, #164]	; (8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005e0a:	f7ff ff83 	bl	8005d14 <LL_ADC_IsEnabled>
 8005e0e:	4604      	mov	r4, r0
 8005e10:	4828      	ldr	r0, [pc, #160]	; (8005eb4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005e12:	f7ff ff7f 	bl	8005d14 <LL_ADC_IsEnabled>
 8005e16:	4603      	mov	r3, r0
 8005e18:	431c      	orrs	r4, r3
 8005e1a:	4828      	ldr	r0, [pc, #160]	; (8005ebc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005e1c:	f7ff ff7a 	bl	8005d14 <LL_ADC_IsEnabled>
 8005e20:	4603      	mov	r3, r0
 8005e22:	4323      	orrs	r3, r4
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d137      	bne.n	8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005e28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005e30:	f023 030f 	bic.w	r3, r3, #15
 8005e34:	683a      	ldr	r2, [r7, #0]
 8005e36:	6811      	ldr	r1, [r2, #0]
 8005e38:	683a      	ldr	r2, [r7, #0]
 8005e3a:	6892      	ldr	r2, [r2, #8]
 8005e3c:	430a      	orrs	r2, r1
 8005e3e:	431a      	orrs	r2, r3
 8005e40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e42:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e44:	e028      	b.n	8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005e46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005e4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e50:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005e52:	4817      	ldr	r0, [pc, #92]	; (8005eb0 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8005e54:	f7ff ff5e 	bl	8005d14 <LL_ADC_IsEnabled>
 8005e58:	4604      	mov	r4, r0
 8005e5a:	4816      	ldr	r0, [pc, #88]	; (8005eb4 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8005e5c:	f7ff ff5a 	bl	8005d14 <LL_ADC_IsEnabled>
 8005e60:	4603      	mov	r3, r0
 8005e62:	431c      	orrs	r4, r3
 8005e64:	4815      	ldr	r0, [pc, #84]	; (8005ebc <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8005e66:	f7ff ff55 	bl	8005d14 <LL_ADC_IsEnabled>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	4323      	orrs	r3, r4
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d112      	bne.n	8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005e72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e74:	689b      	ldr	r3, [r3, #8]
 8005e76:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005e7a:	f023 030f 	bic.w	r3, r3, #15
 8005e7e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005e80:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e82:	e009      	b.n	8005e98 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e88:	f043 0220 	orr.w	r2, r3, #32
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8005e90:	2301      	movs	r3, #1
 8005e92:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8005e96:	e000      	b.n	8005e9a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005e98:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8005ea2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	377c      	adds	r7, #124	; 0x7c
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd90      	pop	{r4, r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	50040000 	.word	0x50040000
 8005eb4:	50040100 	.word	0x50040100
 8005eb8:	50040300 	.word	0x50040300
 8005ebc:	50040200 	.word	0x50040200

08005ec0 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d101      	bne.n	8005ed2 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005ece:	2301      	movs	r3, #1
 8005ed0:	e0ed      	b.n	80060ae <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005ed8:	b2db      	uxtb	r3, r3
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d102      	bne.n	8005ee4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f7fb fdfc 	bl	8001adc <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0201 	orr.w	r2, r2, #1
 8005ef2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ef4:	f7fe fdd2 	bl	8004a9c <HAL_GetTick>
 8005ef8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005efa:	e012      	b.n	8005f22 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005efc:	f7fe fdce 	bl	8004a9c <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b0a      	cmp	r3, #10
 8005f08:	d90b      	bls.n	8005f22 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f0e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2205      	movs	r2, #5
 8005f1a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e0c5      	b.n	80060ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	685b      	ldr	r3, [r3, #4]
 8005f28:	f003 0301 	and.w	r3, r3, #1
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d0e5      	beq.n	8005efc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	681a      	ldr	r2, [r3, #0]
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f022 0202 	bic.w	r2, r2, #2
 8005f3e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005f40:	f7fe fdac 	bl	8004a9c <HAL_GetTick>
 8005f44:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f46:	e012      	b.n	8005f6e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005f48:	f7fe fda8 	bl	8004a9c <HAL_GetTick>
 8005f4c:	4602      	mov	r2, r0
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	1ad3      	subs	r3, r2, r3
 8005f52:	2b0a      	cmp	r3, #10
 8005f54:	d90b      	bls.n	8005f6e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2205      	movs	r2, #5
 8005f66:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e09f      	b.n	80060ae <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f003 0302 	and.w	r3, r3, #2
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1e5      	bne.n	8005f48 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	7e1b      	ldrb	r3, [r3, #24]
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d108      	bne.n	8005f96 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f92:	601a      	str	r2, [r3, #0]
 8005f94:	e007      	b.n	8005fa6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	681a      	ldr	r2, [r3, #0]
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fa4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	7e5b      	ldrb	r3, [r3, #25]
 8005faa:	2b01      	cmp	r3, #1
 8005fac:	d108      	bne.n	8005fc0 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fbc:	601a      	str	r2, [r3, #0]
 8005fbe:	e007      	b.n	8005fd0 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	681a      	ldr	r2, [r3, #0]
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fce:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	7e9b      	ldrb	r3, [r3, #26]
 8005fd4:	2b01      	cmp	r3, #1
 8005fd6:	d108      	bne.n	8005fea <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	681a      	ldr	r2, [r3, #0]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f042 0220 	orr.w	r2, r2, #32
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	e007      	b.n	8005ffa <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f022 0220 	bic.w	r2, r2, #32
 8005ff8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	7edb      	ldrb	r3, [r3, #27]
 8005ffe:	2b01      	cmp	r3, #1
 8006000:	d108      	bne.n	8006014 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	681a      	ldr	r2, [r3, #0]
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f022 0210 	bic.w	r2, r2, #16
 8006010:	601a      	str	r2, [r3, #0]
 8006012:	e007      	b.n	8006024 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	f042 0210 	orr.w	r2, r2, #16
 8006022:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	7f1b      	ldrb	r3, [r3, #28]
 8006028:	2b01      	cmp	r3, #1
 800602a:	d108      	bne.n	800603e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681a      	ldr	r2, [r3, #0]
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f042 0208 	orr.w	r2, r2, #8
 800603a:	601a      	str	r2, [r3, #0]
 800603c:	e007      	b.n	800604e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 0208 	bic.w	r2, r2, #8
 800604c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	7f5b      	ldrb	r3, [r3, #29]
 8006052:	2b01      	cmp	r3, #1
 8006054:	d108      	bne.n	8006068 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681a      	ldr	r2, [r3, #0]
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f042 0204 	orr.w	r2, r2, #4
 8006064:	601a      	str	r2, [r3, #0]
 8006066:	e007      	b.n	8006078 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f022 0204 	bic.w	r2, r2, #4
 8006076:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	689a      	ldr	r2, [r3, #8]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	431a      	orrs	r2, r3
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	431a      	orrs	r2, r3
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	ea42 0103 	orr.w	r1, r2, r3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	685b      	ldr	r3, [r3, #4]
 8006094:	1e5a      	subs	r2, r3, #1
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	430a      	orrs	r2, r1
 800609c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	2201      	movs	r2, #1
 80060a8:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80060ac:	2300      	movs	r3, #0
}
 80060ae:	4618      	mov	r0, r3
 80060b0:	3710      	adds	r7, #16
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bd80      	pop	{r7, pc}
	...

080060b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b085      	sub	sp, #20
 80060bc:	af00      	add	r7, sp, #0
 80060be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	f003 0307 	and.w	r3, r3, #7
 80060c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80060c8:	4b0c      	ldr	r3, [pc, #48]	; (80060fc <__NVIC_SetPriorityGrouping+0x44>)
 80060ca:	68db      	ldr	r3, [r3, #12]
 80060cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80060ce:	68ba      	ldr	r2, [r7, #8]
 80060d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80060d4:	4013      	ands	r3, r2
 80060d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80060e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80060e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80060e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80060ea:	4a04      	ldr	r2, [pc, #16]	; (80060fc <__NVIC_SetPriorityGrouping+0x44>)
 80060ec:	68bb      	ldr	r3, [r7, #8]
 80060ee:	60d3      	str	r3, [r2, #12]
}
 80060f0:	bf00      	nop
 80060f2:	3714      	adds	r7, #20
 80060f4:	46bd      	mov	sp, r7
 80060f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fa:	4770      	bx	lr
 80060fc:	e000ed00 	.word	0xe000ed00

08006100 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006100:	b480      	push	{r7}
 8006102:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006104:	4b04      	ldr	r3, [pc, #16]	; (8006118 <__NVIC_GetPriorityGrouping+0x18>)
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	0a1b      	lsrs	r3, r3, #8
 800610a:	f003 0307 	and.w	r3, r3, #7
}
 800610e:	4618      	mov	r0, r3
 8006110:	46bd      	mov	sp, r7
 8006112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006116:	4770      	bx	lr
 8006118:	e000ed00 	.word	0xe000ed00

0800611c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800611c:	b480      	push	{r7}
 800611e:	b083      	sub	sp, #12
 8006120:	af00      	add	r7, sp, #0
 8006122:	4603      	mov	r3, r0
 8006124:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800612a:	2b00      	cmp	r3, #0
 800612c:	db0b      	blt.n	8006146 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800612e:	79fb      	ldrb	r3, [r7, #7]
 8006130:	f003 021f 	and.w	r2, r3, #31
 8006134:	4907      	ldr	r1, [pc, #28]	; (8006154 <__NVIC_EnableIRQ+0x38>)
 8006136:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800613a:	095b      	lsrs	r3, r3, #5
 800613c:	2001      	movs	r0, #1
 800613e:	fa00 f202 	lsl.w	r2, r0, r2
 8006142:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006146:	bf00      	nop
 8006148:	370c      	adds	r7, #12
 800614a:	46bd      	mov	sp, r7
 800614c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006150:	4770      	bx	lr
 8006152:	bf00      	nop
 8006154:	e000e100 	.word	0xe000e100

08006158 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006158:	b480      	push	{r7}
 800615a:	b083      	sub	sp, #12
 800615c:	af00      	add	r7, sp, #0
 800615e:	4603      	mov	r3, r0
 8006160:	6039      	str	r1, [r7, #0]
 8006162:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006164:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006168:	2b00      	cmp	r3, #0
 800616a:	db0a      	blt.n	8006182 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	b2da      	uxtb	r2, r3
 8006170:	490c      	ldr	r1, [pc, #48]	; (80061a4 <__NVIC_SetPriority+0x4c>)
 8006172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006176:	0112      	lsls	r2, r2, #4
 8006178:	b2d2      	uxtb	r2, r2
 800617a:	440b      	add	r3, r1
 800617c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006180:	e00a      	b.n	8006198 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	b2da      	uxtb	r2, r3
 8006186:	4908      	ldr	r1, [pc, #32]	; (80061a8 <__NVIC_SetPriority+0x50>)
 8006188:	79fb      	ldrb	r3, [r7, #7]
 800618a:	f003 030f 	and.w	r3, r3, #15
 800618e:	3b04      	subs	r3, #4
 8006190:	0112      	lsls	r2, r2, #4
 8006192:	b2d2      	uxtb	r2, r2
 8006194:	440b      	add	r3, r1
 8006196:	761a      	strb	r2, [r3, #24]
}
 8006198:	bf00      	nop
 800619a:	370c      	adds	r7, #12
 800619c:	46bd      	mov	sp, r7
 800619e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a2:	4770      	bx	lr
 80061a4:	e000e100 	.word	0xe000e100
 80061a8:	e000ed00 	.word	0xe000ed00

080061ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b089      	sub	sp, #36	; 0x24
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	60f8      	str	r0, [r7, #12]
 80061b4:	60b9      	str	r1, [r7, #8]
 80061b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	f003 0307 	and.w	r3, r3, #7
 80061be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80061c0:	69fb      	ldr	r3, [r7, #28]
 80061c2:	f1c3 0307 	rsb	r3, r3, #7
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	bf28      	it	cs
 80061ca:	2304      	movcs	r3, #4
 80061cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80061ce:	69fb      	ldr	r3, [r7, #28]
 80061d0:	3304      	adds	r3, #4
 80061d2:	2b06      	cmp	r3, #6
 80061d4:	d902      	bls.n	80061dc <NVIC_EncodePriority+0x30>
 80061d6:	69fb      	ldr	r3, [r7, #28]
 80061d8:	3b03      	subs	r3, #3
 80061da:	e000      	b.n	80061de <NVIC_EncodePriority+0x32>
 80061dc:	2300      	movs	r3, #0
 80061de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80061e0:	f04f 32ff 	mov.w	r2, #4294967295
 80061e4:	69bb      	ldr	r3, [r7, #24]
 80061e6:	fa02 f303 	lsl.w	r3, r2, r3
 80061ea:	43da      	mvns	r2, r3
 80061ec:	68bb      	ldr	r3, [r7, #8]
 80061ee:	401a      	ands	r2, r3
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80061f4:	f04f 31ff 	mov.w	r1, #4294967295
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	fa01 f303 	lsl.w	r3, r1, r3
 80061fe:	43d9      	mvns	r1, r3
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006204:	4313      	orrs	r3, r2
         );
}
 8006206:	4618      	mov	r0, r3
 8006208:	3724      	adds	r7, #36	; 0x24
 800620a:	46bd      	mov	sp, r7
 800620c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006210:	4770      	bx	lr
	...

08006214 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006214:	b580      	push	{r7, lr}
 8006216:	b082      	sub	sp, #8
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	3b01      	subs	r3, #1
 8006220:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006224:	d301      	bcc.n	800622a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006226:	2301      	movs	r3, #1
 8006228:	e00f      	b.n	800624a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800622a:	4a0a      	ldr	r2, [pc, #40]	; (8006254 <SysTick_Config+0x40>)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	3b01      	subs	r3, #1
 8006230:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006232:	210f      	movs	r1, #15
 8006234:	f04f 30ff 	mov.w	r0, #4294967295
 8006238:	f7ff ff8e 	bl	8006158 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800623c:	4b05      	ldr	r3, [pc, #20]	; (8006254 <SysTick_Config+0x40>)
 800623e:	2200      	movs	r2, #0
 8006240:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006242:	4b04      	ldr	r3, [pc, #16]	; (8006254 <SysTick_Config+0x40>)
 8006244:	2207      	movs	r2, #7
 8006246:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006248:	2300      	movs	r3, #0
}
 800624a:	4618      	mov	r0, r3
 800624c:	3708      	adds	r7, #8
 800624e:	46bd      	mov	sp, r7
 8006250:	bd80      	pop	{r7, pc}
 8006252:	bf00      	nop
 8006254:	e000e010 	.word	0xe000e010

08006258 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006260:	6878      	ldr	r0, [r7, #4]
 8006262:	f7ff ff29 	bl	80060b8 <__NVIC_SetPriorityGrouping>
}
 8006266:	bf00      	nop
 8006268:	3708      	adds	r7, #8
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800626e:	b580      	push	{r7, lr}
 8006270:	b086      	sub	sp, #24
 8006272:	af00      	add	r7, sp, #0
 8006274:	4603      	mov	r3, r0
 8006276:	60b9      	str	r1, [r7, #8]
 8006278:	607a      	str	r2, [r7, #4]
 800627a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006280:	f7ff ff3e 	bl	8006100 <__NVIC_GetPriorityGrouping>
 8006284:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	68b9      	ldr	r1, [r7, #8]
 800628a:	6978      	ldr	r0, [r7, #20]
 800628c:	f7ff ff8e 	bl	80061ac <NVIC_EncodePriority>
 8006290:	4602      	mov	r2, r0
 8006292:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006296:	4611      	mov	r1, r2
 8006298:	4618      	mov	r0, r3
 800629a:	f7ff ff5d 	bl	8006158 <__NVIC_SetPriority>
}
 800629e:	bf00      	nop
 80062a0:	3718      	adds	r7, #24
 80062a2:	46bd      	mov	sp, r7
 80062a4:	bd80      	pop	{r7, pc}

080062a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062a6:	b580      	push	{r7, lr}
 80062a8:	b082      	sub	sp, #8
 80062aa:	af00      	add	r7, sp, #0
 80062ac:	4603      	mov	r3, r0
 80062ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80062b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062b4:	4618      	mov	r0, r3
 80062b6:	f7ff ff31 	bl	800611c <__NVIC_EnableIRQ>
}
 80062ba:	bf00      	nop
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b082      	sub	sp, #8
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80062ca:	6878      	ldr	r0, [r7, #4]
 80062cc:	f7ff ffa2 	bl	8006214 <SysTick_Config>
 80062d0:	4603      	mov	r3, r0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
	...

080062dc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80062dc:	b480      	push	{r7}
 80062de:	b085      	sub	sp, #20
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d101      	bne.n	80062ee <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80062ea:	2301      	movs	r3, #1
 80062ec:	e098      	b.n	8006420 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	461a      	mov	r2, r3
 80062f4:	4b4d      	ldr	r3, [pc, #308]	; (800642c <HAL_DMA_Init+0x150>)
 80062f6:	429a      	cmp	r2, r3
 80062f8:	d80f      	bhi.n	800631a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	461a      	mov	r2, r3
 8006300:	4b4b      	ldr	r3, [pc, #300]	; (8006430 <HAL_DMA_Init+0x154>)
 8006302:	4413      	add	r3, r2
 8006304:	4a4b      	ldr	r2, [pc, #300]	; (8006434 <HAL_DMA_Init+0x158>)
 8006306:	fba2 2303 	umull	r2, r3, r2, r3
 800630a:	091b      	lsrs	r3, r3, #4
 800630c:	009a      	lsls	r2, r3, #2
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	4a48      	ldr	r2, [pc, #288]	; (8006438 <HAL_DMA_Init+0x15c>)
 8006316:	641a      	str	r2, [r3, #64]	; 0x40
 8006318:	e00e      	b.n	8006338 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	461a      	mov	r2, r3
 8006320:	4b46      	ldr	r3, [pc, #280]	; (800643c <HAL_DMA_Init+0x160>)
 8006322:	4413      	add	r3, r2
 8006324:	4a43      	ldr	r2, [pc, #268]	; (8006434 <HAL_DMA_Init+0x158>)
 8006326:	fba2 2303 	umull	r2, r3, r2, r3
 800632a:	091b      	lsrs	r3, r3, #4
 800632c:	009a      	lsls	r2, r3, #2
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	4a42      	ldr	r2, [pc, #264]	; (8006440 <HAL_DMA_Init+0x164>)
 8006336:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2202      	movs	r2, #2
 800633c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800634e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006352:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800635c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	691b      	ldr	r3, [r3, #16]
 8006362:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006368:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	699b      	ldr	r3, [r3, #24]
 800636e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006374:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6a1b      	ldr	r3, [r3, #32]
 800637a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800637c:	68fa      	ldr	r2, [r7, #12]
 800637e:	4313      	orrs	r3, r2
 8006380:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006392:	d039      	beq.n	8006408 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006398:	4a27      	ldr	r2, [pc, #156]	; (8006438 <HAL_DMA_Init+0x15c>)
 800639a:	4293      	cmp	r3, r2
 800639c:	d11a      	bne.n	80063d4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800639e:	4b29      	ldr	r3, [pc, #164]	; (8006444 <HAL_DMA_Init+0x168>)
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a6:	f003 031c 	and.w	r3, r3, #28
 80063aa:	210f      	movs	r1, #15
 80063ac:	fa01 f303 	lsl.w	r3, r1, r3
 80063b0:	43db      	mvns	r3, r3
 80063b2:	4924      	ldr	r1, [pc, #144]	; (8006444 <HAL_DMA_Init+0x168>)
 80063b4:	4013      	ands	r3, r2
 80063b6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80063b8:	4b22      	ldr	r3, [pc, #136]	; (8006444 <HAL_DMA_Init+0x168>)
 80063ba:	681a      	ldr	r2, [r3, #0]
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6859      	ldr	r1, [r3, #4]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063c4:	f003 031c 	and.w	r3, r3, #28
 80063c8:	fa01 f303 	lsl.w	r3, r1, r3
 80063cc:	491d      	ldr	r1, [pc, #116]	; (8006444 <HAL_DMA_Init+0x168>)
 80063ce:	4313      	orrs	r3, r2
 80063d0:	600b      	str	r3, [r1, #0]
 80063d2:	e019      	b.n	8006408 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80063d4:	4b1c      	ldr	r3, [pc, #112]	; (8006448 <HAL_DMA_Init+0x16c>)
 80063d6:	681a      	ldr	r2, [r3, #0]
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063dc:	f003 031c 	and.w	r3, r3, #28
 80063e0:	210f      	movs	r1, #15
 80063e2:	fa01 f303 	lsl.w	r3, r1, r3
 80063e6:	43db      	mvns	r3, r3
 80063e8:	4917      	ldr	r1, [pc, #92]	; (8006448 <HAL_DMA_Init+0x16c>)
 80063ea:	4013      	ands	r3, r2
 80063ec:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80063ee:	4b16      	ldr	r3, [pc, #88]	; (8006448 <HAL_DMA_Init+0x16c>)
 80063f0:	681a      	ldr	r2, [r3, #0]
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6859      	ldr	r1, [r3, #4]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063fa:	f003 031c 	and.w	r3, r3, #28
 80063fe:	fa01 f303 	lsl.w	r3, r1, r3
 8006402:	4911      	ldr	r1, [pc, #68]	; (8006448 <HAL_DMA_Init+0x16c>)
 8006404:	4313      	orrs	r3, r2
 8006406:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	2200      	movs	r2, #0
 800640c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2200      	movs	r2, #0
 800641a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800641e:	2300      	movs	r3, #0
}
 8006420:	4618      	mov	r0, r3
 8006422:	3714      	adds	r7, #20
 8006424:	46bd      	mov	sp, r7
 8006426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642a:	4770      	bx	lr
 800642c:	40020407 	.word	0x40020407
 8006430:	bffdfff8 	.word	0xbffdfff8
 8006434:	cccccccd 	.word	0xcccccccd
 8006438:	40020000 	.word	0x40020000
 800643c:	bffdfbf8 	.word	0xbffdfbf8
 8006440:	40020400 	.word	0x40020400
 8006444:	400200a8 	.word	0x400200a8
 8006448:	400204a8 	.word	0x400204a8

0800644c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800644c:	b580      	push	{r7, lr}
 800644e:	b086      	sub	sp, #24
 8006450:	af00      	add	r7, sp, #0
 8006452:	60f8      	str	r0, [r7, #12]
 8006454:	60b9      	str	r1, [r7, #8]
 8006456:	607a      	str	r2, [r7, #4]
 8006458:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800645a:	2300      	movs	r3, #0
 800645c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006464:	2b01      	cmp	r3, #1
 8006466:	d101      	bne.n	800646c <HAL_DMA_Start_IT+0x20>
 8006468:	2302      	movs	r3, #2
 800646a:	e04b      	b.n	8006504 <HAL_DMA_Start_IT+0xb8>
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800647a:	b2db      	uxtb	r3, r3
 800647c:	2b01      	cmp	r3, #1
 800647e:	d13a      	bne.n	80064f6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	2202      	movs	r2, #2
 8006484:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	2200      	movs	r2, #0
 800648c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681a      	ldr	r2, [r3, #0]
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f022 0201 	bic.w	r2, r2, #1
 800649c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	687a      	ldr	r2, [r7, #4]
 80064a2:	68b9      	ldr	r1, [r7, #8]
 80064a4:	68f8      	ldr	r0, [r7, #12]
 80064a6:	f000 f95f 	bl	8006768 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d008      	beq.n	80064c4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f042 020e 	orr.w	r2, r2, #14
 80064c0:	601a      	str	r2, [r3, #0]
 80064c2:	e00f      	b.n	80064e4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	681a      	ldr	r2, [r3, #0]
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	f022 0204 	bic.w	r2, r2, #4
 80064d2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f042 020a 	orr.w	r2, r2, #10
 80064e2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]
 80064f4:	e005      	b.n	8006502 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80064fe:	2302      	movs	r3, #2
 8006500:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006502:	7dfb      	ldrb	r3, [r7, #23]
}
 8006504:	4618      	mov	r0, r3
 8006506:	3718      	adds	r7, #24
 8006508:	46bd      	mov	sp, r7
 800650a:	bd80      	pop	{r7, pc}

0800650c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006514:	2300      	movs	r3, #0
 8006516:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800651e:	b2db      	uxtb	r3, r3
 8006520:	2b02      	cmp	r3, #2
 8006522:	d008      	beq.n	8006536 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2204      	movs	r2, #4
 8006528:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	2200      	movs	r2, #0
 800652e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006532:	2301      	movs	r3, #1
 8006534:	e022      	b.n	800657c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 020e 	bic.w	r2, r2, #14
 8006544:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681a      	ldr	r2, [r3, #0]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0201 	bic.w	r2, r2, #1
 8006554:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800655a:	f003 021c 	and.w	r2, r3, #28
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	2101      	movs	r1, #1
 8006564:	fa01 f202 	lsl.w	r2, r1, r2
 8006568:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	2201      	movs	r2, #1
 800656e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800657a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800657c:	4618      	mov	r0, r3
 800657e:	3714      	adds	r7, #20
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006590:	2300      	movs	r3, #0
 8006592:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800659a:	b2db      	uxtb	r3, r3
 800659c:	2b02      	cmp	r3, #2
 800659e:	d005      	beq.n	80065ac <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	2204      	movs	r2, #4
 80065a4:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80065a6:	2301      	movs	r3, #1
 80065a8:	73fb      	strb	r3, [r7, #15]
 80065aa:	e029      	b.n	8006600 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681a      	ldr	r2, [r3, #0]
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f022 020e 	bic.w	r2, r2, #14
 80065ba:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	681a      	ldr	r2, [r3, #0]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f022 0201 	bic.w	r2, r2, #1
 80065ca:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065d0:	f003 021c 	and.w	r2, r3, #28
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065d8:	2101      	movs	r1, #1
 80065da:	fa01 f202 	lsl.w	r2, r1, r2
 80065de:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2201      	movs	r2, #1
 80065e4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2200      	movs	r2, #0
 80065ec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d003      	beq.n	8006600 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065fc:	6878      	ldr	r0, [r7, #4]
 80065fe:	4798      	blx	r3
    }
  }
  return status;
 8006600:	7bfb      	ldrb	r3, [r7, #15]
}
 8006602:	4618      	mov	r0, r3
 8006604:	3710      	adds	r7, #16
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}

0800660a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800660a:	b580      	push	{r7, lr}
 800660c:	b084      	sub	sp, #16
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006626:	f003 031c 	and.w	r3, r3, #28
 800662a:	2204      	movs	r2, #4
 800662c:	409a      	lsls	r2, r3
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	4013      	ands	r3, r2
 8006632:	2b00      	cmp	r3, #0
 8006634:	d026      	beq.n	8006684 <HAL_DMA_IRQHandler+0x7a>
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	f003 0304 	and.w	r3, r3, #4
 800663c:	2b00      	cmp	r3, #0
 800663e:	d021      	beq.n	8006684 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 0320 	and.w	r3, r3, #32
 800664a:	2b00      	cmp	r3, #0
 800664c:	d107      	bne.n	800665e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681a      	ldr	r2, [r3, #0]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f022 0204 	bic.w	r2, r2, #4
 800665c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006662:	f003 021c 	and.w	r2, r3, #28
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800666a:	2104      	movs	r1, #4
 800666c:	fa01 f202 	lsl.w	r2, r1, r2
 8006670:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006676:	2b00      	cmp	r3, #0
 8006678:	d071      	beq.n	800675e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667e:	6878      	ldr	r0, [r7, #4]
 8006680:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006682:	e06c      	b.n	800675e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006688:	f003 031c 	and.w	r3, r3, #28
 800668c:	2202      	movs	r2, #2
 800668e:	409a      	lsls	r2, r3
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	4013      	ands	r3, r2
 8006694:	2b00      	cmp	r3, #0
 8006696:	d02e      	beq.n	80066f6 <HAL_DMA_IRQHandler+0xec>
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	f003 0302 	and.w	r3, r3, #2
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d029      	beq.n	80066f6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0320 	and.w	r3, r3, #32
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d10b      	bne.n	80066c8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	681a      	ldr	r2, [r3, #0]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f022 020a 	bic.w	r2, r2, #10
 80066be:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2201      	movs	r2, #1
 80066c4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066cc:	f003 021c 	and.w	r2, r3, #28
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d4:	2102      	movs	r1, #2
 80066d6:	fa01 f202 	lsl.w	r2, r1, r2
 80066da:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d038      	beq.n	800675e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066f0:	6878      	ldr	r0, [r7, #4]
 80066f2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80066f4:	e033      	b.n	800675e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80066fa:	f003 031c 	and.w	r3, r3, #28
 80066fe:	2208      	movs	r2, #8
 8006700:	409a      	lsls	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	4013      	ands	r3, r2
 8006706:	2b00      	cmp	r3, #0
 8006708:	d02a      	beq.n	8006760 <HAL_DMA_IRQHandler+0x156>
 800670a:	68bb      	ldr	r3, [r7, #8]
 800670c:	f003 0308 	and.w	r3, r3, #8
 8006710:	2b00      	cmp	r3, #0
 8006712:	d025      	beq.n	8006760 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	681a      	ldr	r2, [r3, #0]
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	f022 020e 	bic.w	r2, r2, #14
 8006722:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006728:	f003 021c 	and.w	r2, r3, #28
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006730:	2101      	movs	r1, #1
 8006732:	fa01 f202 	lsl.w	r2, r1, r2
 8006736:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2201      	movs	r2, #1
 800673c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006752:	2b00      	cmp	r3, #0
 8006754:	d004      	beq.n	8006760 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800675a:	6878      	ldr	r0, [r7, #4]
 800675c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800675e:	bf00      	nop
 8006760:	bf00      	nop
}
 8006762:	3710      	adds	r7, #16
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006768:	b480      	push	{r7}
 800676a:	b085      	sub	sp, #20
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
 8006774:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800677a:	f003 021c 	and.w	r2, r3, #28
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006782:	2101      	movs	r1, #1
 8006784:	fa01 f202 	lsl.w	r2, r1, r2
 8006788:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	683a      	ldr	r2, [r7, #0]
 8006790:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006792:	68fb      	ldr	r3, [r7, #12]
 8006794:	689b      	ldr	r3, [r3, #8]
 8006796:	2b10      	cmp	r3, #16
 8006798:	d108      	bne.n	80067ac <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	687a      	ldr	r2, [r7, #4]
 80067a0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68ba      	ldr	r2, [r7, #8]
 80067a8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80067aa:	e007      	b.n	80067bc <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68ba      	ldr	r2, [r7, #8]
 80067b2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	687a      	ldr	r2, [r7, #4]
 80067ba:	60da      	str	r2, [r3, #12]
}
 80067bc:	bf00      	nop
 80067be:	3714      	adds	r7, #20
 80067c0:	46bd      	mov	sp, r7
 80067c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c6:	4770      	bx	lr

080067c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80067c8:	b480      	push	{r7}
 80067ca:	b087      	sub	sp, #28
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
 80067d0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80067d2:	2300      	movs	r3, #0
 80067d4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80067d6:	e17f      	b.n	8006ad8 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	681a      	ldr	r2, [r3, #0]
 80067dc:	2101      	movs	r1, #1
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	fa01 f303 	lsl.w	r3, r1, r3
 80067e4:	4013      	ands	r3, r2
 80067e6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f000 8171 	beq.w	8006ad2 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	685b      	ldr	r3, [r3, #4]
 80067f4:	f003 0303 	and.w	r3, r3, #3
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d005      	beq.n	8006808 <HAL_GPIO_Init+0x40>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	f003 0303 	and.w	r3, r3, #3
 8006804:	2b02      	cmp	r3, #2
 8006806:	d130      	bne.n	800686a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800680e:	697b      	ldr	r3, [r7, #20]
 8006810:	005b      	lsls	r3, r3, #1
 8006812:	2203      	movs	r2, #3
 8006814:	fa02 f303 	lsl.w	r3, r2, r3
 8006818:	43db      	mvns	r3, r3
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4013      	ands	r3, r2
 800681e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	68da      	ldr	r2, [r3, #12]
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	005b      	lsls	r3, r3, #1
 8006828:	fa02 f303 	lsl.w	r3, r2, r3
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	4313      	orrs	r3, r2
 8006830:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	693a      	ldr	r2, [r7, #16]
 8006836:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	685b      	ldr	r3, [r3, #4]
 800683c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800683e:	2201      	movs	r2, #1
 8006840:	697b      	ldr	r3, [r7, #20]
 8006842:	fa02 f303 	lsl.w	r3, r2, r3
 8006846:	43db      	mvns	r3, r3
 8006848:	693a      	ldr	r2, [r7, #16]
 800684a:	4013      	ands	r3, r2
 800684c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800684e:	683b      	ldr	r3, [r7, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	091b      	lsrs	r3, r3, #4
 8006854:	f003 0201 	and.w	r2, r3, #1
 8006858:	697b      	ldr	r3, [r7, #20]
 800685a:	fa02 f303 	lsl.w	r3, r2, r3
 800685e:	693a      	ldr	r2, [r7, #16]
 8006860:	4313      	orrs	r3, r2
 8006862:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	693a      	ldr	r2, [r7, #16]
 8006868:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	685b      	ldr	r3, [r3, #4]
 800686e:	f003 0303 	and.w	r3, r3, #3
 8006872:	2b03      	cmp	r3, #3
 8006874:	d118      	bne.n	80068a8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800687a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800687c:	2201      	movs	r2, #1
 800687e:	697b      	ldr	r3, [r7, #20]
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	43db      	mvns	r3, r3
 8006886:	693a      	ldr	r2, [r7, #16]
 8006888:	4013      	ands	r3, r2
 800688a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	685b      	ldr	r3, [r3, #4]
 8006890:	08db      	lsrs	r3, r3, #3
 8006892:	f003 0201 	and.w	r2, r3, #1
 8006896:	697b      	ldr	r3, [r7, #20]
 8006898:	fa02 f303 	lsl.w	r3, r2, r3
 800689c:	693a      	ldr	r2, [r7, #16]
 800689e:	4313      	orrs	r3, r2
 80068a0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	693a      	ldr	r2, [r7, #16]
 80068a6:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80068a8:	683b      	ldr	r3, [r7, #0]
 80068aa:	685b      	ldr	r3, [r3, #4]
 80068ac:	f003 0303 	and.w	r3, r3, #3
 80068b0:	2b03      	cmp	r3, #3
 80068b2:	d017      	beq.n	80068e4 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	68db      	ldr	r3, [r3, #12]
 80068b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80068ba:	697b      	ldr	r3, [r7, #20]
 80068bc:	005b      	lsls	r3, r3, #1
 80068be:	2203      	movs	r2, #3
 80068c0:	fa02 f303 	lsl.w	r3, r2, r3
 80068c4:	43db      	mvns	r3, r3
 80068c6:	693a      	ldr	r2, [r7, #16]
 80068c8:	4013      	ands	r3, r2
 80068ca:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80068cc:	683b      	ldr	r3, [r7, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	697b      	ldr	r3, [r7, #20]
 80068d2:	005b      	lsls	r3, r3, #1
 80068d4:	fa02 f303 	lsl.w	r3, r2, r3
 80068d8:	693a      	ldr	r2, [r7, #16]
 80068da:	4313      	orrs	r3, r2
 80068dc:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	693a      	ldr	r2, [r7, #16]
 80068e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	685b      	ldr	r3, [r3, #4]
 80068e8:	f003 0303 	and.w	r3, r3, #3
 80068ec:	2b02      	cmp	r3, #2
 80068ee:	d123      	bne.n	8006938 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	08da      	lsrs	r2, r3, #3
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	3208      	adds	r2, #8
 80068f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068fc:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f003 0307 	and.w	r3, r3, #7
 8006904:	009b      	lsls	r3, r3, #2
 8006906:	220f      	movs	r2, #15
 8006908:	fa02 f303 	lsl.w	r3, r2, r3
 800690c:	43db      	mvns	r3, r3
 800690e:	693a      	ldr	r2, [r7, #16]
 8006910:	4013      	ands	r3, r2
 8006912:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006914:	683b      	ldr	r3, [r7, #0]
 8006916:	691a      	ldr	r2, [r3, #16]
 8006918:	697b      	ldr	r3, [r7, #20]
 800691a:	f003 0307 	and.w	r3, r3, #7
 800691e:	009b      	lsls	r3, r3, #2
 8006920:	fa02 f303 	lsl.w	r3, r2, r3
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	4313      	orrs	r3, r2
 8006928:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	08da      	lsrs	r2, r3, #3
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	3208      	adds	r2, #8
 8006932:	6939      	ldr	r1, [r7, #16]
 8006934:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800693e:	697b      	ldr	r3, [r7, #20]
 8006940:	005b      	lsls	r3, r3, #1
 8006942:	2203      	movs	r2, #3
 8006944:	fa02 f303 	lsl.w	r3, r2, r3
 8006948:	43db      	mvns	r3, r3
 800694a:	693a      	ldr	r2, [r7, #16]
 800694c:	4013      	ands	r3, r2
 800694e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	f003 0203 	and.w	r2, r3, #3
 8006958:	697b      	ldr	r3, [r7, #20]
 800695a:	005b      	lsls	r3, r3, #1
 800695c:	fa02 f303 	lsl.w	r3, r2, r3
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	4313      	orrs	r3, r2
 8006964:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	693a      	ldr	r2, [r7, #16]
 800696a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006974:	2b00      	cmp	r3, #0
 8006976:	f000 80ac 	beq.w	8006ad2 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800697a:	4b5f      	ldr	r3, [pc, #380]	; (8006af8 <HAL_GPIO_Init+0x330>)
 800697c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800697e:	4a5e      	ldr	r2, [pc, #376]	; (8006af8 <HAL_GPIO_Init+0x330>)
 8006980:	f043 0301 	orr.w	r3, r3, #1
 8006984:	6613      	str	r3, [r2, #96]	; 0x60
 8006986:	4b5c      	ldr	r3, [pc, #368]	; (8006af8 <HAL_GPIO_Init+0x330>)
 8006988:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800698a:	f003 0301 	and.w	r3, r3, #1
 800698e:	60bb      	str	r3, [r7, #8]
 8006990:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8006992:	4a5a      	ldr	r2, [pc, #360]	; (8006afc <HAL_GPIO_Init+0x334>)
 8006994:	697b      	ldr	r3, [r7, #20]
 8006996:	089b      	lsrs	r3, r3, #2
 8006998:	3302      	adds	r3, #2
 800699a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800699e:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	f003 0303 	and.w	r3, r3, #3
 80069a6:	009b      	lsls	r3, r3, #2
 80069a8:	220f      	movs	r2, #15
 80069aa:	fa02 f303 	lsl.w	r3, r2, r3
 80069ae:	43db      	mvns	r3, r3
 80069b0:	693a      	ldr	r2, [r7, #16]
 80069b2:	4013      	ands	r3, r2
 80069b4:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80069bc:	d025      	beq.n	8006a0a <HAL_GPIO_Init+0x242>
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	4a4f      	ldr	r2, [pc, #316]	; (8006b00 <HAL_GPIO_Init+0x338>)
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d01f      	beq.n	8006a06 <HAL_GPIO_Init+0x23e>
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	4a4e      	ldr	r2, [pc, #312]	; (8006b04 <HAL_GPIO_Init+0x33c>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d019      	beq.n	8006a02 <HAL_GPIO_Init+0x23a>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	4a4d      	ldr	r2, [pc, #308]	; (8006b08 <HAL_GPIO_Init+0x340>)
 80069d2:	4293      	cmp	r3, r2
 80069d4:	d013      	beq.n	80069fe <HAL_GPIO_Init+0x236>
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	4a4c      	ldr	r2, [pc, #304]	; (8006b0c <HAL_GPIO_Init+0x344>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d00d      	beq.n	80069fa <HAL_GPIO_Init+0x232>
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	4a4b      	ldr	r2, [pc, #300]	; (8006b10 <HAL_GPIO_Init+0x348>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d007      	beq.n	80069f6 <HAL_GPIO_Init+0x22e>
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a4a      	ldr	r2, [pc, #296]	; (8006b14 <HAL_GPIO_Init+0x34c>)
 80069ea:	4293      	cmp	r3, r2
 80069ec:	d101      	bne.n	80069f2 <HAL_GPIO_Init+0x22a>
 80069ee:	2306      	movs	r3, #6
 80069f0:	e00c      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 80069f2:	2307      	movs	r3, #7
 80069f4:	e00a      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 80069f6:	2305      	movs	r3, #5
 80069f8:	e008      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 80069fa:	2304      	movs	r3, #4
 80069fc:	e006      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 80069fe:	2303      	movs	r3, #3
 8006a00:	e004      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 8006a02:	2302      	movs	r3, #2
 8006a04:	e002      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 8006a06:	2301      	movs	r3, #1
 8006a08:	e000      	b.n	8006a0c <HAL_GPIO_Init+0x244>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	f002 0203 	and.w	r2, r2, #3
 8006a12:	0092      	lsls	r2, r2, #2
 8006a14:	4093      	lsls	r3, r2
 8006a16:	693a      	ldr	r2, [r7, #16]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006a1c:	4937      	ldr	r1, [pc, #220]	; (8006afc <HAL_GPIO_Init+0x334>)
 8006a1e:	697b      	ldr	r3, [r7, #20]
 8006a20:	089b      	lsrs	r3, r3, #2
 8006a22:	3302      	adds	r3, #2
 8006a24:	693a      	ldr	r2, [r7, #16]
 8006a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006a2a:	4b3b      	ldr	r3, [pc, #236]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	43db      	mvns	r3, r3
 8006a34:	693a      	ldr	r2, [r7, #16]
 8006a36:	4013      	ands	r3, r2
 8006a38:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d003      	beq.n	8006a4e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006a46:	693a      	ldr	r2, [r7, #16]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8006a4e:	4a32      	ldr	r2, [pc, #200]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006a54:	4b30      	ldr	r3, [pc, #192]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	43db      	mvns	r3, r3
 8006a5e:	693a      	ldr	r2, [r7, #16]
 8006a60:	4013      	ands	r3, r2
 8006a62:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d003      	beq.n	8006a78 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8006a70:	693a      	ldr	r2, [r7, #16]
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006a78:	4a27      	ldr	r2, [pc, #156]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8006a7e:	4b26      	ldr	r3, [pc, #152]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006a80:	685b      	ldr	r3, [r3, #4]
 8006a82:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	43db      	mvns	r3, r3
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	4013      	ands	r3, r2
 8006a8c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d003      	beq.n	8006aa2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8006a9a:	693a      	ldr	r2, [r7, #16]
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006aa2:	4a1d      	ldr	r2, [pc, #116]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8006aa8:	4b1b      	ldr	r3, [pc, #108]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	43db      	mvns	r3, r3
 8006ab2:	693a      	ldr	r2, [r7, #16]
 8006ab4:	4013      	ands	r3, r2
 8006ab6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	685b      	ldr	r3, [r3, #4]
 8006abc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d003      	beq.n	8006acc <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8006ac4:	693a      	ldr	r2, [r7, #16]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006acc:	4a12      	ldr	r2, [pc, #72]	; (8006b18 <HAL_GPIO_Init+0x350>)
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006ad2:	697b      	ldr	r3, [r7, #20]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681a      	ldr	r2, [r3, #0]
 8006adc:	697b      	ldr	r3, [r7, #20]
 8006ade:	fa22 f303 	lsr.w	r3, r2, r3
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	f47f ae78 	bne.w	80067d8 <HAL_GPIO_Init+0x10>
  }
}
 8006ae8:	bf00      	nop
 8006aea:	bf00      	nop
 8006aec:	371c      	adds	r7, #28
 8006aee:	46bd      	mov	sp, r7
 8006af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af4:	4770      	bx	lr
 8006af6:	bf00      	nop
 8006af8:	40021000 	.word	0x40021000
 8006afc:	40010000 	.word	0x40010000
 8006b00:	48000400 	.word	0x48000400
 8006b04:	48000800 	.word	0x48000800
 8006b08:	48000c00 	.word	0x48000c00
 8006b0c:	48001000 	.word	0x48001000
 8006b10:	48001400 	.word	0x48001400
 8006b14:	48001800 	.word	0x48001800
 8006b18:	40010400 	.word	0x40010400

08006b1c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
 8006b24:	460b      	mov	r3, r1
 8006b26:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	691a      	ldr	r2, [r3, #16]
 8006b2c:	887b      	ldrh	r3, [r7, #2]
 8006b2e:	4013      	ands	r3, r2
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d002      	beq.n	8006b3a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006b34:	2301      	movs	r3, #1
 8006b36:	73fb      	strb	r3, [r7, #15]
 8006b38:	e001      	b.n	8006b3e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006b3a:	2300      	movs	r3, #0
 8006b3c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006b3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	3714      	adds	r7, #20
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr

08006b4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006b4c:	b480      	push	{r7}
 8006b4e:	b083      	sub	sp, #12
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	6078      	str	r0, [r7, #4]
 8006b54:	460b      	mov	r3, r1
 8006b56:	807b      	strh	r3, [r7, #2]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006b5c:	787b      	ldrb	r3, [r7, #1]
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d003      	beq.n	8006b6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8006b62:	887a      	ldrh	r2, [r7, #2]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006b68:	e002      	b.n	8006b70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006b6a:	887a      	ldrh	r2, [r7, #2]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006b70:	bf00      	nop
 8006b72:	370c      	adds	r7, #12
 8006b74:	46bd      	mov	sp, r7
 8006b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7a:	4770      	bx	lr

08006b7c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	460b      	mov	r3, r1
 8006b86:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	695b      	ldr	r3, [r3, #20]
 8006b8c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8006b8e:	887a      	ldrh	r2, [r7, #2]
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	4013      	ands	r3, r2
 8006b94:	041a      	lsls	r2, r3, #16
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	43d9      	mvns	r1, r3
 8006b9a:	887b      	ldrh	r3, [r7, #2]
 8006b9c:	400b      	ands	r3, r1
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	619a      	str	r2, [r3, #24]
}
 8006ba4:	bf00      	nop
 8006ba6:	3714      	adds	r7, #20
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b082      	sub	sp, #8
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	4603      	mov	r3, r0
 8006bb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006bba:	4b08      	ldr	r3, [pc, #32]	; (8006bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bbc:	695a      	ldr	r2, [r3, #20]
 8006bbe:	88fb      	ldrh	r3, [r7, #6]
 8006bc0:	4013      	ands	r3, r2
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d006      	beq.n	8006bd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006bc6:	4a05      	ldr	r2, [pc, #20]	; (8006bdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006bc8:	88fb      	ldrh	r3, [r7, #6]
 8006bca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006bcc:	88fb      	ldrh	r3, [r7, #6]
 8006bce:	4618      	mov	r0, r3
 8006bd0:	f7fb f89a 	bl	8001d08 <HAL_GPIO_EXTI_Callback>
  }
}
 8006bd4:	bf00      	nop
 8006bd6:	3708      	adds	r7, #8
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	40010400 	.word	0x40010400

08006be0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8006be4:	4b04      	ldr	r3, [pc, #16]	; (8006bf8 <HAL_PWREx_GetVoltageRange+0x18>)
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8006bec:	4618      	mov	r0, r3
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf4:	4770      	bx	lr
 8006bf6:	bf00      	nop
 8006bf8:	40007000 	.word	0x40007000

08006bfc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b085      	sub	sp, #20
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c0a:	d130      	bne.n	8006c6e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006c0c:	4b23      	ldr	r3, [pc, #140]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006c18:	d038      	beq.n	8006c8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006c1a:	4b20      	ldr	r3, [pc, #128]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006c22:	4a1e      	ldr	r2, [pc, #120]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c24:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006c28:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006c2a:	4b1d      	ldr	r3, [pc, #116]	; (8006ca0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	2232      	movs	r2, #50	; 0x32
 8006c30:	fb02 f303 	mul.w	r3, r2, r3
 8006c34:	4a1b      	ldr	r2, [pc, #108]	; (8006ca4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006c36:	fba2 2303 	umull	r2, r3, r2, r3
 8006c3a:	0c9b      	lsrs	r3, r3, #18
 8006c3c:	3301      	adds	r3, #1
 8006c3e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c40:	e002      	b.n	8006c48 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	3b01      	subs	r3, #1
 8006c46:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006c48:	4b14      	ldr	r3, [pc, #80]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c54:	d102      	bne.n	8006c5c <HAL_PWREx_ControlVoltageScaling+0x60>
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d1f2      	bne.n	8006c42 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006c5c:	4b0f      	ldr	r3, [pc, #60]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c5e:	695b      	ldr	r3, [r3, #20]
 8006c60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006c64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c68:	d110      	bne.n	8006c8c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006c6a:	2303      	movs	r3, #3
 8006c6c:	e00f      	b.n	8006c8e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8006c6e:	4b0b      	ldr	r3, [pc, #44]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006c7a:	d007      	beq.n	8006c8c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006c7c:	4b07      	ldr	r3, [pc, #28]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006c84:	4a05      	ldr	r2, [pc, #20]	; (8006c9c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006c86:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006c8a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	40007000 	.word	0x40007000
 8006ca0:	20000000 	.word	0x20000000
 8006ca4:	431bde83 	.word	0x431bde83

08006ca8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b088      	sub	sp, #32
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d101      	bne.n	8006cba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006cb6:	2301      	movs	r3, #1
 8006cb8:	e3ca      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006cba:	4b97      	ldr	r3, [pc, #604]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 030c 	and.w	r3, r3, #12
 8006cc2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006cc4:	4b94      	ldr	r3, [pc, #592]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006cc6:	68db      	ldr	r3, [r3, #12]
 8006cc8:	f003 0303 	and.w	r3, r3, #3
 8006ccc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0310 	and.w	r3, r3, #16
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f000 80e4 	beq.w	8006ea4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d007      	beq.n	8006cf2 <HAL_RCC_OscConfig+0x4a>
 8006ce2:	69bb      	ldr	r3, [r7, #24]
 8006ce4:	2b0c      	cmp	r3, #12
 8006ce6:	f040 808b 	bne.w	8006e00 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	2b01      	cmp	r3, #1
 8006cee:	f040 8087 	bne.w	8006e00 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006cf2:	4b89      	ldr	r3, [pc, #548]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 0302 	and.w	r3, r3, #2
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d005      	beq.n	8006d0a <HAL_RCC_OscConfig+0x62>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	699b      	ldr	r3, [r3, #24]
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d101      	bne.n	8006d0a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	e3a2      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a1a      	ldr	r2, [r3, #32]
 8006d0e:	4b82      	ldr	r3, [pc, #520]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f003 0308 	and.w	r3, r3, #8
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d004      	beq.n	8006d24 <HAL_RCC_OscConfig+0x7c>
 8006d1a:	4b7f      	ldr	r3, [pc, #508]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d22:	e005      	b.n	8006d30 <HAL_RCC_OscConfig+0x88>
 8006d24:	4b7c      	ldr	r3, [pc, #496]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d2a:	091b      	lsrs	r3, r3, #4
 8006d2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d223      	bcs.n	8006d7c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a1b      	ldr	r3, [r3, #32]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f000 fd55 	bl	80077e8 <RCC_SetFlashLatencyFromMSIRange>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	2b00      	cmp	r3, #0
 8006d42:	d001      	beq.n	8006d48 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006d44:	2301      	movs	r3, #1
 8006d46:	e383      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006d48:	4b73      	ldr	r3, [pc, #460]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	4a72      	ldr	r2, [pc, #456]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d4e:	f043 0308 	orr.w	r3, r3, #8
 8006d52:	6013      	str	r3, [r2, #0]
 8006d54:	4b70      	ldr	r3, [pc, #448]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6a1b      	ldr	r3, [r3, #32]
 8006d60:	496d      	ldr	r1, [pc, #436]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d62:	4313      	orrs	r3, r2
 8006d64:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006d66:	4b6c      	ldr	r3, [pc, #432]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d68:	685b      	ldr	r3, [r3, #4]
 8006d6a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	69db      	ldr	r3, [r3, #28]
 8006d72:	021b      	lsls	r3, r3, #8
 8006d74:	4968      	ldr	r1, [pc, #416]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d76:	4313      	orrs	r3, r2
 8006d78:	604b      	str	r3, [r1, #4]
 8006d7a:	e025      	b.n	8006dc8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006d7c:	4b66      	ldr	r3, [pc, #408]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	4a65      	ldr	r2, [pc, #404]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d82:	f043 0308 	orr.w	r3, r3, #8
 8006d86:	6013      	str	r3, [r2, #0]
 8006d88:	4b63      	ldr	r3, [pc, #396]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	4960      	ldr	r1, [pc, #384]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d96:	4313      	orrs	r3, r2
 8006d98:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006d9a:	4b5f      	ldr	r3, [pc, #380]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	021b      	lsls	r3, r3, #8
 8006da8:	495b      	ldr	r1, [pc, #364]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006daa:	4313      	orrs	r3, r2
 8006dac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006dae:	69bb      	ldr	r3, [r7, #24]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d109      	bne.n	8006dc8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6a1b      	ldr	r3, [r3, #32]
 8006db8:	4618      	mov	r0, r3
 8006dba:	f000 fd15 	bl	80077e8 <RCC_SetFlashLatencyFromMSIRange>
 8006dbe:	4603      	mov	r3, r0
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d001      	beq.n	8006dc8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	e343      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006dc8:	f000 fc4a 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	4b52      	ldr	r3, [pc, #328]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006dd0:	689b      	ldr	r3, [r3, #8]
 8006dd2:	091b      	lsrs	r3, r3, #4
 8006dd4:	f003 030f 	and.w	r3, r3, #15
 8006dd8:	4950      	ldr	r1, [pc, #320]	; (8006f1c <HAL_RCC_OscConfig+0x274>)
 8006dda:	5ccb      	ldrb	r3, [r1, r3]
 8006ddc:	f003 031f 	and.w	r3, r3, #31
 8006de0:	fa22 f303 	lsr.w	r3, r2, r3
 8006de4:	4a4e      	ldr	r2, [pc, #312]	; (8006f20 <HAL_RCC_OscConfig+0x278>)
 8006de6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006de8:	4b4e      	ldr	r3, [pc, #312]	; (8006f24 <HAL_RCC_OscConfig+0x27c>)
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7fd fe05 	bl	80049fc <HAL_InitTick>
 8006df2:	4603      	mov	r3, r0
 8006df4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006df6:	7bfb      	ldrb	r3, [r7, #15]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d052      	beq.n	8006ea2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8006dfc:	7bfb      	ldrb	r3, [r7, #15]
 8006dfe:	e327      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	699b      	ldr	r3, [r3, #24]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d032      	beq.n	8006e6e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006e08:	4b43      	ldr	r3, [pc, #268]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a42      	ldr	r2, [pc, #264]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e0e:	f043 0301 	orr.w	r3, r3, #1
 8006e12:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006e14:	f7fd fe42 	bl	8004a9c <HAL_GetTick>
 8006e18:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e1a:	e008      	b.n	8006e2e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e1c:	f7fd fe3e 	bl	8004a9c <HAL_GetTick>
 8006e20:	4602      	mov	r2, r0
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	1ad3      	subs	r3, r2, r3
 8006e26:	2b02      	cmp	r3, #2
 8006e28:	d901      	bls.n	8006e2e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8006e2a:	2303      	movs	r3, #3
 8006e2c:	e310      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006e2e:	4b3a      	ldr	r3, [pc, #232]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d0f0      	beq.n	8006e1c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e3a:	4b37      	ldr	r3, [pc, #220]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	4a36      	ldr	r2, [pc, #216]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e40:	f043 0308 	orr.w	r3, r3, #8
 8006e44:	6013      	str	r3, [r2, #0]
 8006e46:	4b34      	ldr	r3, [pc, #208]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6a1b      	ldr	r3, [r3, #32]
 8006e52:	4931      	ldr	r1, [pc, #196]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e54:	4313      	orrs	r3, r2
 8006e56:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006e58:	4b2f      	ldr	r3, [pc, #188]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e5a:	685b      	ldr	r3, [r3, #4]
 8006e5c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	69db      	ldr	r3, [r3, #28]
 8006e64:	021b      	lsls	r3, r3, #8
 8006e66:	492c      	ldr	r1, [pc, #176]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e68:	4313      	orrs	r3, r2
 8006e6a:	604b      	str	r3, [r1, #4]
 8006e6c:	e01a      	b.n	8006ea4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006e6e:	4b2a      	ldr	r3, [pc, #168]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a29      	ldr	r2, [pc, #164]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e74:	f023 0301 	bic.w	r3, r3, #1
 8006e78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006e7a:	f7fd fe0f 	bl	8004a9c <HAL_GetTick>
 8006e7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006e80:	e008      	b.n	8006e94 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e82:	f7fd fe0b 	bl	8004a9c <HAL_GetTick>
 8006e86:	4602      	mov	r2, r0
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	1ad3      	subs	r3, r2, r3
 8006e8c:	2b02      	cmp	r3, #2
 8006e8e:	d901      	bls.n	8006e94 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8006e90:	2303      	movs	r3, #3
 8006e92:	e2dd      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006e94:	4b20      	ldr	r3, [pc, #128]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f003 0302 	and.w	r3, r3, #2
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d1f0      	bne.n	8006e82 <HAL_RCC_OscConfig+0x1da>
 8006ea0:	e000      	b.n	8006ea4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006ea2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d074      	beq.n	8006f9a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8006eb0:	69bb      	ldr	r3, [r7, #24]
 8006eb2:	2b08      	cmp	r3, #8
 8006eb4:	d005      	beq.n	8006ec2 <HAL_RCC_OscConfig+0x21a>
 8006eb6:	69bb      	ldr	r3, [r7, #24]
 8006eb8:	2b0c      	cmp	r3, #12
 8006eba:	d10e      	bne.n	8006eda <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006ebc:	697b      	ldr	r3, [r7, #20]
 8006ebe:	2b03      	cmp	r3, #3
 8006ec0:	d10b      	bne.n	8006eda <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ec2:	4b15      	ldr	r3, [pc, #84]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d064      	beq.n	8006f98 <HAL_RCC_OscConfig+0x2f0>
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	685b      	ldr	r3, [r3, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d160      	bne.n	8006f98 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e2ba      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ee2:	d106      	bne.n	8006ef2 <HAL_RCC_OscConfig+0x24a>
 8006ee4:	4b0c      	ldr	r3, [pc, #48]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	4a0b      	ldr	r2, [pc, #44]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006eea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006eee:	6013      	str	r3, [r2, #0]
 8006ef0:	e026      	b.n	8006f40 <HAL_RCC_OscConfig+0x298>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	685b      	ldr	r3, [r3, #4]
 8006ef6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006efa:	d115      	bne.n	8006f28 <HAL_RCC_OscConfig+0x280>
 8006efc:	4b06      	ldr	r3, [pc, #24]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4a05      	ldr	r2, [pc, #20]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006f02:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006f06:	6013      	str	r3, [r2, #0]
 8006f08:	4b03      	ldr	r3, [pc, #12]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4a02      	ldr	r2, [pc, #8]	; (8006f18 <HAL_RCC_OscConfig+0x270>)
 8006f0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006f12:	6013      	str	r3, [r2, #0]
 8006f14:	e014      	b.n	8006f40 <HAL_RCC_OscConfig+0x298>
 8006f16:	bf00      	nop
 8006f18:	40021000 	.word	0x40021000
 8006f1c:	0800eed0 	.word	0x0800eed0
 8006f20:	20000000 	.word	0x20000000
 8006f24:	20000008 	.word	0x20000008
 8006f28:	4ba0      	ldr	r3, [pc, #640]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	4a9f      	ldr	r2, [pc, #636]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006f2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006f32:	6013      	str	r3, [r2, #0]
 8006f34:	4b9d      	ldr	r3, [pc, #628]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	4a9c      	ldr	r2, [pc, #624]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006f3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006f3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	685b      	ldr	r3, [r3, #4]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d013      	beq.n	8006f70 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f48:	f7fd fda8 	bl	8004a9c <HAL_GetTick>
 8006f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f4e:	e008      	b.n	8006f62 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f50:	f7fd fda4 	bl	8004a9c <HAL_GetTick>
 8006f54:	4602      	mov	r2, r0
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	1ad3      	subs	r3, r2, r3
 8006f5a:	2b64      	cmp	r3, #100	; 0x64
 8006f5c:	d901      	bls.n	8006f62 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006f5e:	2303      	movs	r3, #3
 8006f60:	e276      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006f62:	4b92      	ldr	r3, [pc, #584]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d0f0      	beq.n	8006f50 <HAL_RCC_OscConfig+0x2a8>
 8006f6e:	e014      	b.n	8006f9a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f70:	f7fd fd94 	bl	8004a9c <HAL_GetTick>
 8006f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006f76:	e008      	b.n	8006f8a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006f78:	f7fd fd90 	bl	8004a9c <HAL_GetTick>
 8006f7c:	4602      	mov	r2, r0
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	2b64      	cmp	r3, #100	; 0x64
 8006f84:	d901      	bls.n	8006f8a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8006f86:	2303      	movs	r3, #3
 8006f88:	e262      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006f8a:	4b88      	ldr	r3, [pc, #544]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d1f0      	bne.n	8006f78 <HAL_RCC_OscConfig+0x2d0>
 8006f96:	e000      	b.n	8006f9a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006f98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d060      	beq.n	8007068 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006fa6:	69bb      	ldr	r3, [r7, #24]
 8006fa8:	2b04      	cmp	r3, #4
 8006faa:	d005      	beq.n	8006fb8 <HAL_RCC_OscConfig+0x310>
 8006fac:	69bb      	ldr	r3, [r7, #24]
 8006fae:	2b0c      	cmp	r3, #12
 8006fb0:	d119      	bne.n	8006fe6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	2b02      	cmp	r3, #2
 8006fb6:	d116      	bne.n	8006fe6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006fb8:	4b7c      	ldr	r3, [pc, #496]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d005      	beq.n	8006fd0 <HAL_RCC_OscConfig+0x328>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	68db      	ldr	r3, [r3, #12]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d101      	bne.n	8006fd0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006fcc:	2301      	movs	r3, #1
 8006fce:	e23f      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006fd0:	4b76      	ldr	r3, [pc, #472]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	691b      	ldr	r3, [r3, #16]
 8006fdc:	061b      	lsls	r3, r3, #24
 8006fde:	4973      	ldr	r1, [pc, #460]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006fe0:	4313      	orrs	r3, r2
 8006fe2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006fe4:	e040      	b.n	8007068 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	68db      	ldr	r3, [r3, #12]
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d023      	beq.n	8007036 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006fee:	4b6f      	ldr	r3, [pc, #444]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	4a6e      	ldr	r2, [pc, #440]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8006ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ff8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ffa:	f7fd fd4f 	bl	8004a9c <HAL_GetTick>
 8006ffe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007000:	e008      	b.n	8007014 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007002:	f7fd fd4b 	bl	8004a9c <HAL_GetTick>
 8007006:	4602      	mov	r2, r0
 8007008:	693b      	ldr	r3, [r7, #16]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	2b02      	cmp	r3, #2
 800700e:	d901      	bls.n	8007014 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	e21d      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007014:	4b65      	ldr	r3, [pc, #404]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800701c:	2b00      	cmp	r3, #0
 800701e:	d0f0      	beq.n	8007002 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007020:	4b62      	ldr	r3, [pc, #392]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	061b      	lsls	r3, r3, #24
 800702e:	495f      	ldr	r1, [pc, #380]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007030:	4313      	orrs	r3, r2
 8007032:	604b      	str	r3, [r1, #4]
 8007034:	e018      	b.n	8007068 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007036:	4b5d      	ldr	r3, [pc, #372]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a5c      	ldr	r2, [pc, #368]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800703c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007040:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007042:	f7fd fd2b 	bl	8004a9c <HAL_GetTick>
 8007046:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007048:	e008      	b.n	800705c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800704a:	f7fd fd27 	bl	8004a9c <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d901      	bls.n	800705c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	e1f9      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800705c:	4b53      	ldr	r3, [pc, #332]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007064:	2b00      	cmp	r3, #0
 8007066:	d1f0      	bne.n	800704a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f003 0308 	and.w	r3, r3, #8
 8007070:	2b00      	cmp	r3, #0
 8007072:	d03c      	beq.n	80070ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	695b      	ldr	r3, [r3, #20]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d01c      	beq.n	80070b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800707c:	4b4b      	ldr	r3, [pc, #300]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800707e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007082:	4a4a      	ldr	r2, [pc, #296]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007084:	f043 0301 	orr.w	r3, r3, #1
 8007088:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800708c:	f7fd fd06 	bl	8004a9c <HAL_GetTick>
 8007090:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007092:	e008      	b.n	80070a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007094:	f7fd fd02 	bl	8004a9c <HAL_GetTick>
 8007098:	4602      	mov	r2, r0
 800709a:	693b      	ldr	r3, [r7, #16]
 800709c:	1ad3      	subs	r3, r2, r3
 800709e:	2b02      	cmp	r3, #2
 80070a0:	d901      	bls.n	80070a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80070a2:	2303      	movs	r3, #3
 80070a4:	e1d4      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80070a6:	4b41      	ldr	r3, [pc, #260]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 80070a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070ac:	f003 0302 	and.w	r3, r3, #2
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d0ef      	beq.n	8007094 <HAL_RCC_OscConfig+0x3ec>
 80070b4:	e01b      	b.n	80070ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80070b6:	4b3d      	ldr	r3, [pc, #244]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 80070b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070bc:	4a3b      	ldr	r2, [pc, #236]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 80070be:	f023 0301 	bic.w	r3, r3, #1
 80070c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070c6:	f7fd fce9 	bl	8004a9c <HAL_GetTick>
 80070ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80070cc:	e008      	b.n	80070e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80070ce:	f7fd fce5 	bl	8004a9c <HAL_GetTick>
 80070d2:	4602      	mov	r2, r0
 80070d4:	693b      	ldr	r3, [r7, #16]
 80070d6:	1ad3      	subs	r3, r2, r3
 80070d8:	2b02      	cmp	r3, #2
 80070da:	d901      	bls.n	80070e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80070dc:	2303      	movs	r3, #3
 80070de:	e1b7      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80070e0:	4b32      	ldr	r3, [pc, #200]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 80070e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80070e6:	f003 0302 	and.w	r3, r3, #2
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d1ef      	bne.n	80070ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0304 	and.w	r3, r3, #4
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	f000 80a6 	beq.w	8007248 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80070fc:	2300      	movs	r3, #0
 80070fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8007100:	4b2a      	ldr	r3, [pc, #168]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007108:	2b00      	cmp	r3, #0
 800710a:	d10d      	bne.n	8007128 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800710c:	4b27      	ldr	r3, [pc, #156]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800710e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007110:	4a26      	ldr	r2, [pc, #152]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007112:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007116:	6593      	str	r3, [r2, #88]	; 0x58
 8007118:	4b24      	ldr	r3, [pc, #144]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800711a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800711c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007120:	60bb      	str	r3, [r7, #8]
 8007122:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007124:	2301      	movs	r3, #1
 8007126:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007128:	4b21      	ldr	r3, [pc, #132]	; (80071b0 <HAL_RCC_OscConfig+0x508>)
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007130:	2b00      	cmp	r3, #0
 8007132:	d118      	bne.n	8007166 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007134:	4b1e      	ldr	r3, [pc, #120]	; (80071b0 <HAL_RCC_OscConfig+0x508>)
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	4a1d      	ldr	r2, [pc, #116]	; (80071b0 <HAL_RCC_OscConfig+0x508>)
 800713a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800713e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007140:	f7fd fcac 	bl	8004a9c <HAL_GetTick>
 8007144:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8007146:	e008      	b.n	800715a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007148:	f7fd fca8 	bl	8004a9c <HAL_GetTick>
 800714c:	4602      	mov	r2, r0
 800714e:	693b      	ldr	r3, [r7, #16]
 8007150:	1ad3      	subs	r3, r2, r3
 8007152:	2b02      	cmp	r3, #2
 8007154:	d901      	bls.n	800715a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8007156:	2303      	movs	r3, #3
 8007158:	e17a      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800715a:	4b15      	ldr	r3, [pc, #84]	; (80071b0 <HAL_RCC_OscConfig+0x508>)
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007162:	2b00      	cmp	r3, #0
 8007164:	d0f0      	beq.n	8007148 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	689b      	ldr	r3, [r3, #8]
 800716a:	2b01      	cmp	r3, #1
 800716c:	d108      	bne.n	8007180 <HAL_RCC_OscConfig+0x4d8>
 800716e:	4b0f      	ldr	r3, [pc, #60]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007170:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007174:	4a0d      	ldr	r2, [pc, #52]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007176:	f043 0301 	orr.w	r3, r3, #1
 800717a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800717e:	e029      	b.n	80071d4 <HAL_RCC_OscConfig+0x52c>
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	689b      	ldr	r3, [r3, #8]
 8007184:	2b05      	cmp	r3, #5
 8007186:	d115      	bne.n	80071b4 <HAL_RCC_OscConfig+0x50c>
 8007188:	4b08      	ldr	r3, [pc, #32]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800718a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800718e:	4a07      	ldr	r2, [pc, #28]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 8007190:	f043 0304 	orr.w	r3, r3, #4
 8007194:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8007198:	4b04      	ldr	r3, [pc, #16]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 800719a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800719e:	4a03      	ldr	r2, [pc, #12]	; (80071ac <HAL_RCC_OscConfig+0x504>)
 80071a0:	f043 0301 	orr.w	r3, r3, #1
 80071a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80071a8:	e014      	b.n	80071d4 <HAL_RCC_OscConfig+0x52c>
 80071aa:	bf00      	nop
 80071ac:	40021000 	.word	0x40021000
 80071b0:	40007000 	.word	0x40007000
 80071b4:	4b9c      	ldr	r3, [pc, #624]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80071b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ba:	4a9b      	ldr	r2, [pc, #620]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80071bc:	f023 0301 	bic.w	r3, r3, #1
 80071c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80071c4:	4b98      	ldr	r3, [pc, #608]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80071c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80071ca:	4a97      	ldr	r2, [pc, #604]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80071cc:	f023 0304 	bic.w	r3, r3, #4
 80071d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d016      	beq.n	800720a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80071dc:	f7fd fc5e 	bl	8004a9c <HAL_GetTick>
 80071e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071e2:	e00a      	b.n	80071fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80071e4:	f7fd fc5a 	bl	8004a9c <HAL_GetTick>
 80071e8:	4602      	mov	r2, r0
 80071ea:	693b      	ldr	r3, [r7, #16]
 80071ec:	1ad3      	subs	r3, r2, r3
 80071ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80071f2:	4293      	cmp	r3, r2
 80071f4:	d901      	bls.n	80071fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80071f6:	2303      	movs	r3, #3
 80071f8:	e12a      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80071fa:	4b8b      	ldr	r3, [pc, #556]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80071fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007200:	f003 0302 	and.w	r3, r3, #2
 8007204:	2b00      	cmp	r3, #0
 8007206:	d0ed      	beq.n	80071e4 <HAL_RCC_OscConfig+0x53c>
 8007208:	e015      	b.n	8007236 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800720a:	f7fd fc47 	bl	8004a9c <HAL_GetTick>
 800720e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007210:	e00a      	b.n	8007228 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007212:	f7fd fc43 	bl	8004a9c <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	693b      	ldr	r3, [r7, #16]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007220:	4293      	cmp	r3, r2
 8007222:	d901      	bls.n	8007228 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e113      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007228:	4b7f      	ldr	r3, [pc, #508]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800722a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800722e:	f003 0302 	and.w	r3, r3, #2
 8007232:	2b00      	cmp	r3, #0
 8007234:	d1ed      	bne.n	8007212 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007236:	7ffb      	ldrb	r3, [r7, #31]
 8007238:	2b01      	cmp	r3, #1
 800723a:	d105      	bne.n	8007248 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800723c:	4b7a      	ldr	r3, [pc, #488]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800723e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007240:	4a79      	ldr	r2, [pc, #484]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 8007242:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007246:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800724c:	2b00      	cmp	r3, #0
 800724e:	f000 80fe 	beq.w	800744e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007256:	2b02      	cmp	r3, #2
 8007258:	f040 80d0 	bne.w	80073fc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800725c:	4b72      	ldr	r3, [pc, #456]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	f003 0203 	and.w	r2, r3, #3
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800726c:	429a      	cmp	r2, r3
 800726e:	d130      	bne.n	80072d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800727a:	3b01      	subs	r3, #1
 800727c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800727e:	429a      	cmp	r2, r3
 8007280:	d127      	bne.n	80072d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800728c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800728e:	429a      	cmp	r2, r3
 8007290:	d11f      	bne.n	80072d2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8007292:	697b      	ldr	r3, [r7, #20]
 8007294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007298:	687a      	ldr	r2, [r7, #4]
 800729a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800729c:	2a07      	cmp	r2, #7
 800729e:	bf14      	ite	ne
 80072a0:	2201      	movne	r2, #1
 80072a2:	2200      	moveq	r2, #0
 80072a4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80072a6:	4293      	cmp	r3, r2
 80072a8:	d113      	bne.n	80072d2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072b4:	085b      	lsrs	r3, r3, #1
 80072b6:	3b01      	subs	r3, #1
 80072b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80072ba:	429a      	cmp	r2, r3
 80072bc:	d109      	bne.n	80072d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80072be:	697b      	ldr	r3, [r7, #20]
 80072c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c8:	085b      	lsrs	r3, r3, #1
 80072ca:	3b01      	subs	r3, #1
 80072cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d06e      	beq.n	80073b0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	2b0c      	cmp	r3, #12
 80072d6:	d069      	beq.n	80073ac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80072d8:	4b53      	ldr	r3, [pc, #332]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d105      	bne.n	80072f0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80072e4:	4b50      	ldr	r3, [pc, #320]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d001      	beq.n	80072f4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e0ad      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80072f4:	4b4c      	ldr	r3, [pc, #304]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a4b      	ldr	r2, [pc, #300]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80072fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80072fe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007300:	f7fd fbcc 	bl	8004a9c <HAL_GetTick>
 8007304:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007306:	e008      	b.n	800731a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007308:	f7fd fbc8 	bl	8004a9c <HAL_GetTick>
 800730c:	4602      	mov	r2, r0
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	1ad3      	subs	r3, r2, r3
 8007312:	2b02      	cmp	r3, #2
 8007314:	d901      	bls.n	800731a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8007316:	2303      	movs	r3, #3
 8007318:	e09a      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800731a:	4b43      	ldr	r3, [pc, #268]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007322:	2b00      	cmp	r3, #0
 8007324:	d1f0      	bne.n	8007308 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8007326:	4b40      	ldr	r3, [pc, #256]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 8007328:	68da      	ldr	r2, [r3, #12]
 800732a:	4b40      	ldr	r3, [pc, #256]	; (800742c <HAL_RCC_OscConfig+0x784>)
 800732c:	4013      	ands	r3, r2
 800732e:	687a      	ldr	r2, [r7, #4]
 8007330:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8007332:	687a      	ldr	r2, [r7, #4]
 8007334:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8007336:	3a01      	subs	r2, #1
 8007338:	0112      	lsls	r2, r2, #4
 800733a:	4311      	orrs	r1, r2
 800733c:	687a      	ldr	r2, [r7, #4]
 800733e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8007340:	0212      	lsls	r2, r2, #8
 8007342:	4311      	orrs	r1, r2
 8007344:	687a      	ldr	r2, [r7, #4]
 8007346:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007348:	0852      	lsrs	r2, r2, #1
 800734a:	3a01      	subs	r2, #1
 800734c:	0552      	lsls	r2, r2, #21
 800734e:	4311      	orrs	r1, r2
 8007350:	687a      	ldr	r2, [r7, #4]
 8007352:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8007354:	0852      	lsrs	r2, r2, #1
 8007356:	3a01      	subs	r2, #1
 8007358:	0652      	lsls	r2, r2, #25
 800735a:	4311      	orrs	r1, r2
 800735c:	687a      	ldr	r2, [r7, #4]
 800735e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007360:	0912      	lsrs	r2, r2, #4
 8007362:	0452      	lsls	r2, r2, #17
 8007364:	430a      	orrs	r2, r1
 8007366:	4930      	ldr	r1, [pc, #192]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 8007368:	4313      	orrs	r3, r2
 800736a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800736c:	4b2e      	ldr	r3, [pc, #184]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a2d      	ldr	r2, [pc, #180]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 8007372:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007376:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007378:	4b2b      	ldr	r3, [pc, #172]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	4a2a      	ldr	r2, [pc, #168]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 800737e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007382:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8007384:	f7fd fb8a 	bl	8004a9c <HAL_GetTick>
 8007388:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800738a:	e008      	b.n	800739e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800738c:	f7fd fb86 	bl	8004a9c <HAL_GetTick>
 8007390:	4602      	mov	r2, r0
 8007392:	693b      	ldr	r3, [r7, #16]
 8007394:	1ad3      	subs	r3, r2, r3
 8007396:	2b02      	cmp	r3, #2
 8007398:	d901      	bls.n	800739e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e058      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800739e:	4b22      	ldr	r3, [pc, #136]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d0f0      	beq.n	800738c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80073aa:	e050      	b.n	800744e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80073ac:	2301      	movs	r3, #1
 80073ae:	e04f      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073b0:	4b1d      	ldr	r3, [pc, #116]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d148      	bne.n	800744e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80073bc:	4b1a      	ldr	r3, [pc, #104]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	4a19      	ldr	r2, [pc, #100]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073c6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80073c8:	4b17      	ldr	r3, [pc, #92]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	4a16      	ldr	r2, [pc, #88]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073ce:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80073d2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80073d4:	f7fd fb62 	bl	8004a9c <HAL_GetTick>
 80073d8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073da:	e008      	b.n	80073ee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80073dc:	f7fd fb5e 	bl	8004a9c <HAL_GetTick>
 80073e0:	4602      	mov	r2, r0
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	1ad3      	subs	r3, r2, r3
 80073e6:	2b02      	cmp	r3, #2
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e030      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80073ee:	4b0e      	ldr	r3, [pc, #56]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d0f0      	beq.n	80073dc <HAL_RCC_OscConfig+0x734>
 80073fa:	e028      	b.n	800744e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80073fc:	69bb      	ldr	r3, [r7, #24]
 80073fe:	2b0c      	cmp	r3, #12
 8007400:	d023      	beq.n	800744a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007402:	4b09      	ldr	r3, [pc, #36]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	4a08      	ldr	r2, [pc, #32]	; (8007428 <HAL_RCC_OscConfig+0x780>)
 8007408:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800740c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800740e:	f7fd fb45 	bl	8004a9c <HAL_GetTick>
 8007412:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007414:	e00c      	b.n	8007430 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007416:	f7fd fb41 	bl	8004a9c <HAL_GetTick>
 800741a:	4602      	mov	r2, r0
 800741c:	693b      	ldr	r3, [r7, #16]
 800741e:	1ad3      	subs	r3, r2, r3
 8007420:	2b02      	cmp	r3, #2
 8007422:	d905      	bls.n	8007430 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8007424:	2303      	movs	r3, #3
 8007426:	e013      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
 8007428:	40021000 	.word	0x40021000
 800742c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007430:	4b09      	ldr	r3, [pc, #36]	; (8007458 <HAL_RCC_OscConfig+0x7b0>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1ec      	bne.n	8007416 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800743c:	4b06      	ldr	r3, [pc, #24]	; (8007458 <HAL_RCC_OscConfig+0x7b0>)
 800743e:	68da      	ldr	r2, [r3, #12]
 8007440:	4905      	ldr	r1, [pc, #20]	; (8007458 <HAL_RCC_OscConfig+0x7b0>)
 8007442:	4b06      	ldr	r3, [pc, #24]	; (800745c <HAL_RCC_OscConfig+0x7b4>)
 8007444:	4013      	ands	r3, r2
 8007446:	60cb      	str	r3, [r1, #12]
 8007448:	e001      	b.n	800744e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800744a:	2301      	movs	r3, #1
 800744c:	e000      	b.n	8007450 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3720      	adds	r7, #32
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	40021000 	.word	0x40021000
 800745c:	feeefffc 	.word	0xfeeefffc

08007460 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d101      	bne.n	8007474 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e0e7      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8007474:	4b75      	ldr	r3, [pc, #468]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	f003 0307 	and.w	r3, r3, #7
 800747c:	683a      	ldr	r2, [r7, #0]
 800747e:	429a      	cmp	r2, r3
 8007480:	d910      	bls.n	80074a4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007482:	4b72      	ldr	r3, [pc, #456]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	f023 0207 	bic.w	r2, r3, #7
 800748a:	4970      	ldr	r1, [pc, #448]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	4313      	orrs	r3, r2
 8007490:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8007492:	4b6e      	ldr	r3, [pc, #440]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0307 	and.w	r3, r3, #7
 800749a:	683a      	ldr	r2, [r7, #0]
 800749c:	429a      	cmp	r2, r3
 800749e:	d001      	beq.n	80074a4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80074a0:	2301      	movs	r3, #1
 80074a2:	e0cf      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d010      	beq.n	80074d2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	689a      	ldr	r2, [r3, #8]
 80074b4:	4b66      	ldr	r3, [pc, #408]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80074b6:	689b      	ldr	r3, [r3, #8]
 80074b8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80074bc:	429a      	cmp	r2, r3
 80074be:	d908      	bls.n	80074d2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80074c0:	4b63      	ldr	r3, [pc, #396]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80074c2:	689b      	ldr	r3, [r3, #8]
 80074c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	689b      	ldr	r3, [r3, #8]
 80074cc:	4960      	ldr	r1, [pc, #384]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80074ce:	4313      	orrs	r3, r2
 80074d0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0301 	and.w	r3, r3, #1
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d04c      	beq.n	8007578 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	2b03      	cmp	r3, #3
 80074e4:	d107      	bne.n	80074f6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80074e6:	4b5a      	ldr	r3, [pc, #360]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d121      	bne.n	8007536 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e0a6      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	2b02      	cmp	r3, #2
 80074fc:	d107      	bne.n	800750e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80074fe:	4b54      	ldr	r3, [pc, #336]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d115      	bne.n	8007536 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800750a:	2301      	movs	r3, #1
 800750c:	e09a      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	685b      	ldr	r3, [r3, #4]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d107      	bne.n	8007526 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8007516:	4b4e      	ldr	r3, [pc, #312]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0302 	and.w	r3, r3, #2
 800751e:	2b00      	cmp	r3, #0
 8007520:	d109      	bne.n	8007536 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007522:	2301      	movs	r3, #1
 8007524:	e08e      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8007526:	4b4a      	ldr	r3, [pc, #296]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800752e:	2b00      	cmp	r3, #0
 8007530:	d101      	bne.n	8007536 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e086      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007536:	4b46      	ldr	r3, [pc, #280]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	f023 0203 	bic.w	r2, r3, #3
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	4943      	ldr	r1, [pc, #268]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007544:	4313      	orrs	r3, r2
 8007546:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007548:	f7fd faa8 	bl	8004a9c <HAL_GetTick>
 800754c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800754e:	e00a      	b.n	8007566 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007550:	f7fd faa4 	bl	8004a9c <HAL_GetTick>
 8007554:	4602      	mov	r2, r0
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	1ad3      	subs	r3, r2, r3
 800755a:	f241 3288 	movw	r2, #5000	; 0x1388
 800755e:	4293      	cmp	r3, r2
 8007560:	d901      	bls.n	8007566 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8007562:	2303      	movs	r3, #3
 8007564:	e06e      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007566:	4b3a      	ldr	r3, [pc, #232]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007568:	689b      	ldr	r3, [r3, #8]
 800756a:	f003 020c 	and.w	r2, r3, #12
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	009b      	lsls	r3, r3, #2
 8007574:	429a      	cmp	r2, r3
 8007576:	d1eb      	bne.n	8007550 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	f003 0302 	and.w	r3, r3, #2
 8007580:	2b00      	cmp	r3, #0
 8007582:	d010      	beq.n	80075a6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	689a      	ldr	r2, [r3, #8]
 8007588:	4b31      	ldr	r3, [pc, #196]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007590:	429a      	cmp	r2, r3
 8007592:	d208      	bcs.n	80075a6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007594:	4b2e      	ldr	r3, [pc, #184]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007596:	689b      	ldr	r3, [r3, #8]
 8007598:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	689b      	ldr	r3, [r3, #8]
 80075a0:	492b      	ldr	r1, [pc, #172]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80075a6:	4b29      	ldr	r3, [pc, #164]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f003 0307 	and.w	r3, r3, #7
 80075ae:	683a      	ldr	r2, [r7, #0]
 80075b0:	429a      	cmp	r2, r3
 80075b2:	d210      	bcs.n	80075d6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80075b4:	4b25      	ldr	r3, [pc, #148]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	f023 0207 	bic.w	r2, r3, #7
 80075bc:	4923      	ldr	r1, [pc, #140]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 80075be:	683b      	ldr	r3, [r7, #0]
 80075c0:	4313      	orrs	r3, r2
 80075c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80075c4:	4b21      	ldr	r3, [pc, #132]	; (800764c <HAL_RCC_ClockConfig+0x1ec>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	f003 0307 	and.w	r3, r3, #7
 80075cc:	683a      	ldr	r2, [r7, #0]
 80075ce:	429a      	cmp	r2, r3
 80075d0:	d001      	beq.n	80075d6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80075d2:	2301      	movs	r3, #1
 80075d4:	e036      	b.n	8007644 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f003 0304 	and.w	r3, r3, #4
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d008      	beq.n	80075f4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80075e2:	4b1b      	ldr	r3, [pc, #108]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	68db      	ldr	r3, [r3, #12]
 80075ee:	4918      	ldr	r1, [pc, #96]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 80075f0:	4313      	orrs	r3, r2
 80075f2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f003 0308 	and.w	r3, r3, #8
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d009      	beq.n	8007614 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007600:	4b13      	ldr	r3, [pc, #76]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007602:	689b      	ldr	r3, [r3, #8]
 8007604:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	691b      	ldr	r3, [r3, #16]
 800760c:	00db      	lsls	r3, r3, #3
 800760e:	4910      	ldr	r1, [pc, #64]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 8007610:	4313      	orrs	r3, r2
 8007612:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8007614:	f000 f824 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 8007618:	4602      	mov	r2, r0
 800761a:	4b0d      	ldr	r3, [pc, #52]	; (8007650 <HAL_RCC_ClockConfig+0x1f0>)
 800761c:	689b      	ldr	r3, [r3, #8]
 800761e:	091b      	lsrs	r3, r3, #4
 8007620:	f003 030f 	and.w	r3, r3, #15
 8007624:	490b      	ldr	r1, [pc, #44]	; (8007654 <HAL_RCC_ClockConfig+0x1f4>)
 8007626:	5ccb      	ldrb	r3, [r1, r3]
 8007628:	f003 031f 	and.w	r3, r3, #31
 800762c:	fa22 f303 	lsr.w	r3, r2, r3
 8007630:	4a09      	ldr	r2, [pc, #36]	; (8007658 <HAL_RCC_ClockConfig+0x1f8>)
 8007632:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007634:	4b09      	ldr	r3, [pc, #36]	; (800765c <HAL_RCC_ClockConfig+0x1fc>)
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	4618      	mov	r0, r3
 800763a:	f7fd f9df 	bl	80049fc <HAL_InitTick>
 800763e:	4603      	mov	r3, r0
 8007640:	72fb      	strb	r3, [r7, #11]

  return status;
 8007642:	7afb      	ldrb	r3, [r7, #11]
}
 8007644:	4618      	mov	r0, r3
 8007646:	3710      	adds	r7, #16
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	40022000 	.word	0x40022000
 8007650:	40021000 	.word	0x40021000
 8007654:	0800eed0 	.word	0x0800eed0
 8007658:	20000000 	.word	0x20000000
 800765c:	20000008 	.word	0x20000008

08007660 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007660:	b480      	push	{r7}
 8007662:	b089      	sub	sp, #36	; 0x24
 8007664:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8007666:	2300      	movs	r3, #0
 8007668:	61fb      	str	r3, [r7, #28]
 800766a:	2300      	movs	r3, #0
 800766c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800766e:	4b3e      	ldr	r3, [pc, #248]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 8007670:	689b      	ldr	r3, [r3, #8]
 8007672:	f003 030c 	and.w	r3, r3, #12
 8007676:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007678:	4b3b      	ldr	r3, [pc, #236]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 800767a:	68db      	ldr	r3, [r3, #12]
 800767c:	f003 0303 	and.w	r3, r3, #3
 8007680:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8007682:	693b      	ldr	r3, [r7, #16]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d005      	beq.n	8007694 <HAL_RCC_GetSysClockFreq+0x34>
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	2b0c      	cmp	r3, #12
 800768c:	d121      	bne.n	80076d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2b01      	cmp	r3, #1
 8007692:	d11e      	bne.n	80076d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8007694:	4b34      	ldr	r3, [pc, #208]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f003 0308 	and.w	r3, r3, #8
 800769c:	2b00      	cmp	r3, #0
 800769e:	d107      	bne.n	80076b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80076a0:	4b31      	ldr	r3, [pc, #196]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 80076a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80076a6:	0a1b      	lsrs	r3, r3, #8
 80076a8:	f003 030f 	and.w	r3, r3, #15
 80076ac:	61fb      	str	r3, [r7, #28]
 80076ae:	e005      	b.n	80076bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80076b0:	4b2d      	ldr	r3, [pc, #180]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	091b      	lsrs	r3, r3, #4
 80076b6:	f003 030f 	and.w	r3, r3, #15
 80076ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80076bc:	4a2b      	ldr	r2, [pc, #172]	; (800776c <HAL_RCC_GetSysClockFreq+0x10c>)
 80076be:	69fb      	ldr	r3, [r7, #28]
 80076c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80076c6:	693b      	ldr	r3, [r7, #16]
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d10d      	bne.n	80076e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80076cc:	69fb      	ldr	r3, [r7, #28]
 80076ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80076d0:	e00a      	b.n	80076e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	2b04      	cmp	r3, #4
 80076d6:	d102      	bne.n	80076de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80076d8:	4b25      	ldr	r3, [pc, #148]	; (8007770 <HAL_RCC_GetSysClockFreq+0x110>)
 80076da:	61bb      	str	r3, [r7, #24]
 80076dc:	e004      	b.n	80076e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d101      	bne.n	80076e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80076e4:	4b23      	ldr	r3, [pc, #140]	; (8007774 <HAL_RCC_GetSysClockFreq+0x114>)
 80076e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80076e8:	693b      	ldr	r3, [r7, #16]
 80076ea:	2b0c      	cmp	r3, #12
 80076ec:	d134      	bne.n	8007758 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80076ee:	4b1e      	ldr	r3, [pc, #120]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 80076f0:	68db      	ldr	r3, [r3, #12]
 80076f2:	f003 0303 	and.w	r3, r3, #3
 80076f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80076f8:	68bb      	ldr	r3, [r7, #8]
 80076fa:	2b02      	cmp	r3, #2
 80076fc:	d003      	beq.n	8007706 <HAL_RCC_GetSysClockFreq+0xa6>
 80076fe:	68bb      	ldr	r3, [r7, #8]
 8007700:	2b03      	cmp	r3, #3
 8007702:	d003      	beq.n	800770c <HAL_RCC_GetSysClockFreq+0xac>
 8007704:	e005      	b.n	8007712 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8007706:	4b1a      	ldr	r3, [pc, #104]	; (8007770 <HAL_RCC_GetSysClockFreq+0x110>)
 8007708:	617b      	str	r3, [r7, #20]
      break;
 800770a:	e005      	b.n	8007718 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800770c:	4b19      	ldr	r3, [pc, #100]	; (8007774 <HAL_RCC_GetSysClockFreq+0x114>)
 800770e:	617b      	str	r3, [r7, #20]
      break;
 8007710:	e002      	b.n	8007718 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8007712:	69fb      	ldr	r3, [r7, #28]
 8007714:	617b      	str	r3, [r7, #20]
      break;
 8007716:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007718:	4b13      	ldr	r3, [pc, #76]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	091b      	lsrs	r3, r3, #4
 800771e:	f003 0307 	and.w	r3, r3, #7
 8007722:	3301      	adds	r3, #1
 8007724:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8007726:	4b10      	ldr	r3, [pc, #64]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 8007728:	68db      	ldr	r3, [r3, #12]
 800772a:	0a1b      	lsrs	r3, r3, #8
 800772c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007730:	697a      	ldr	r2, [r7, #20]
 8007732:	fb03 f202 	mul.w	r2, r3, r2
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	fbb2 f3f3 	udiv	r3, r2, r3
 800773c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800773e:	4b0a      	ldr	r3, [pc, #40]	; (8007768 <HAL_RCC_GetSysClockFreq+0x108>)
 8007740:	68db      	ldr	r3, [r3, #12]
 8007742:	0e5b      	lsrs	r3, r3, #25
 8007744:	f003 0303 	and.w	r3, r3, #3
 8007748:	3301      	adds	r3, #1
 800774a:	005b      	lsls	r3, r3, #1
 800774c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800774e:	697a      	ldr	r2, [r7, #20]
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	fbb2 f3f3 	udiv	r3, r2, r3
 8007756:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8007758:	69bb      	ldr	r3, [r7, #24]
}
 800775a:	4618      	mov	r0, r3
 800775c:	3724      	adds	r7, #36	; 0x24
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	40021000 	.word	0x40021000
 800776c:	0800eee8 	.word	0x0800eee8
 8007770:	00f42400 	.word	0x00f42400
 8007774:	007a1200 	.word	0x007a1200

08007778 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007778:	b480      	push	{r7}
 800777a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800777c:	4b03      	ldr	r3, [pc, #12]	; (800778c <HAL_RCC_GetHCLKFreq+0x14>)
 800777e:	681b      	ldr	r3, [r3, #0]
}
 8007780:	4618      	mov	r0, r3
 8007782:	46bd      	mov	sp, r7
 8007784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007788:	4770      	bx	lr
 800778a:	bf00      	nop
 800778c:	20000000 	.word	0x20000000

08007790 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007790:	b580      	push	{r7, lr}
 8007792:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007794:	f7ff fff0 	bl	8007778 <HAL_RCC_GetHCLKFreq>
 8007798:	4602      	mov	r2, r0
 800779a:	4b06      	ldr	r3, [pc, #24]	; (80077b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800779c:	689b      	ldr	r3, [r3, #8]
 800779e:	0a1b      	lsrs	r3, r3, #8
 80077a0:	f003 0307 	and.w	r3, r3, #7
 80077a4:	4904      	ldr	r1, [pc, #16]	; (80077b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80077a6:	5ccb      	ldrb	r3, [r1, r3]
 80077a8:	f003 031f 	and.w	r3, r3, #31
 80077ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	bd80      	pop	{r7, pc}
 80077b4:	40021000 	.word	0x40021000
 80077b8:	0800eee0 	.word	0x0800eee0

080077bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80077bc:	b580      	push	{r7, lr}
 80077be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80077c0:	f7ff ffda 	bl	8007778 <HAL_RCC_GetHCLKFreq>
 80077c4:	4602      	mov	r2, r0
 80077c6:	4b06      	ldr	r3, [pc, #24]	; (80077e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	0adb      	lsrs	r3, r3, #11
 80077cc:	f003 0307 	and.w	r3, r3, #7
 80077d0:	4904      	ldr	r1, [pc, #16]	; (80077e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80077d2:	5ccb      	ldrb	r3, [r1, r3]
 80077d4:	f003 031f 	and.w	r3, r3, #31
 80077d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80077dc:	4618      	mov	r0, r3
 80077de:	bd80      	pop	{r7, pc}
 80077e0:	40021000 	.word	0x40021000
 80077e4:	0800eee0 	.word	0x0800eee0

080077e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80077e8:	b580      	push	{r7, lr}
 80077ea:	b086      	sub	sp, #24
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80077f0:	2300      	movs	r3, #0
 80077f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80077f4:	4b2a      	ldr	r3, [pc, #168]	; (80078a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80077f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80077f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d003      	beq.n	8007808 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8007800:	f7ff f9ee 	bl	8006be0 <HAL_PWREx_GetVoltageRange>
 8007804:	6178      	str	r0, [r7, #20]
 8007806:	e014      	b.n	8007832 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8007808:	4b25      	ldr	r3, [pc, #148]	; (80078a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800780a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800780c:	4a24      	ldr	r2, [pc, #144]	; (80078a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800780e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007812:	6593      	str	r3, [r2, #88]	; 0x58
 8007814:	4b22      	ldr	r3, [pc, #136]	; (80078a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007816:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007818:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800781c:	60fb      	str	r3, [r7, #12]
 800781e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8007820:	f7ff f9de 	bl	8006be0 <HAL_PWREx_GetVoltageRange>
 8007824:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8007826:	4b1e      	ldr	r3, [pc, #120]	; (80078a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8007828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800782a:	4a1d      	ldr	r2, [pc, #116]	; (80078a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800782c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007830:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007838:	d10b      	bne.n	8007852 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	2b80      	cmp	r3, #128	; 0x80
 800783e:	d919      	bls.n	8007874 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2ba0      	cmp	r3, #160	; 0xa0
 8007844:	d902      	bls.n	800784c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007846:	2302      	movs	r3, #2
 8007848:	613b      	str	r3, [r7, #16]
 800784a:	e013      	b.n	8007874 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800784c:	2301      	movs	r3, #1
 800784e:	613b      	str	r3, [r7, #16]
 8007850:	e010      	b.n	8007874 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2b80      	cmp	r3, #128	; 0x80
 8007856:	d902      	bls.n	800785e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8007858:	2303      	movs	r3, #3
 800785a:	613b      	str	r3, [r7, #16]
 800785c:	e00a      	b.n	8007874 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	2b80      	cmp	r3, #128	; 0x80
 8007862:	d102      	bne.n	800786a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8007864:	2302      	movs	r3, #2
 8007866:	613b      	str	r3, [r7, #16]
 8007868:	e004      	b.n	8007874 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2b70      	cmp	r3, #112	; 0x70
 800786e:	d101      	bne.n	8007874 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8007870:	2301      	movs	r3, #1
 8007872:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8007874:	4b0b      	ldr	r3, [pc, #44]	; (80078a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f023 0207 	bic.w	r2, r3, #7
 800787c:	4909      	ldr	r1, [pc, #36]	; (80078a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	4313      	orrs	r3, r2
 8007882:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8007884:	4b07      	ldr	r3, [pc, #28]	; (80078a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	f003 0307 	and.w	r3, r3, #7
 800788c:	693a      	ldr	r2, [r7, #16]
 800788e:	429a      	cmp	r2, r3
 8007890:	d001      	beq.n	8007896 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8007892:	2301      	movs	r3, #1
 8007894:	e000      	b.n	8007898 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8007896:	2300      	movs	r3, #0
}
 8007898:	4618      	mov	r0, r3
 800789a:	3718      	adds	r7, #24
 800789c:	46bd      	mov	sp, r7
 800789e:	bd80      	pop	{r7, pc}
 80078a0:	40021000 	.word	0x40021000
 80078a4:	40022000 	.word	0x40022000

080078a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b086      	sub	sp, #24
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80078b0:	2300      	movs	r3, #0
 80078b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80078b4:	2300      	movs	r3, #0
 80078b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d041      	beq.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80078c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80078cc:	d02a      	beq.n	8007924 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80078ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80078d2:	d824      	bhi.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80078d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80078d8:	d008      	beq.n	80078ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80078da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80078de:	d81e      	bhi.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d00a      	beq.n	80078fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80078e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80078e8:	d010      	beq.n	800790c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80078ea:	e018      	b.n	800791e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80078ec:	4b86      	ldr	r3, [pc, #536]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078ee:	68db      	ldr	r3, [r3, #12]
 80078f0:	4a85      	ldr	r2, [pc, #532]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80078f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80078f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80078f8:	e015      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	3304      	adds	r3, #4
 80078fe:	2100      	movs	r1, #0
 8007900:	4618      	mov	r0, r3
 8007902:	f000 fabb 	bl	8007e7c <RCCEx_PLLSAI1_Config>
 8007906:	4603      	mov	r3, r0
 8007908:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800790a:	e00c      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	3320      	adds	r3, #32
 8007910:	2100      	movs	r1, #0
 8007912:	4618      	mov	r0, r3
 8007914:	f000 fba6 	bl	8008064 <RCCEx_PLLSAI2_Config>
 8007918:	4603      	mov	r3, r0
 800791a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800791c:	e003      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	74fb      	strb	r3, [r7, #19]
      break;
 8007922:	e000      	b.n	8007926 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8007924:	bf00      	nop
    }

    if(ret == HAL_OK)
 8007926:	7cfb      	ldrb	r3, [r7, #19]
 8007928:	2b00      	cmp	r3, #0
 800792a:	d10b      	bne.n	8007944 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800792c:	4b76      	ldr	r3, [pc, #472]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800792e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007932:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800793a:	4973      	ldr	r1, [pc, #460]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800793c:	4313      	orrs	r3, r2
 800793e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8007942:	e001      	b.n	8007948 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007944:	7cfb      	ldrb	r3, [r7, #19]
 8007946:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d041      	beq.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8007958:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800795c:	d02a      	beq.n	80079b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800795e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8007962:	d824      	bhi.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007964:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007968:	d008      	beq.n	800797c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800796a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800796e:	d81e      	bhi.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8007970:	2b00      	cmp	r3, #0
 8007972:	d00a      	beq.n	800798a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8007974:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007978:	d010      	beq.n	800799c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800797a:	e018      	b.n	80079ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800797c:	4b62      	ldr	r3, [pc, #392]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800797e:	68db      	ldr	r3, [r3, #12]
 8007980:	4a61      	ldr	r2, [pc, #388]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007982:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007986:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8007988:	e015      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	3304      	adds	r3, #4
 800798e:	2100      	movs	r1, #0
 8007990:	4618      	mov	r0, r3
 8007992:	f000 fa73 	bl	8007e7c <RCCEx_PLLSAI1_Config>
 8007996:	4603      	mov	r3, r0
 8007998:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800799a:	e00c      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	3320      	adds	r3, #32
 80079a0:	2100      	movs	r1, #0
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 fb5e 	bl	8008064 <RCCEx_PLLSAI2_Config>
 80079a8:	4603      	mov	r3, r0
 80079aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80079ac:	e003      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80079ae:	2301      	movs	r3, #1
 80079b0:	74fb      	strb	r3, [r7, #19]
      break;
 80079b2:	e000      	b.n	80079b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80079b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80079b6:	7cfb      	ldrb	r3, [r7, #19]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d10b      	bne.n	80079d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80079bc:	4b52      	ldr	r3, [pc, #328]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079c2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80079ca:	494f      	ldr	r1, [pc, #316]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079cc:	4313      	orrs	r3, r2
 80079ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80079d2:	e001      	b.n	80079d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80079d4:	7cfb      	ldrb	r3, [r7, #19]
 80079d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	f000 80a0 	beq.w	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80079e6:	2300      	movs	r3, #0
 80079e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80079ea:	4b47      	ldr	r3, [pc, #284]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80079ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80079ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d101      	bne.n	80079fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80079f6:	2301      	movs	r3, #1
 80079f8:	e000      	b.n	80079fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80079fa:	2300      	movs	r3, #0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d00d      	beq.n	8007a1c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007a00:	4b41      	ldr	r3, [pc, #260]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a04:	4a40      	ldr	r2, [pc, #256]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a0a:	6593      	str	r3, [r2, #88]	; 0x58
 8007a0c:	4b3e      	ldr	r3, [pc, #248]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007a10:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a14:	60bb      	str	r3, [r7, #8]
 8007a16:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007a18:	2301      	movs	r3, #1
 8007a1a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007a1c:	4b3b      	ldr	r3, [pc, #236]	; (8007b0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	4a3a      	ldr	r2, [pc, #232]	; (8007b0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007a22:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a26:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007a28:	f7fd f838 	bl	8004a9c <HAL_GetTick>
 8007a2c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007a2e:	e009      	b.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007a30:	f7fd f834 	bl	8004a9c <HAL_GetTick>
 8007a34:	4602      	mov	r2, r0
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	1ad3      	subs	r3, r2, r3
 8007a3a:	2b02      	cmp	r3, #2
 8007a3c:	d902      	bls.n	8007a44 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8007a3e:	2303      	movs	r3, #3
 8007a40:	74fb      	strb	r3, [r7, #19]
        break;
 8007a42:	e005      	b.n	8007a50 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007a44:	4b31      	ldr	r3, [pc, #196]	; (8007b0c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d0ef      	beq.n	8007a30 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8007a50:	7cfb      	ldrb	r3, [r7, #19]
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d15c      	bne.n	8007b10 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007a56:	4b2c      	ldr	r3, [pc, #176]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a60:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007a62:	697b      	ldr	r3, [r7, #20]
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d01f      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007a6e:	697a      	ldr	r2, [r7, #20]
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d019      	beq.n	8007aa8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007a74:	4b24      	ldr	r3, [pc, #144]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a7a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a7e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007a80:	4b21      	ldr	r3, [pc, #132]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a86:	4a20      	ldr	r2, [pc, #128]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a88:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007a8c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007a90:	4b1d      	ldr	r3, [pc, #116]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a96:	4a1c      	ldr	r2, [pc, #112]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007a98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a9c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8007aa0:	4a19      	ldr	r2, [pc, #100]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	f003 0301 	and.w	r3, r3, #1
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d016      	beq.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ab2:	f7fc fff3 	bl	8004a9c <HAL_GetTick>
 8007ab6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ab8:	e00b      	b.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007aba:	f7fc ffef 	bl	8004a9c <HAL_GetTick>
 8007abe:	4602      	mov	r2, r0
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	1ad3      	subs	r3, r2, r3
 8007ac4:	f241 3288 	movw	r2, #5000	; 0x1388
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d902      	bls.n	8007ad2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8007acc:	2303      	movs	r3, #3
 8007ace:	74fb      	strb	r3, [r7, #19]
            break;
 8007ad0:	e006      	b.n	8007ae0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007ad2:	4b0d      	ldr	r3, [pc, #52]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007ad8:	f003 0302 	and.w	r3, r3, #2
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d0ec      	beq.n	8007aba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8007ae0:	7cfb      	ldrb	r3, [r7, #19]
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	d10c      	bne.n	8007b00 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007ae6:	4b08      	ldr	r3, [pc, #32]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007ae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007aec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007af6:	4904      	ldr	r1, [pc, #16]	; (8007b08 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8007af8:	4313      	orrs	r3, r2
 8007afa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007afe:	e009      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007b00:	7cfb      	ldrb	r3, [r7, #19]
 8007b02:	74bb      	strb	r3, [r7, #18]
 8007b04:	e006      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8007b06:	bf00      	nop
 8007b08:	40021000 	.word	0x40021000
 8007b0c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007b10:	7cfb      	ldrb	r3, [r7, #19]
 8007b12:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b14:	7c7b      	ldrb	r3, [r7, #17]
 8007b16:	2b01      	cmp	r3, #1
 8007b18:	d105      	bne.n	8007b26 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b1a:	4b9e      	ldr	r3, [pc, #632]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007b1e:	4a9d      	ldr	r2, [pc, #628]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b20:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b24:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f003 0301 	and.w	r3, r3, #1
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d00a      	beq.n	8007b48 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007b32:	4b98      	ldr	r3, [pc, #608]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b38:	f023 0203 	bic.w	r2, r3, #3
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b40:	4994      	ldr	r1, [pc, #592]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b42:	4313      	orrs	r3, r2
 8007b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f003 0302 	and.w	r3, r3, #2
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d00a      	beq.n	8007b6a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b54:	4b8f      	ldr	r3, [pc, #572]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b5a:	f023 020c 	bic.w	r2, r3, #12
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b62:	498c      	ldr	r1, [pc, #560]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b64:	4313      	orrs	r3, r2
 8007b66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	f003 0304 	and.w	r3, r3, #4
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d00a      	beq.n	8007b8c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b76:	4b87      	ldr	r3, [pc, #540]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b7c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b84:	4983      	ldr	r1, [pc, #524]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b86:	4313      	orrs	r3, r2
 8007b88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 0308 	and.w	r3, r3, #8
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d00a      	beq.n	8007bae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007b98:	4b7e      	ldr	r3, [pc, #504]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007b9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007b9e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ba6:	497b      	ldr	r1, [pc, #492]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	f003 0310 	and.w	r3, r3, #16
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00a      	beq.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007bba:	4b76      	ldr	r3, [pc, #472]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007bc0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007bc8:	4972      	ldr	r1, [pc, #456]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bca:	4313      	orrs	r3, r2
 8007bcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f003 0320 	and.w	r3, r3, #32
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	d00a      	beq.n	8007bf2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007bdc:	4b6d      	ldr	r3, [pc, #436]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007be2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007bea:	496a      	ldr	r1, [pc, #424]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007bec:	4313      	orrs	r3, r2
 8007bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d00a      	beq.n	8007c14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007bfe:	4b65      	ldr	r3, [pc, #404]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007c0c:	4961      	ldr	r1, [pc, #388]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c0e:	4313      	orrs	r3, r2
 8007c10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d00a      	beq.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007c20:	4b5c      	ldr	r3, [pc, #368]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007c2e:	4959      	ldr	r1, [pc, #356]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c30:	4313      	orrs	r3, r2
 8007c32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d00a      	beq.n	8007c58 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007c42:	4b54      	ldr	r3, [pc, #336]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007c50:	4950      	ldr	r1, [pc, #320]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c52:	4313      	orrs	r3, r2
 8007c54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d00a      	beq.n	8007c7a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007c64:	4b4b      	ldr	r3, [pc, #300]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c6a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007c72:	4948      	ldr	r1, [pc, #288]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c74:	4313      	orrs	r3, r2
 8007c76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007c86:	4b43      	ldr	r3, [pc, #268]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007c8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007c94:	493f      	ldr	r1, [pc, #252]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007c96:	4313      	orrs	r3, r2
 8007c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	d028      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007ca8:	4b3a      	ldr	r3, [pc, #232]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cb6:	4937      	ldr	r1, [pc, #220]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007cb8:	4313      	orrs	r3, r2
 8007cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cc2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007cc6:	d106      	bne.n	8007cd6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007cc8:	4b32      	ldr	r3, [pc, #200]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007cca:	68db      	ldr	r3, [r3, #12]
 8007ccc:	4a31      	ldr	r2, [pc, #196]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007cce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007cd2:	60d3      	str	r3, [r2, #12]
 8007cd4:	e011      	b.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007cda:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007cde:	d10c      	bne.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	3304      	adds	r3, #4
 8007ce4:	2101      	movs	r1, #1
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	f000 f8c8 	bl	8007e7c <RCCEx_PLLSAI1_Config>
 8007cec:	4603      	mov	r3, r0
 8007cee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007cf0:	7cfb      	ldrb	r3, [r7, #19]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d001      	beq.n	8007cfa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8007cf6:	7cfb      	ldrb	r3, [r7, #19]
 8007cf8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d028      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8007d06:	4b23      	ldr	r3, [pc, #140]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d0c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d14:	491f      	ldr	r1, [pc, #124]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d16:	4313      	orrs	r3, r2
 8007d18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d24:	d106      	bne.n	8007d34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d26:	4b1b      	ldr	r3, [pc, #108]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d28:	68db      	ldr	r3, [r3, #12]
 8007d2a:	4a1a      	ldr	r2, [pc, #104]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d30:	60d3      	str	r3, [r2, #12]
 8007d32:	e011      	b.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007d38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007d3c:	d10c      	bne.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	3304      	adds	r3, #4
 8007d42:	2101      	movs	r1, #1
 8007d44:	4618      	mov	r0, r3
 8007d46:	f000 f899 	bl	8007e7c <RCCEx_PLLSAI1_Config>
 8007d4a:	4603      	mov	r3, r0
 8007d4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007d4e:	7cfb      	ldrb	r3, [r7, #19]
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d001      	beq.n	8007d58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8007d54:	7cfb      	ldrb	r3, [r7, #19]
 8007d56:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d02b      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007d64:	4b0b      	ldr	r3, [pc, #44]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007d6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d72:	4908      	ldr	r1, [pc, #32]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d74:	4313      	orrs	r3, r2
 8007d76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007d82:	d109      	bne.n	8007d98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d84:	4b03      	ldr	r3, [pc, #12]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d86:	68db      	ldr	r3, [r3, #12]
 8007d88:	4a02      	ldr	r2, [pc, #8]	; (8007d94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8007d8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d8e:	60d3      	str	r3, [r2, #12]
 8007d90:	e014      	b.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8007d92:	bf00      	nop
 8007d94:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007d9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007da0:	d10c      	bne.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	3304      	adds	r3, #4
 8007da6:	2101      	movs	r1, #1
 8007da8:	4618      	mov	r0, r3
 8007daa:	f000 f867 	bl	8007e7c <RCCEx_PLLSAI1_Config>
 8007dae:	4603      	mov	r3, r0
 8007db0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007db2:	7cfb      	ldrb	r3, [r7, #19]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d001      	beq.n	8007dbc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8007db8:	7cfb      	ldrb	r3, [r7, #19]
 8007dba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d02f      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007dc8:	4b2b      	ldr	r3, [pc, #172]	; (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007dce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007dd6:	4928      	ldr	r1, [pc, #160]	; (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007de2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007de6:	d10d      	bne.n	8007e04 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	3304      	adds	r3, #4
 8007dec:	2102      	movs	r1, #2
 8007dee:	4618      	mov	r0, r3
 8007df0:	f000 f844 	bl	8007e7c <RCCEx_PLLSAI1_Config>
 8007df4:	4603      	mov	r3, r0
 8007df6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007df8:	7cfb      	ldrb	r3, [r7, #19]
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d014      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007dfe:	7cfb      	ldrb	r3, [r7, #19]
 8007e00:	74bb      	strb	r3, [r7, #18]
 8007e02:	e011      	b.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007e08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007e0c:	d10c      	bne.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	3320      	adds	r3, #32
 8007e12:	2102      	movs	r1, #2
 8007e14:	4618      	mov	r0, r3
 8007e16:	f000 f925 	bl	8008064 <RCCEx_PLLSAI2_Config>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007e1e:	7cfb      	ldrb	r3, [r7, #19]
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d001      	beq.n	8007e28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8007e24:	7cfb      	ldrb	r3, [r7, #19]
 8007e26:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d00a      	beq.n	8007e4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8007e34:	4b10      	ldr	r3, [pc, #64]	; (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e3a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e42:	490d      	ldr	r1, [pc, #52]	; (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e44:	4313      	orrs	r3, r2
 8007e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d00b      	beq.n	8007e6e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007e56:	4b08      	ldr	r3, [pc, #32]	; (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007e5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007e66:	4904      	ldr	r1, [pc, #16]	; (8007e78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007e6e:	7cbb      	ldrb	r3, [r7, #18]
}
 8007e70:	4618      	mov	r0, r3
 8007e72:	3718      	adds	r7, #24
 8007e74:	46bd      	mov	sp, r7
 8007e76:	bd80      	pop	{r7, pc}
 8007e78:	40021000 	.word	0x40021000

08007e7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
 8007e84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007e86:	2300      	movs	r3, #0
 8007e88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007e8a:	4b75      	ldr	r3, [pc, #468]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	f003 0303 	and.w	r3, r3, #3
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d018      	beq.n	8007ec8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8007e96:	4b72      	ldr	r3, [pc, #456]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007e98:	68db      	ldr	r3, [r3, #12]
 8007e9a:	f003 0203 	and.w	r2, r3, #3
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d10d      	bne.n	8007ec2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
       ||
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d009      	beq.n	8007ec2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007eae:	4b6c      	ldr	r3, [pc, #432]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	091b      	lsrs	r3, r3, #4
 8007eb4:	f003 0307 	and.w	r3, r3, #7
 8007eb8:	1c5a      	adds	r2, r3, #1
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
       ||
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d047      	beq.n	8007f52 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8007ec2:	2301      	movs	r3, #1
 8007ec4:	73fb      	strb	r3, [r7, #15]
 8007ec6:	e044      	b.n	8007f52 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	2b03      	cmp	r3, #3
 8007ece:	d018      	beq.n	8007f02 <RCCEx_PLLSAI1_Config+0x86>
 8007ed0:	2b03      	cmp	r3, #3
 8007ed2:	d825      	bhi.n	8007f20 <RCCEx_PLLSAI1_Config+0xa4>
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d002      	beq.n	8007ede <RCCEx_PLLSAI1_Config+0x62>
 8007ed8:	2b02      	cmp	r3, #2
 8007eda:	d009      	beq.n	8007ef0 <RCCEx_PLLSAI1_Config+0x74>
 8007edc:	e020      	b.n	8007f20 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007ede:	4b60      	ldr	r3, [pc, #384]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f003 0302 	and.w	r3, r3, #2
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d11d      	bne.n	8007f26 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8007eea:	2301      	movs	r3, #1
 8007eec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007eee:	e01a      	b.n	8007f26 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007ef0:	4b5b      	ldr	r3, [pc, #364]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	d116      	bne.n	8007f2a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8007efc:	2301      	movs	r3, #1
 8007efe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007f00:	e013      	b.n	8007f2a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007f02:	4b57      	ldr	r3, [pc, #348]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d10f      	bne.n	8007f2e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007f0e:	4b54      	ldr	r3, [pc, #336]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d109      	bne.n	8007f2e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8007f1a:	2301      	movs	r3, #1
 8007f1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007f1e:	e006      	b.n	8007f2e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007f20:	2301      	movs	r3, #1
 8007f22:	73fb      	strb	r3, [r7, #15]
      break;
 8007f24:	e004      	b.n	8007f30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007f26:	bf00      	nop
 8007f28:	e002      	b.n	8007f30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007f2a:	bf00      	nop
 8007f2c:	e000      	b.n	8007f30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007f2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8007f30:	7bfb      	ldrb	r3, [r7, #15]
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10d      	bne.n	8007f52 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007f36:	4b4a      	ldr	r3, [pc, #296]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f38:	68db      	ldr	r3, [r3, #12]
 8007f3a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	6819      	ldr	r1, [r3, #0]
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	685b      	ldr	r3, [r3, #4]
 8007f46:	3b01      	subs	r3, #1
 8007f48:	011b      	lsls	r3, r3, #4
 8007f4a:	430b      	orrs	r3, r1
 8007f4c:	4944      	ldr	r1, [pc, #272]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007f52:	7bfb      	ldrb	r3, [r7, #15]
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d17d      	bne.n	8008054 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007f58:	4b41      	ldr	r3, [pc, #260]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	4a40      	ldr	r2, [pc, #256]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007f62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007f64:	f7fc fd9a 	bl	8004a9c <HAL_GetTick>
 8007f68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007f6a:	e009      	b.n	8007f80 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007f6c:	f7fc fd96 	bl	8004a9c <HAL_GetTick>
 8007f70:	4602      	mov	r2, r0
 8007f72:	68bb      	ldr	r3, [r7, #8]
 8007f74:	1ad3      	subs	r3, r2, r3
 8007f76:	2b02      	cmp	r3, #2
 8007f78:	d902      	bls.n	8007f80 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8007f7a:	2303      	movs	r3, #3
 8007f7c:	73fb      	strb	r3, [r7, #15]
        break;
 8007f7e:	e005      	b.n	8007f8c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007f80:	4b37      	ldr	r3, [pc, #220]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d1ef      	bne.n	8007f6c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007f8c:	7bfb      	ldrb	r3, [r7, #15]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d160      	bne.n	8008054 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007f92:	683b      	ldr	r3, [r7, #0]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d111      	bne.n	8007fbc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007f98:	4b31      	ldr	r3, [pc, #196]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007f9a:	691b      	ldr	r3, [r3, #16]
 8007f9c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8007fa0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fa4:	687a      	ldr	r2, [r7, #4]
 8007fa6:	6892      	ldr	r2, [r2, #8]
 8007fa8:	0211      	lsls	r1, r2, #8
 8007faa:	687a      	ldr	r2, [r7, #4]
 8007fac:	68d2      	ldr	r2, [r2, #12]
 8007fae:	0912      	lsrs	r2, r2, #4
 8007fb0:	0452      	lsls	r2, r2, #17
 8007fb2:	430a      	orrs	r2, r1
 8007fb4:	492a      	ldr	r1, [pc, #168]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	610b      	str	r3, [r1, #16]
 8007fba:	e027      	b.n	800800c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	2b01      	cmp	r3, #1
 8007fc0:	d112      	bne.n	8007fe8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007fc2:	4b27      	ldr	r3, [pc, #156]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fc4:	691b      	ldr	r3, [r3, #16]
 8007fc6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007fca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007fce:	687a      	ldr	r2, [r7, #4]
 8007fd0:	6892      	ldr	r2, [r2, #8]
 8007fd2:	0211      	lsls	r1, r2, #8
 8007fd4:	687a      	ldr	r2, [r7, #4]
 8007fd6:	6912      	ldr	r2, [r2, #16]
 8007fd8:	0852      	lsrs	r2, r2, #1
 8007fda:	3a01      	subs	r2, #1
 8007fdc:	0552      	lsls	r2, r2, #21
 8007fde:	430a      	orrs	r2, r1
 8007fe0:	491f      	ldr	r1, [pc, #124]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fe2:	4313      	orrs	r3, r2
 8007fe4:	610b      	str	r3, [r1, #16]
 8007fe6:	e011      	b.n	800800c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007fe8:	4b1d      	ldr	r3, [pc, #116]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007fea:	691b      	ldr	r3, [r3, #16]
 8007fec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8007ff0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007ff4:	687a      	ldr	r2, [r7, #4]
 8007ff6:	6892      	ldr	r2, [r2, #8]
 8007ff8:	0211      	lsls	r1, r2, #8
 8007ffa:	687a      	ldr	r2, [r7, #4]
 8007ffc:	6952      	ldr	r2, [r2, #20]
 8007ffe:	0852      	lsrs	r2, r2, #1
 8008000:	3a01      	subs	r2, #1
 8008002:	0652      	lsls	r2, r2, #25
 8008004:	430a      	orrs	r2, r1
 8008006:	4916      	ldr	r1, [pc, #88]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008008:	4313      	orrs	r3, r2
 800800a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800800c:	4b14      	ldr	r3, [pc, #80]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	4a13      	ldr	r2, [pc, #76]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008012:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008016:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008018:	f7fc fd40 	bl	8004a9c <HAL_GetTick>
 800801c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800801e:	e009      	b.n	8008034 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8008020:	f7fc fd3c 	bl	8004a9c <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	68bb      	ldr	r3, [r7, #8]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	2b02      	cmp	r3, #2
 800802c:	d902      	bls.n	8008034 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	73fb      	strb	r3, [r7, #15]
          break;
 8008032:	e005      	b.n	8008040 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8008034:	4b0a      	ldr	r3, [pc, #40]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800803c:	2b00      	cmp	r3, #0
 800803e:	d0ef      	beq.n	8008020 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8008040:	7bfb      	ldrb	r3, [r7, #15]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d106      	bne.n	8008054 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8008046:	4b06      	ldr	r3, [pc, #24]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008048:	691a      	ldr	r2, [r3, #16]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	699b      	ldr	r3, [r3, #24]
 800804e:	4904      	ldr	r1, [pc, #16]	; (8008060 <RCCEx_PLLSAI1_Config+0x1e4>)
 8008050:	4313      	orrs	r3, r2
 8008052:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8008054:	7bfb      	ldrb	r3, [r7, #15]
}
 8008056:	4618      	mov	r0, r3
 8008058:	3710      	adds	r7, #16
 800805a:	46bd      	mov	sp, r7
 800805c:	bd80      	pop	{r7, pc}
 800805e:	bf00      	nop
 8008060:	40021000 	.word	0x40021000

08008064 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
 800806c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800806e:	2300      	movs	r3, #0
 8008070:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8008072:	4b6a      	ldr	r3, [pc, #424]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008074:	68db      	ldr	r3, [r3, #12]
 8008076:	f003 0303 	and.w	r3, r3, #3
 800807a:	2b00      	cmp	r3, #0
 800807c:	d018      	beq.n	80080b0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800807e:	4b67      	ldr	r3, [pc, #412]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	f003 0203 	and.w	r2, r3, #3
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	429a      	cmp	r2, r3
 800808c:	d10d      	bne.n	80080aa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
       ||
 8008092:	2b00      	cmp	r3, #0
 8008094:	d009      	beq.n	80080aa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8008096:	4b61      	ldr	r3, [pc, #388]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008098:	68db      	ldr	r3, [r3, #12]
 800809a:	091b      	lsrs	r3, r3, #4
 800809c:	f003 0307 	and.w	r3, r3, #7
 80080a0:	1c5a      	adds	r2, r3, #1
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	685b      	ldr	r3, [r3, #4]
       ||
 80080a6:	429a      	cmp	r2, r3
 80080a8:	d047      	beq.n	800813a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80080aa:	2301      	movs	r3, #1
 80080ac:	73fb      	strb	r3, [r7, #15]
 80080ae:	e044      	b.n	800813a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	2b03      	cmp	r3, #3
 80080b6:	d018      	beq.n	80080ea <RCCEx_PLLSAI2_Config+0x86>
 80080b8:	2b03      	cmp	r3, #3
 80080ba:	d825      	bhi.n	8008108 <RCCEx_PLLSAI2_Config+0xa4>
 80080bc:	2b01      	cmp	r3, #1
 80080be:	d002      	beq.n	80080c6 <RCCEx_PLLSAI2_Config+0x62>
 80080c0:	2b02      	cmp	r3, #2
 80080c2:	d009      	beq.n	80080d8 <RCCEx_PLLSAI2_Config+0x74>
 80080c4:	e020      	b.n	8008108 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80080c6:	4b55      	ldr	r3, [pc, #340]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f003 0302 	and.w	r3, r3, #2
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d11d      	bne.n	800810e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80080d2:	2301      	movs	r3, #1
 80080d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080d6:	e01a      	b.n	800810e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80080d8:	4b50      	ldr	r3, [pc, #320]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d116      	bne.n	8008112 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80080e4:	2301      	movs	r3, #1
 80080e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80080e8:	e013      	b.n	8008112 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80080ea:	4b4c      	ldr	r3, [pc, #304]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d10f      	bne.n	8008116 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80080f6:	4b49      	ldr	r3, [pc, #292]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d109      	bne.n	8008116 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008106:	e006      	b.n	8008116 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8008108:	2301      	movs	r3, #1
 800810a:	73fb      	strb	r3, [r7, #15]
      break;
 800810c:	e004      	b.n	8008118 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800810e:	bf00      	nop
 8008110:	e002      	b.n	8008118 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008112:	bf00      	nop
 8008114:	e000      	b.n	8008118 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8008116:	bf00      	nop
    }

    if(status == HAL_OK)
 8008118:	7bfb      	ldrb	r3, [r7, #15]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d10d      	bne.n	800813a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800811e:	4b3f      	ldr	r3, [pc, #252]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008120:	68db      	ldr	r3, [r3, #12]
 8008122:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6819      	ldr	r1, [r3, #0]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	3b01      	subs	r3, #1
 8008130:	011b      	lsls	r3, r3, #4
 8008132:	430b      	orrs	r3, r1
 8008134:	4939      	ldr	r1, [pc, #228]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008136:	4313      	orrs	r3, r2
 8008138:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800813a:	7bfb      	ldrb	r3, [r7, #15]
 800813c:	2b00      	cmp	r3, #0
 800813e:	d167      	bne.n	8008210 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8008140:	4b36      	ldr	r3, [pc, #216]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	4a35      	ldr	r2, [pc, #212]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008146:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800814a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800814c:	f7fc fca6 	bl	8004a9c <HAL_GetTick>
 8008150:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008152:	e009      	b.n	8008168 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8008154:	f7fc fca2 	bl	8004a9c <HAL_GetTick>
 8008158:	4602      	mov	r2, r0
 800815a:	68bb      	ldr	r3, [r7, #8]
 800815c:	1ad3      	subs	r3, r2, r3
 800815e:	2b02      	cmp	r3, #2
 8008160:	d902      	bls.n	8008168 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8008162:	2303      	movs	r3, #3
 8008164:	73fb      	strb	r3, [r7, #15]
        break;
 8008166:	e005      	b.n	8008174 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8008168:	4b2c      	ldr	r3, [pc, #176]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008170:	2b00      	cmp	r3, #0
 8008172:	d1ef      	bne.n	8008154 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8008174:	7bfb      	ldrb	r3, [r7, #15]
 8008176:	2b00      	cmp	r3, #0
 8008178:	d14a      	bne.n	8008210 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d111      	bne.n	80081a4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8008180:	4b26      	ldr	r3, [pc, #152]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008182:	695b      	ldr	r3, [r3, #20]
 8008184:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8008188:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	6892      	ldr	r2, [r2, #8]
 8008190:	0211      	lsls	r1, r2, #8
 8008192:	687a      	ldr	r2, [r7, #4]
 8008194:	68d2      	ldr	r2, [r2, #12]
 8008196:	0912      	lsrs	r2, r2, #4
 8008198:	0452      	lsls	r2, r2, #17
 800819a:	430a      	orrs	r2, r1
 800819c:	491f      	ldr	r1, [pc, #124]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 800819e:	4313      	orrs	r3, r2
 80081a0:	614b      	str	r3, [r1, #20]
 80081a2:	e011      	b.n	80081c8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80081a4:	4b1d      	ldr	r3, [pc, #116]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80081a6:	695b      	ldr	r3, [r3, #20]
 80081a8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80081ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80081b0:	687a      	ldr	r2, [r7, #4]
 80081b2:	6892      	ldr	r2, [r2, #8]
 80081b4:	0211      	lsls	r1, r2, #8
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	6912      	ldr	r2, [r2, #16]
 80081ba:	0852      	lsrs	r2, r2, #1
 80081bc:	3a01      	subs	r2, #1
 80081be:	0652      	lsls	r2, r2, #25
 80081c0:	430a      	orrs	r2, r1
 80081c2:	4916      	ldr	r1, [pc, #88]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80081c4:	4313      	orrs	r3, r2
 80081c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80081c8:	4b14      	ldr	r3, [pc, #80]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a13      	ldr	r2, [pc, #76]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80081ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80081d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80081d4:	f7fc fc62 	bl	8004a9c <HAL_GetTick>
 80081d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80081da:	e009      	b.n	80081f0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80081dc:	f7fc fc5e 	bl	8004a9c <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	68bb      	ldr	r3, [r7, #8]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	2b02      	cmp	r3, #2
 80081e8:	d902      	bls.n	80081f0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	73fb      	strb	r3, [r7, #15]
          break;
 80081ee:	e005      	b.n	80081fc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80081f0:	4b0a      	ldr	r3, [pc, #40]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d0ef      	beq.n	80081dc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80081fc:	7bfb      	ldrb	r3, [r7, #15]
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d106      	bne.n	8008210 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8008202:	4b06      	ldr	r3, [pc, #24]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 8008204:	695a      	ldr	r2, [r3, #20]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	695b      	ldr	r3, [r3, #20]
 800820a:	4904      	ldr	r1, [pc, #16]	; (800821c <RCCEx_PLLSAI2_Config+0x1b8>)
 800820c:	4313      	orrs	r3, r2
 800820e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8008210:	7bfb      	ldrb	r3, [r7, #15]
}
 8008212:	4618      	mov	r0, r3
 8008214:	3710      	adds	r7, #16
 8008216:	46bd      	mov	sp, r7
 8008218:	bd80      	pop	{r7, pc}
 800821a:	bf00      	nop
 800821c:	40021000 	.word	0x40021000

08008220 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008220:	b580      	push	{r7, lr}
 8008222:	b082      	sub	sp, #8
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d101      	bne.n	8008232 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800822e:	2301      	movs	r3, #1
 8008230:	e049      	b.n	80082c6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008238:	b2db      	uxtb	r3, r3
 800823a:	2b00      	cmp	r3, #0
 800823c:	d106      	bne.n	800824c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	2200      	movs	r2, #0
 8008242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008246:	6878      	ldr	r0, [r7, #4]
 8008248:	f7fa ffb2 	bl	80031b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2202      	movs	r2, #2
 8008250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681a      	ldr	r2, [r3, #0]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	3304      	adds	r3, #4
 800825c:	4619      	mov	r1, r3
 800825e:	4610      	mov	r0, r2
 8008260:	f000 fc42 	bl	8008ae8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2201      	movs	r2, #1
 8008270:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	2201      	movs	r2, #1
 8008278:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2201      	movs	r2, #1
 8008288:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2201      	movs	r2, #1
 8008290:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	2201      	movs	r2, #1
 8008298:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2201      	movs	r2, #1
 80082a0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	2201      	movs	r2, #1
 80082a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	2201      	movs	r2, #1
 80082b0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2201      	movs	r2, #1
 80082b8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	2201      	movs	r2, #1
 80082c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80082c4:	2300      	movs	r3, #0
}
 80082c6:	4618      	mov	r0, r3
 80082c8:	3708      	adds	r7, #8
 80082ca:	46bd      	mov	sp, r7
 80082cc:	bd80      	pop	{r7, pc}
	...

080082d0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80082d0:	b480      	push	{r7}
 80082d2:	b085      	sub	sp, #20
 80082d4:	af00      	add	r7, sp, #0
 80082d6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082de:	b2db      	uxtb	r3, r3
 80082e0:	2b01      	cmp	r3, #1
 80082e2:	d001      	beq.n	80082e8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80082e4:	2301      	movs	r3, #1
 80082e6:	e04f      	b.n	8008388 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2202      	movs	r2, #2
 80082ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	68da      	ldr	r2, [r3, #12]
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f042 0201 	orr.w	r2, r2, #1
 80082fe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	4a23      	ldr	r2, [pc, #140]	; (8008394 <HAL_TIM_Base_Start_IT+0xc4>)
 8008306:	4293      	cmp	r3, r2
 8008308:	d01d      	beq.n	8008346 <HAL_TIM_Base_Start_IT+0x76>
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008312:	d018      	beq.n	8008346 <HAL_TIM_Base_Start_IT+0x76>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	4a1f      	ldr	r2, [pc, #124]	; (8008398 <HAL_TIM_Base_Start_IT+0xc8>)
 800831a:	4293      	cmp	r3, r2
 800831c:	d013      	beq.n	8008346 <HAL_TIM_Base_Start_IT+0x76>
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	4a1e      	ldr	r2, [pc, #120]	; (800839c <HAL_TIM_Base_Start_IT+0xcc>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d00e      	beq.n	8008346 <HAL_TIM_Base_Start_IT+0x76>
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4a1c      	ldr	r2, [pc, #112]	; (80083a0 <HAL_TIM_Base_Start_IT+0xd0>)
 800832e:	4293      	cmp	r3, r2
 8008330:	d009      	beq.n	8008346 <HAL_TIM_Base_Start_IT+0x76>
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	4a1b      	ldr	r2, [pc, #108]	; (80083a4 <HAL_TIM_Base_Start_IT+0xd4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d004      	beq.n	8008346 <HAL_TIM_Base_Start_IT+0x76>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	4a19      	ldr	r2, [pc, #100]	; (80083a8 <HAL_TIM_Base_Start_IT+0xd8>)
 8008342:	4293      	cmp	r3, r2
 8008344:	d115      	bne.n	8008372 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	689a      	ldr	r2, [r3, #8]
 800834c:	4b17      	ldr	r3, [pc, #92]	; (80083ac <HAL_TIM_Base_Start_IT+0xdc>)
 800834e:	4013      	ands	r3, r2
 8008350:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2b06      	cmp	r3, #6
 8008356:	d015      	beq.n	8008384 <HAL_TIM_Base_Start_IT+0xb4>
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800835e:	d011      	beq.n	8008384 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	f042 0201 	orr.w	r2, r2, #1
 800836e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008370:	e008      	b.n	8008384 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	f042 0201 	orr.w	r2, r2, #1
 8008380:	601a      	str	r2, [r3, #0]
 8008382:	e000      	b.n	8008386 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008384:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008386:	2300      	movs	r3, #0
}
 8008388:	4618      	mov	r0, r3
 800838a:	3714      	adds	r7, #20
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr
 8008394:	40012c00 	.word	0x40012c00
 8008398:	40000400 	.word	0x40000400
 800839c:	40000800 	.word	0x40000800
 80083a0:	40000c00 	.word	0x40000c00
 80083a4:	40013400 	.word	0x40013400
 80083a8:	40014000 	.word	0x40014000
 80083ac:	00010007 	.word	0x00010007

080083b0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80083b0:	b580      	push	{r7, lr}
 80083b2:	b082      	sub	sp, #8
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2b00      	cmp	r3, #0
 80083bc:	d101      	bne.n	80083c2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80083be:	2301      	movs	r3, #1
 80083c0:	e049      	b.n	8008456 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d106      	bne.n	80083dc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	2200      	movs	r2, #0
 80083d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f7fa fe7c 	bl	80030d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	2202      	movs	r2, #2
 80083e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681a      	ldr	r2, [r3, #0]
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	3304      	adds	r3, #4
 80083ec:	4619      	mov	r1, r3
 80083ee:	4610      	mov	r0, r2
 80083f0:	f000 fb7a 	bl	8008ae8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	2201      	movs	r2, #1
 8008400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2201      	movs	r2, #1
 8008408:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2201      	movs	r2, #1
 8008410:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	2201      	movs	r2, #1
 8008418:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	2201      	movs	r2, #1
 8008420:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2201      	movs	r2, #1
 8008428:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2201      	movs	r2, #1
 8008430:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2201      	movs	r2, #1
 8008440:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2201      	movs	r2, #1
 8008448:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	2201      	movs	r2, #1
 8008450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008454:	2300      	movs	r3, #0
}
 8008456:	4618      	mov	r0, r3
 8008458:	3708      	adds	r7, #8
 800845a:	46bd      	mov	sp, r7
 800845c:	bd80      	pop	{r7, pc}
	...

08008460 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008460:	b580      	push	{r7, lr}
 8008462:	b084      	sub	sp, #16
 8008464:	af00      	add	r7, sp, #0
 8008466:	6078      	str	r0, [r7, #4]
 8008468:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800846a:	683b      	ldr	r3, [r7, #0]
 800846c:	2b00      	cmp	r3, #0
 800846e:	d109      	bne.n	8008484 <HAL_TIM_PWM_Start+0x24>
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008476:	b2db      	uxtb	r3, r3
 8008478:	2b01      	cmp	r3, #1
 800847a:	bf14      	ite	ne
 800847c:	2301      	movne	r3, #1
 800847e:	2300      	moveq	r3, #0
 8008480:	b2db      	uxtb	r3, r3
 8008482:	e03c      	b.n	80084fe <HAL_TIM_PWM_Start+0x9e>
 8008484:	683b      	ldr	r3, [r7, #0]
 8008486:	2b04      	cmp	r3, #4
 8008488:	d109      	bne.n	800849e <HAL_TIM_PWM_Start+0x3e>
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008490:	b2db      	uxtb	r3, r3
 8008492:	2b01      	cmp	r3, #1
 8008494:	bf14      	ite	ne
 8008496:	2301      	movne	r3, #1
 8008498:	2300      	moveq	r3, #0
 800849a:	b2db      	uxtb	r3, r3
 800849c:	e02f      	b.n	80084fe <HAL_TIM_PWM_Start+0x9e>
 800849e:	683b      	ldr	r3, [r7, #0]
 80084a0:	2b08      	cmp	r3, #8
 80084a2:	d109      	bne.n	80084b8 <HAL_TIM_PWM_Start+0x58>
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80084aa:	b2db      	uxtb	r3, r3
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	bf14      	ite	ne
 80084b0:	2301      	movne	r3, #1
 80084b2:	2300      	moveq	r3, #0
 80084b4:	b2db      	uxtb	r3, r3
 80084b6:	e022      	b.n	80084fe <HAL_TIM_PWM_Start+0x9e>
 80084b8:	683b      	ldr	r3, [r7, #0]
 80084ba:	2b0c      	cmp	r3, #12
 80084bc:	d109      	bne.n	80084d2 <HAL_TIM_PWM_Start+0x72>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b01      	cmp	r3, #1
 80084c8:	bf14      	ite	ne
 80084ca:	2301      	movne	r3, #1
 80084cc:	2300      	moveq	r3, #0
 80084ce:	b2db      	uxtb	r3, r3
 80084d0:	e015      	b.n	80084fe <HAL_TIM_PWM_Start+0x9e>
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	2b10      	cmp	r3, #16
 80084d6:	d109      	bne.n	80084ec <HAL_TIM_PWM_Start+0x8c>
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80084de:	b2db      	uxtb	r3, r3
 80084e0:	2b01      	cmp	r3, #1
 80084e2:	bf14      	ite	ne
 80084e4:	2301      	movne	r3, #1
 80084e6:	2300      	moveq	r3, #0
 80084e8:	b2db      	uxtb	r3, r3
 80084ea:	e008      	b.n	80084fe <HAL_TIM_PWM_Start+0x9e>
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	2b01      	cmp	r3, #1
 80084f6:	bf14      	ite	ne
 80084f8:	2301      	movne	r3, #1
 80084fa:	2300      	moveq	r3, #0
 80084fc:	b2db      	uxtb	r3, r3
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d001      	beq.n	8008506 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	e09c      	b.n	8008640 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d104      	bne.n	8008516 <HAL_TIM_PWM_Start+0xb6>
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008514:	e023      	b.n	800855e <HAL_TIM_PWM_Start+0xfe>
 8008516:	683b      	ldr	r3, [r7, #0]
 8008518:	2b04      	cmp	r3, #4
 800851a:	d104      	bne.n	8008526 <HAL_TIM_PWM_Start+0xc6>
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2202      	movs	r2, #2
 8008520:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008524:	e01b      	b.n	800855e <HAL_TIM_PWM_Start+0xfe>
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	2b08      	cmp	r3, #8
 800852a:	d104      	bne.n	8008536 <HAL_TIM_PWM_Start+0xd6>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	2202      	movs	r2, #2
 8008530:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008534:	e013      	b.n	800855e <HAL_TIM_PWM_Start+0xfe>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	2b0c      	cmp	r3, #12
 800853a:	d104      	bne.n	8008546 <HAL_TIM_PWM_Start+0xe6>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	2202      	movs	r2, #2
 8008540:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008544:	e00b      	b.n	800855e <HAL_TIM_PWM_Start+0xfe>
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	2b10      	cmp	r3, #16
 800854a:	d104      	bne.n	8008556 <HAL_TIM_PWM_Start+0xf6>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	2202      	movs	r2, #2
 8008550:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008554:	e003      	b.n	800855e <HAL_TIM_PWM_Start+0xfe>
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	2202      	movs	r2, #2
 800855a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	2201      	movs	r2, #1
 8008564:	6839      	ldr	r1, [r7, #0]
 8008566:	4618      	mov	r0, r3
 8008568:	f000 fe2e 	bl	80091c8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	4a35      	ldr	r2, [pc, #212]	; (8008648 <HAL_TIM_PWM_Start+0x1e8>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d013      	beq.n	800859e <HAL_TIM_PWM_Start+0x13e>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	4a34      	ldr	r2, [pc, #208]	; (800864c <HAL_TIM_PWM_Start+0x1ec>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d00e      	beq.n	800859e <HAL_TIM_PWM_Start+0x13e>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	4a32      	ldr	r2, [pc, #200]	; (8008650 <HAL_TIM_PWM_Start+0x1f0>)
 8008586:	4293      	cmp	r3, r2
 8008588:	d009      	beq.n	800859e <HAL_TIM_PWM_Start+0x13e>
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	4a31      	ldr	r2, [pc, #196]	; (8008654 <HAL_TIM_PWM_Start+0x1f4>)
 8008590:	4293      	cmp	r3, r2
 8008592:	d004      	beq.n	800859e <HAL_TIM_PWM_Start+0x13e>
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	4a2f      	ldr	r2, [pc, #188]	; (8008658 <HAL_TIM_PWM_Start+0x1f8>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d101      	bne.n	80085a2 <HAL_TIM_PWM_Start+0x142>
 800859e:	2301      	movs	r3, #1
 80085a0:	e000      	b.n	80085a4 <HAL_TIM_PWM_Start+0x144>
 80085a2:	2300      	movs	r3, #0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d007      	beq.n	80085b8 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80085b6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a22      	ldr	r2, [pc, #136]	; (8008648 <HAL_TIM_PWM_Start+0x1e8>)
 80085be:	4293      	cmp	r3, r2
 80085c0:	d01d      	beq.n	80085fe <HAL_TIM_PWM_Start+0x19e>
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085ca:	d018      	beq.n	80085fe <HAL_TIM_PWM_Start+0x19e>
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	681b      	ldr	r3, [r3, #0]
 80085d0:	4a22      	ldr	r2, [pc, #136]	; (800865c <HAL_TIM_PWM_Start+0x1fc>)
 80085d2:	4293      	cmp	r3, r2
 80085d4:	d013      	beq.n	80085fe <HAL_TIM_PWM_Start+0x19e>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	4a21      	ldr	r2, [pc, #132]	; (8008660 <HAL_TIM_PWM_Start+0x200>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d00e      	beq.n	80085fe <HAL_TIM_PWM_Start+0x19e>
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	4a1f      	ldr	r2, [pc, #124]	; (8008664 <HAL_TIM_PWM_Start+0x204>)
 80085e6:	4293      	cmp	r3, r2
 80085e8:	d009      	beq.n	80085fe <HAL_TIM_PWM_Start+0x19e>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	4a17      	ldr	r2, [pc, #92]	; (800864c <HAL_TIM_PWM_Start+0x1ec>)
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d004      	beq.n	80085fe <HAL_TIM_PWM_Start+0x19e>
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	4a15      	ldr	r2, [pc, #84]	; (8008650 <HAL_TIM_PWM_Start+0x1f0>)
 80085fa:	4293      	cmp	r3, r2
 80085fc:	d115      	bne.n	800862a <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	689a      	ldr	r2, [r3, #8]
 8008604:	4b18      	ldr	r3, [pc, #96]	; (8008668 <HAL_TIM_PWM_Start+0x208>)
 8008606:	4013      	ands	r3, r2
 8008608:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	2b06      	cmp	r3, #6
 800860e:	d015      	beq.n	800863c <HAL_TIM_PWM_Start+0x1dc>
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008616:	d011      	beq.n	800863c <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	681a      	ldr	r2, [r3, #0]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f042 0201 	orr.w	r2, r2, #1
 8008626:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008628:	e008      	b.n	800863c <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	681a      	ldr	r2, [r3, #0]
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	f042 0201 	orr.w	r2, r2, #1
 8008638:	601a      	str	r2, [r3, #0]
 800863a:	e000      	b.n	800863e <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800863c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800863e:	2300      	movs	r3, #0
}
 8008640:	4618      	mov	r0, r3
 8008642:	3710      	adds	r7, #16
 8008644:	46bd      	mov	sp, r7
 8008646:	bd80      	pop	{r7, pc}
 8008648:	40012c00 	.word	0x40012c00
 800864c:	40013400 	.word	0x40013400
 8008650:	40014000 	.word	0x40014000
 8008654:	40014400 	.word	0x40014400
 8008658:	40014800 	.word	0x40014800
 800865c:	40000400 	.word	0x40000400
 8008660:	40000800 	.word	0x40000800
 8008664:	40000c00 	.word	0x40000c00
 8008668:	00010007 	.word	0x00010007

0800866c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800866c:	b580      	push	{r7, lr}
 800866e:	b084      	sub	sp, #16
 8008670:	af00      	add	r7, sp, #0
 8008672:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	68db      	ldr	r3, [r3, #12]
 800867a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	691b      	ldr	r3, [r3, #16]
 8008682:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	f003 0302 	and.w	r3, r3, #2
 800868a:	2b00      	cmp	r3, #0
 800868c:	d020      	beq.n	80086d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	f003 0302 	and.w	r3, r3, #2
 8008694:	2b00      	cmp	r3, #0
 8008696:	d01b      	beq.n	80086d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f06f 0202 	mvn.w	r2, #2
 80086a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	2201      	movs	r2, #1
 80086a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	699b      	ldr	r3, [r3, #24]
 80086ae:	f003 0303 	and.w	r3, r3, #3
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 f9f8 	bl	8008aac <HAL_TIM_IC_CaptureCallback>
 80086bc:	e005      	b.n	80086ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 f9ea 	bl	8008a98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80086c4:	6878      	ldr	r0, [r7, #4]
 80086c6:	f000 f9fb 	bl	8008ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	2200      	movs	r2, #0
 80086ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80086d0:	68bb      	ldr	r3, [r7, #8]
 80086d2:	f003 0304 	and.w	r3, r3, #4
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d020      	beq.n	800871c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f003 0304 	and.w	r3, r3, #4
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d01b      	beq.n	800871c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f06f 0204 	mvn.w	r2, #4
 80086ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	2202      	movs	r2, #2
 80086f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d003      	beq.n	800870a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 f9d2 	bl	8008aac <HAL_TIM_IC_CaptureCallback>
 8008708:	e005      	b.n	8008716 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f000 f9c4 	bl	8008a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008710:	6878      	ldr	r0, [r7, #4]
 8008712:	f000 f9d5 	bl	8008ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	2200      	movs	r2, #0
 800871a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800871c:	68bb      	ldr	r3, [r7, #8]
 800871e:	f003 0308 	and.w	r3, r3, #8
 8008722:	2b00      	cmp	r3, #0
 8008724:	d020      	beq.n	8008768 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8008726:	68fb      	ldr	r3, [r7, #12]
 8008728:	f003 0308 	and.w	r3, r3, #8
 800872c:	2b00      	cmp	r3, #0
 800872e:	d01b      	beq.n	8008768 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f06f 0208 	mvn.w	r2, #8
 8008738:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2204      	movs	r2, #4
 800873e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	69db      	ldr	r3, [r3, #28]
 8008746:	f003 0303 	and.w	r3, r3, #3
 800874a:	2b00      	cmp	r3, #0
 800874c:	d003      	beq.n	8008756 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	f000 f9ac 	bl	8008aac <HAL_TIM_IC_CaptureCallback>
 8008754:	e005      	b.n	8008762 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008756:	6878      	ldr	r0, [r7, #4]
 8008758:	f000 f99e 	bl	8008a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 f9af 	bl	8008ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	2200      	movs	r2, #0
 8008766:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8008768:	68bb      	ldr	r3, [r7, #8]
 800876a:	f003 0310 	and.w	r3, r3, #16
 800876e:	2b00      	cmp	r3, #0
 8008770:	d020      	beq.n	80087b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f003 0310 	and.w	r3, r3, #16
 8008778:	2b00      	cmp	r3, #0
 800877a:	d01b      	beq.n	80087b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	f06f 0210 	mvn.w	r2, #16
 8008784:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2208      	movs	r2, #8
 800878a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	69db      	ldr	r3, [r3, #28]
 8008792:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008796:	2b00      	cmp	r3, #0
 8008798:	d003      	beq.n	80087a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800879a:	6878      	ldr	r0, [r7, #4]
 800879c:	f000 f986 	bl	8008aac <HAL_TIM_IC_CaptureCallback>
 80087a0:	e005      	b.n	80087ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f000 f978 	bl	8008a98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 f989 	bl	8008ac0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	2200      	movs	r2, #0
 80087b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	f003 0301 	and.w	r3, r3, #1
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d00c      	beq.n	80087d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f003 0301 	and.w	r3, r3, #1
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d007      	beq.n	80087d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f06f 0201 	mvn.w	r2, #1
 80087d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f7f9 fff0 	bl	80027b8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d00c      	beq.n	80087fc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d007      	beq.n	80087fc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	681b      	ldr	r3, [r3, #0]
 80087f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80087f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80087f6:	6878      	ldr	r0, [r7, #4]
 80087f8:	f000 fe1c 	bl	8009434 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80087fc:	68bb      	ldr	r3, [r7, #8]
 80087fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008802:	2b00      	cmp	r3, #0
 8008804:	d00c      	beq.n	8008820 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8008806:	68fb      	ldr	r3, [r7, #12]
 8008808:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800880c:	2b00      	cmp	r3, #0
 800880e:	d007      	beq.n	8008820 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8008818:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f000 fe14 	bl	8009448 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008820:	68bb      	ldr	r3, [r7, #8]
 8008822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008826:	2b00      	cmp	r3, #0
 8008828:	d00c      	beq.n	8008844 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008830:	2b00      	cmp	r3, #0
 8008832:	d007      	beq.n	8008844 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800883c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f948 	bl	8008ad4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	f003 0320 	and.w	r3, r3, #32
 800884a:	2b00      	cmp	r3, #0
 800884c:	d00c      	beq.n	8008868 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	f003 0320 	and.w	r3, r3, #32
 8008854:	2b00      	cmp	r3, #0
 8008856:	d007      	beq.n	8008868 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f06f 0220 	mvn.w	r2, #32
 8008860:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008862:	6878      	ldr	r0, [r7, #4]
 8008864:	f000 fddc 	bl	8009420 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008868:	bf00      	nop
 800886a:	3710      	adds	r7, #16
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}

08008870 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008870:	b580      	push	{r7, lr}
 8008872:	b086      	sub	sp, #24
 8008874:	af00      	add	r7, sp, #0
 8008876:	60f8      	str	r0, [r7, #12]
 8008878:	60b9      	str	r1, [r7, #8]
 800887a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800887c:	2300      	movs	r3, #0
 800887e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008886:	2b01      	cmp	r3, #1
 8008888:	d101      	bne.n	800888e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800888a:	2302      	movs	r3, #2
 800888c:	e0ff      	b.n	8008a8e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2201      	movs	r2, #1
 8008892:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	2b14      	cmp	r3, #20
 800889a:	f200 80f0 	bhi.w	8008a7e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800889e:	a201      	add	r2, pc, #4	; (adr r2, 80088a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80088a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a4:	080088f9 	.word	0x080088f9
 80088a8:	08008a7f 	.word	0x08008a7f
 80088ac:	08008a7f 	.word	0x08008a7f
 80088b0:	08008a7f 	.word	0x08008a7f
 80088b4:	08008939 	.word	0x08008939
 80088b8:	08008a7f 	.word	0x08008a7f
 80088bc:	08008a7f 	.word	0x08008a7f
 80088c0:	08008a7f 	.word	0x08008a7f
 80088c4:	0800897b 	.word	0x0800897b
 80088c8:	08008a7f 	.word	0x08008a7f
 80088cc:	08008a7f 	.word	0x08008a7f
 80088d0:	08008a7f 	.word	0x08008a7f
 80088d4:	080089bb 	.word	0x080089bb
 80088d8:	08008a7f 	.word	0x08008a7f
 80088dc:	08008a7f 	.word	0x08008a7f
 80088e0:	08008a7f 	.word	0x08008a7f
 80088e4:	080089fd 	.word	0x080089fd
 80088e8:	08008a7f 	.word	0x08008a7f
 80088ec:	08008a7f 	.word	0x08008a7f
 80088f0:	08008a7f 	.word	0x08008a7f
 80088f4:	08008a3d 	.word	0x08008a3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	68b9      	ldr	r1, [r7, #8]
 80088fe:	4618      	mov	r0, r3
 8008900:	f000 f98c 	bl	8008c1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	699a      	ldr	r2, [r3, #24]
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f042 0208 	orr.w	r2, r2, #8
 8008912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	699a      	ldr	r2, [r3, #24]
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f022 0204 	bic.w	r2, r2, #4
 8008922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	6999      	ldr	r1, [r3, #24]
 800892a:	68bb      	ldr	r3, [r7, #8]
 800892c:	691a      	ldr	r2, [r3, #16]
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	681b      	ldr	r3, [r3, #0]
 8008932:	430a      	orrs	r2, r1
 8008934:	619a      	str	r2, [r3, #24]
      break;
 8008936:	e0a5      	b.n	8008a84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	68b9      	ldr	r1, [r7, #8]
 800893e:	4618      	mov	r0, r3
 8008940:	f000 f9fc 	bl	8008d3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	699a      	ldr	r2, [r3, #24]
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	699a      	ldr	r2, [r3, #24]
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	6999      	ldr	r1, [r3, #24]
 800896a:	68bb      	ldr	r3, [r7, #8]
 800896c:	691b      	ldr	r3, [r3, #16]
 800896e:	021a      	lsls	r2, r3, #8
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	430a      	orrs	r2, r1
 8008976:	619a      	str	r2, [r3, #24]
      break;
 8008978:	e084      	b.n	8008a84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	681b      	ldr	r3, [r3, #0]
 800897e:	68b9      	ldr	r1, [r7, #8]
 8008980:	4618      	mov	r0, r3
 8008982:	f000 fa65 	bl	8008e50 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69da      	ldr	r2, [r3, #28]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f042 0208 	orr.w	r2, r2, #8
 8008994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	69da      	ldr	r2, [r3, #28]
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	f022 0204 	bic.w	r2, r2, #4
 80089a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	681b      	ldr	r3, [r3, #0]
 80089aa:	69d9      	ldr	r1, [r3, #28]
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	691a      	ldr	r2, [r3, #16]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	430a      	orrs	r2, r1
 80089b6:	61da      	str	r2, [r3, #28]
      break;
 80089b8:	e064      	b.n	8008a84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	68b9      	ldr	r1, [r7, #8]
 80089c0:	4618      	mov	r0, r3
 80089c2:	f000 facd 	bl	8008f60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	69da      	ldr	r2, [r3, #28]
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80089d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	69da      	ldr	r2, [r3, #28]
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80089e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	69d9      	ldr	r1, [r3, #28]
 80089ec:	68bb      	ldr	r3, [r7, #8]
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	021a      	lsls	r2, r3, #8
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	430a      	orrs	r2, r1
 80089f8:	61da      	str	r2, [r3, #28]
      break;
 80089fa:	e043      	b.n	8008a84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	68b9      	ldr	r1, [r7, #8]
 8008a02:	4618      	mov	r0, r3
 8008a04:	f000 fb16 	bl	8009034 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f042 0208 	orr.w	r2, r2, #8
 8008a16:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a1e:	68fb      	ldr	r3, [r7, #12]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f022 0204 	bic.w	r2, r2, #4
 8008a26:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	691a      	ldr	r2, [r3, #16]
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	430a      	orrs	r2, r1
 8008a38:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008a3a:	e023      	b.n	8008a84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68b9      	ldr	r1, [r7, #8]
 8008a42:	4618      	mov	r0, r3
 8008a44:	f000 fb5a 	bl	80090fc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008a56:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008a66:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	691b      	ldr	r3, [r3, #16]
 8008a72:	021a      	lsls	r2, r3, #8
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	430a      	orrs	r2, r1
 8008a7a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8008a7c:	e002      	b.n	8008a84 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008a7e:	2301      	movs	r3, #1
 8008a80:	75fb      	strb	r3, [r7, #23]
      break;
 8008a82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	2200      	movs	r2, #0
 8008a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008a8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a8e:	4618      	mov	r0, r3
 8008a90:	3718      	adds	r7, #24
 8008a92:	46bd      	mov	sp, r7
 8008a94:	bd80      	pop	{r7, pc}
 8008a96:	bf00      	nop

08008a98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008a98:	b480      	push	{r7}
 8008a9a:	b083      	sub	sp, #12
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008aa0:	bf00      	nop
 8008aa2:	370c      	adds	r7, #12
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr

08008aac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008aac:	b480      	push	{r7}
 8008aae:	b083      	sub	sp, #12
 8008ab0:	af00      	add	r7, sp, #0
 8008ab2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008ab4:	bf00      	nop
 8008ab6:	370c      	adds	r7, #12
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008ac8:	bf00      	nop
 8008aca:	370c      	adds	r7, #12
 8008acc:	46bd      	mov	sp, r7
 8008ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad2:	4770      	bx	lr

08008ad4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008ad4:	b480      	push	{r7}
 8008ad6:	b083      	sub	sp, #12
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008adc:	bf00      	nop
 8008ade:	370c      	adds	r7, #12
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ae6:	4770      	bx	lr

08008ae8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008ae8:	b480      	push	{r7}
 8008aea:	b085      	sub	sp, #20
 8008aec:	af00      	add	r7, sp, #0
 8008aee:	6078      	str	r0, [r7, #4]
 8008af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	4a40      	ldr	r2, [pc, #256]	; (8008bfc <TIM_Base_SetConfig+0x114>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d013      	beq.n	8008b28 <TIM_Base_SetConfig+0x40>
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b06:	d00f      	beq.n	8008b28 <TIM_Base_SetConfig+0x40>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	4a3d      	ldr	r2, [pc, #244]	; (8008c00 <TIM_Base_SetConfig+0x118>)
 8008b0c:	4293      	cmp	r3, r2
 8008b0e:	d00b      	beq.n	8008b28 <TIM_Base_SetConfig+0x40>
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	4a3c      	ldr	r2, [pc, #240]	; (8008c04 <TIM_Base_SetConfig+0x11c>)
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d007      	beq.n	8008b28 <TIM_Base_SetConfig+0x40>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	4a3b      	ldr	r2, [pc, #236]	; (8008c08 <TIM_Base_SetConfig+0x120>)
 8008b1c:	4293      	cmp	r3, r2
 8008b1e:	d003      	beq.n	8008b28 <TIM_Base_SetConfig+0x40>
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	4a3a      	ldr	r2, [pc, #232]	; (8008c0c <TIM_Base_SetConfig+0x124>)
 8008b24:	4293      	cmp	r3, r2
 8008b26:	d108      	bne.n	8008b3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	685b      	ldr	r3, [r3, #4]
 8008b34:	68fa      	ldr	r2, [r7, #12]
 8008b36:	4313      	orrs	r3, r2
 8008b38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	4a2f      	ldr	r2, [pc, #188]	; (8008bfc <TIM_Base_SetConfig+0x114>)
 8008b3e:	4293      	cmp	r3, r2
 8008b40:	d01f      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b48:	d01b      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	4a2c      	ldr	r2, [pc, #176]	; (8008c00 <TIM_Base_SetConfig+0x118>)
 8008b4e:	4293      	cmp	r3, r2
 8008b50:	d017      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	4a2b      	ldr	r2, [pc, #172]	; (8008c04 <TIM_Base_SetConfig+0x11c>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d013      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	4a2a      	ldr	r2, [pc, #168]	; (8008c08 <TIM_Base_SetConfig+0x120>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d00f      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	4a29      	ldr	r2, [pc, #164]	; (8008c0c <TIM_Base_SetConfig+0x124>)
 8008b66:	4293      	cmp	r3, r2
 8008b68:	d00b      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a28      	ldr	r2, [pc, #160]	; (8008c10 <TIM_Base_SetConfig+0x128>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d007      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	4a27      	ldr	r2, [pc, #156]	; (8008c14 <TIM_Base_SetConfig+0x12c>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d003      	beq.n	8008b82 <TIM_Base_SetConfig+0x9a>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4a26      	ldr	r2, [pc, #152]	; (8008c18 <TIM_Base_SetConfig+0x130>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d108      	bne.n	8008b94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	68db      	ldr	r3, [r3, #12]
 8008b8e:	68fa      	ldr	r2, [r7, #12]
 8008b90:	4313      	orrs	r3, r2
 8008b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008b9a:	683b      	ldr	r3, [r7, #0]
 8008b9c:	695b      	ldr	r3, [r3, #20]
 8008b9e:	4313      	orrs	r3, r2
 8008ba0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	68fa      	ldr	r2, [r7, #12]
 8008ba6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	689a      	ldr	r2, [r3, #8]
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008bb0:	683b      	ldr	r3, [r7, #0]
 8008bb2:	681a      	ldr	r2, [r3, #0]
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	4a10      	ldr	r2, [pc, #64]	; (8008bfc <TIM_Base_SetConfig+0x114>)
 8008bbc:	4293      	cmp	r3, r2
 8008bbe:	d00f      	beq.n	8008be0 <TIM_Base_SetConfig+0xf8>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	4a12      	ldr	r2, [pc, #72]	; (8008c0c <TIM_Base_SetConfig+0x124>)
 8008bc4:	4293      	cmp	r3, r2
 8008bc6:	d00b      	beq.n	8008be0 <TIM_Base_SetConfig+0xf8>
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	4a11      	ldr	r2, [pc, #68]	; (8008c10 <TIM_Base_SetConfig+0x128>)
 8008bcc:	4293      	cmp	r3, r2
 8008bce:	d007      	beq.n	8008be0 <TIM_Base_SetConfig+0xf8>
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	4a10      	ldr	r2, [pc, #64]	; (8008c14 <TIM_Base_SetConfig+0x12c>)
 8008bd4:	4293      	cmp	r3, r2
 8008bd6:	d003      	beq.n	8008be0 <TIM_Base_SetConfig+0xf8>
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	4a0f      	ldr	r2, [pc, #60]	; (8008c18 <TIM_Base_SetConfig+0x130>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d103      	bne.n	8008be8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008be0:	683b      	ldr	r3, [r7, #0]
 8008be2:	691a      	ldr	r2, [r3, #16]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	615a      	str	r2, [r3, #20]
}
 8008bee:	bf00      	nop
 8008bf0:	3714      	adds	r7, #20
 8008bf2:	46bd      	mov	sp, r7
 8008bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bf8:	4770      	bx	lr
 8008bfa:	bf00      	nop
 8008bfc:	40012c00 	.word	0x40012c00
 8008c00:	40000400 	.word	0x40000400
 8008c04:	40000800 	.word	0x40000800
 8008c08:	40000c00 	.word	0x40000c00
 8008c0c:	40013400 	.word	0x40013400
 8008c10:	40014000 	.word	0x40014000
 8008c14:	40014400 	.word	0x40014400
 8008c18:	40014800 	.word	0x40014800

08008c1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c1c:	b480      	push	{r7}
 8008c1e:	b087      	sub	sp, #28
 8008c20:	af00      	add	r7, sp, #0
 8008c22:	6078      	str	r0, [r7, #4]
 8008c24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	6a1b      	ldr	r3, [r3, #32]
 8008c2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	6a1b      	ldr	r3, [r3, #32]
 8008c30:	f023 0201 	bic.w	r2, r3, #1
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	685b      	ldr	r3, [r3, #4]
 8008c3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	699b      	ldr	r3, [r3, #24]
 8008c42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008c4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	f023 0303 	bic.w	r3, r3, #3
 8008c56:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	4313      	orrs	r3, r2
 8008c60:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008c62:	697b      	ldr	r3, [r7, #20]
 8008c64:	f023 0302 	bic.w	r3, r3, #2
 8008c68:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008c6a:	683b      	ldr	r3, [r7, #0]
 8008c6c:	689b      	ldr	r3, [r3, #8]
 8008c6e:	697a      	ldr	r2, [r7, #20]
 8008c70:	4313      	orrs	r3, r2
 8008c72:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	4a2c      	ldr	r2, [pc, #176]	; (8008d28 <TIM_OC1_SetConfig+0x10c>)
 8008c78:	4293      	cmp	r3, r2
 8008c7a:	d00f      	beq.n	8008c9c <TIM_OC1_SetConfig+0x80>
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	4a2b      	ldr	r2, [pc, #172]	; (8008d2c <TIM_OC1_SetConfig+0x110>)
 8008c80:	4293      	cmp	r3, r2
 8008c82:	d00b      	beq.n	8008c9c <TIM_OC1_SetConfig+0x80>
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	4a2a      	ldr	r2, [pc, #168]	; (8008d30 <TIM_OC1_SetConfig+0x114>)
 8008c88:	4293      	cmp	r3, r2
 8008c8a:	d007      	beq.n	8008c9c <TIM_OC1_SetConfig+0x80>
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	4a29      	ldr	r2, [pc, #164]	; (8008d34 <TIM_OC1_SetConfig+0x118>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d003      	beq.n	8008c9c <TIM_OC1_SetConfig+0x80>
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	4a28      	ldr	r2, [pc, #160]	; (8008d38 <TIM_OC1_SetConfig+0x11c>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d10c      	bne.n	8008cb6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	f023 0308 	bic.w	r3, r3, #8
 8008ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008ca4:	683b      	ldr	r3, [r7, #0]
 8008ca6:	68db      	ldr	r3, [r3, #12]
 8008ca8:	697a      	ldr	r2, [r7, #20]
 8008caa:	4313      	orrs	r3, r2
 8008cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008cae:	697b      	ldr	r3, [r7, #20]
 8008cb0:	f023 0304 	bic.w	r3, r3, #4
 8008cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	4a1b      	ldr	r2, [pc, #108]	; (8008d28 <TIM_OC1_SetConfig+0x10c>)
 8008cba:	4293      	cmp	r3, r2
 8008cbc:	d00f      	beq.n	8008cde <TIM_OC1_SetConfig+0xc2>
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	4a1a      	ldr	r2, [pc, #104]	; (8008d2c <TIM_OC1_SetConfig+0x110>)
 8008cc2:	4293      	cmp	r3, r2
 8008cc4:	d00b      	beq.n	8008cde <TIM_OC1_SetConfig+0xc2>
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	4a19      	ldr	r2, [pc, #100]	; (8008d30 <TIM_OC1_SetConfig+0x114>)
 8008cca:	4293      	cmp	r3, r2
 8008ccc:	d007      	beq.n	8008cde <TIM_OC1_SetConfig+0xc2>
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	4a18      	ldr	r2, [pc, #96]	; (8008d34 <TIM_OC1_SetConfig+0x118>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d003      	beq.n	8008cde <TIM_OC1_SetConfig+0xc2>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	4a17      	ldr	r2, [pc, #92]	; (8008d38 <TIM_OC1_SetConfig+0x11c>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d111      	bne.n	8008d02 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008ce4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008ce6:	693b      	ldr	r3, [r7, #16]
 8008ce8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008cec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	695b      	ldr	r3, [r3, #20]
 8008cf2:	693a      	ldr	r2, [r7, #16]
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008cf8:	683b      	ldr	r3, [r7, #0]
 8008cfa:	699b      	ldr	r3, [r3, #24]
 8008cfc:	693a      	ldr	r2, [r7, #16]
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	693a      	ldr	r2, [r7, #16]
 8008d06:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	68fa      	ldr	r2, [r7, #12]
 8008d0c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	685a      	ldr	r2, [r3, #4]
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	697a      	ldr	r2, [r7, #20]
 8008d1a:	621a      	str	r2, [r3, #32]
}
 8008d1c:	bf00      	nop
 8008d1e:	371c      	adds	r7, #28
 8008d20:	46bd      	mov	sp, r7
 8008d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d26:	4770      	bx	lr
 8008d28:	40012c00 	.word	0x40012c00
 8008d2c:	40013400 	.word	0x40013400
 8008d30:	40014000 	.word	0x40014000
 8008d34:	40014400 	.word	0x40014400
 8008d38:	40014800 	.word	0x40014800

08008d3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b087      	sub	sp, #28
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6a1b      	ldr	r3, [r3, #32]
 8008d4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	6a1b      	ldr	r3, [r3, #32]
 8008d50:	f023 0210 	bic.w	r2, r3, #16
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008d6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008d76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	021b      	lsls	r3, r3, #8
 8008d7e:	68fa      	ldr	r2, [r7, #12]
 8008d80:	4313      	orrs	r3, r2
 8008d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008d84:	697b      	ldr	r3, [r7, #20]
 8008d86:	f023 0320 	bic.w	r3, r3, #32
 8008d8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008d8c:	683b      	ldr	r3, [r7, #0]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	011b      	lsls	r3, r3, #4
 8008d92:	697a      	ldr	r2, [r7, #20]
 8008d94:	4313      	orrs	r3, r2
 8008d96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	4a28      	ldr	r2, [pc, #160]	; (8008e3c <TIM_OC2_SetConfig+0x100>)
 8008d9c:	4293      	cmp	r3, r2
 8008d9e:	d003      	beq.n	8008da8 <TIM_OC2_SetConfig+0x6c>
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	4a27      	ldr	r2, [pc, #156]	; (8008e40 <TIM_OC2_SetConfig+0x104>)
 8008da4:	4293      	cmp	r3, r2
 8008da6:	d10d      	bne.n	8008dc4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	68db      	ldr	r3, [r3, #12]
 8008db4:	011b      	lsls	r3, r3, #4
 8008db6:	697a      	ldr	r2, [r7, #20]
 8008db8:	4313      	orrs	r3, r2
 8008dba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dc2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	4a1d      	ldr	r2, [pc, #116]	; (8008e3c <TIM_OC2_SetConfig+0x100>)
 8008dc8:	4293      	cmp	r3, r2
 8008dca:	d00f      	beq.n	8008dec <TIM_OC2_SetConfig+0xb0>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	4a1c      	ldr	r2, [pc, #112]	; (8008e40 <TIM_OC2_SetConfig+0x104>)
 8008dd0:	4293      	cmp	r3, r2
 8008dd2:	d00b      	beq.n	8008dec <TIM_OC2_SetConfig+0xb0>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	4a1b      	ldr	r2, [pc, #108]	; (8008e44 <TIM_OC2_SetConfig+0x108>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d007      	beq.n	8008dec <TIM_OC2_SetConfig+0xb0>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4a1a      	ldr	r2, [pc, #104]	; (8008e48 <TIM_OC2_SetConfig+0x10c>)
 8008de0:	4293      	cmp	r3, r2
 8008de2:	d003      	beq.n	8008dec <TIM_OC2_SetConfig+0xb0>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	4a19      	ldr	r2, [pc, #100]	; (8008e4c <TIM_OC2_SetConfig+0x110>)
 8008de8:	4293      	cmp	r3, r2
 8008dea:	d113      	bne.n	8008e14 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008df2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008df4:	693b      	ldr	r3, [r7, #16]
 8008df6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008dfa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008dfc:	683b      	ldr	r3, [r7, #0]
 8008dfe:	695b      	ldr	r3, [r3, #20]
 8008e00:	009b      	lsls	r3, r3, #2
 8008e02:	693a      	ldr	r2, [r7, #16]
 8008e04:	4313      	orrs	r3, r2
 8008e06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008e08:	683b      	ldr	r3, [r7, #0]
 8008e0a:	699b      	ldr	r3, [r3, #24]
 8008e0c:	009b      	lsls	r3, r3, #2
 8008e0e:	693a      	ldr	r2, [r7, #16]
 8008e10:	4313      	orrs	r3, r2
 8008e12:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	693a      	ldr	r2, [r7, #16]
 8008e18:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	68fa      	ldr	r2, [r7, #12]
 8008e1e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008e20:	683b      	ldr	r3, [r7, #0]
 8008e22:	685a      	ldr	r2, [r3, #4]
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	697a      	ldr	r2, [r7, #20]
 8008e2c:	621a      	str	r2, [r3, #32]
}
 8008e2e:	bf00      	nop
 8008e30:	371c      	adds	r7, #28
 8008e32:	46bd      	mov	sp, r7
 8008e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e38:	4770      	bx	lr
 8008e3a:	bf00      	nop
 8008e3c:	40012c00 	.word	0x40012c00
 8008e40:	40013400 	.word	0x40013400
 8008e44:	40014000 	.word	0x40014000
 8008e48:	40014400 	.word	0x40014400
 8008e4c:	40014800 	.word	0x40014800

08008e50 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b087      	sub	sp, #28
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	6a1b      	ldr	r3, [r3, #32]
 8008e5e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6a1b      	ldr	r3, [r3, #32]
 8008e64:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	685b      	ldr	r3, [r3, #4]
 8008e70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	69db      	ldr	r3, [r3, #28]
 8008e76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	f023 0303 	bic.w	r3, r3, #3
 8008e8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	4313      	orrs	r3, r2
 8008e94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008e9c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	689b      	ldr	r3, [r3, #8]
 8008ea2:	021b      	lsls	r3, r3, #8
 8008ea4:	697a      	ldr	r2, [r7, #20]
 8008ea6:	4313      	orrs	r3, r2
 8008ea8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	4a27      	ldr	r2, [pc, #156]	; (8008f4c <TIM_OC3_SetConfig+0xfc>)
 8008eae:	4293      	cmp	r3, r2
 8008eb0:	d003      	beq.n	8008eba <TIM_OC3_SetConfig+0x6a>
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	4a26      	ldr	r2, [pc, #152]	; (8008f50 <TIM_OC3_SetConfig+0x100>)
 8008eb6:	4293      	cmp	r3, r2
 8008eb8:	d10d      	bne.n	8008ed6 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008eba:	697b      	ldr	r3, [r7, #20]
 8008ebc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008ec0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008ec2:	683b      	ldr	r3, [r7, #0]
 8008ec4:	68db      	ldr	r3, [r3, #12]
 8008ec6:	021b      	lsls	r3, r3, #8
 8008ec8:	697a      	ldr	r2, [r7, #20]
 8008eca:	4313      	orrs	r3, r2
 8008ecc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008ed4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	4a1c      	ldr	r2, [pc, #112]	; (8008f4c <TIM_OC3_SetConfig+0xfc>)
 8008eda:	4293      	cmp	r3, r2
 8008edc:	d00f      	beq.n	8008efe <TIM_OC3_SetConfig+0xae>
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	4a1b      	ldr	r2, [pc, #108]	; (8008f50 <TIM_OC3_SetConfig+0x100>)
 8008ee2:	4293      	cmp	r3, r2
 8008ee4:	d00b      	beq.n	8008efe <TIM_OC3_SetConfig+0xae>
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	4a1a      	ldr	r2, [pc, #104]	; (8008f54 <TIM_OC3_SetConfig+0x104>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d007      	beq.n	8008efe <TIM_OC3_SetConfig+0xae>
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	4a19      	ldr	r2, [pc, #100]	; (8008f58 <TIM_OC3_SetConfig+0x108>)
 8008ef2:	4293      	cmp	r3, r2
 8008ef4:	d003      	beq.n	8008efe <TIM_OC3_SetConfig+0xae>
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	4a18      	ldr	r2, [pc, #96]	; (8008f5c <TIM_OC3_SetConfig+0x10c>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d113      	bne.n	8008f26 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008efe:	693b      	ldr	r3, [r7, #16]
 8008f00:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008f0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	695b      	ldr	r3, [r3, #20]
 8008f12:	011b      	lsls	r3, r3, #4
 8008f14:	693a      	ldr	r2, [r7, #16]
 8008f16:	4313      	orrs	r3, r2
 8008f18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008f1a:	683b      	ldr	r3, [r7, #0]
 8008f1c:	699b      	ldr	r3, [r3, #24]
 8008f1e:	011b      	lsls	r3, r3, #4
 8008f20:	693a      	ldr	r2, [r7, #16]
 8008f22:	4313      	orrs	r3, r2
 8008f24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	693a      	ldr	r2, [r7, #16]
 8008f2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	68fa      	ldr	r2, [r7, #12]
 8008f30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	685a      	ldr	r2, [r3, #4]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	697a      	ldr	r2, [r7, #20]
 8008f3e:	621a      	str	r2, [r3, #32]
}
 8008f40:	bf00      	nop
 8008f42:	371c      	adds	r7, #28
 8008f44:	46bd      	mov	sp, r7
 8008f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4a:	4770      	bx	lr
 8008f4c:	40012c00 	.word	0x40012c00
 8008f50:	40013400 	.word	0x40013400
 8008f54:	40014000 	.word	0x40014000
 8008f58:	40014400 	.word	0x40014400
 8008f5c:	40014800 	.word	0x40014800

08008f60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008f60:	b480      	push	{r7}
 8008f62:	b087      	sub	sp, #28
 8008f64:	af00      	add	r7, sp, #0
 8008f66:	6078      	str	r0, [r7, #4]
 8008f68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6a1b      	ldr	r3, [r3, #32]
 8008f6e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	685b      	ldr	r3, [r3, #4]
 8008f80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	69db      	ldr	r3, [r3, #28]
 8008f86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f8e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008f9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	021b      	lsls	r3, r3, #8
 8008fa2:	68fa      	ldr	r2, [r7, #12]
 8008fa4:	4313      	orrs	r3, r2
 8008fa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008fa8:	693b      	ldr	r3, [r7, #16]
 8008faa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008fae:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	689b      	ldr	r3, [r3, #8]
 8008fb4:	031b      	lsls	r3, r3, #12
 8008fb6:	693a      	ldr	r2, [r7, #16]
 8008fb8:	4313      	orrs	r3, r2
 8008fba:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	4a18      	ldr	r2, [pc, #96]	; (8009020 <TIM_OC4_SetConfig+0xc0>)
 8008fc0:	4293      	cmp	r3, r2
 8008fc2:	d00f      	beq.n	8008fe4 <TIM_OC4_SetConfig+0x84>
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	4a17      	ldr	r2, [pc, #92]	; (8009024 <TIM_OC4_SetConfig+0xc4>)
 8008fc8:	4293      	cmp	r3, r2
 8008fca:	d00b      	beq.n	8008fe4 <TIM_OC4_SetConfig+0x84>
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	4a16      	ldr	r2, [pc, #88]	; (8009028 <TIM_OC4_SetConfig+0xc8>)
 8008fd0:	4293      	cmp	r3, r2
 8008fd2:	d007      	beq.n	8008fe4 <TIM_OC4_SetConfig+0x84>
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	4a15      	ldr	r2, [pc, #84]	; (800902c <TIM_OC4_SetConfig+0xcc>)
 8008fd8:	4293      	cmp	r3, r2
 8008fda:	d003      	beq.n	8008fe4 <TIM_OC4_SetConfig+0x84>
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	4a14      	ldr	r2, [pc, #80]	; (8009030 <TIM_OC4_SetConfig+0xd0>)
 8008fe0:	4293      	cmp	r3, r2
 8008fe2:	d109      	bne.n	8008ff8 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008fea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	019b      	lsls	r3, r3, #6
 8008ff2:	697a      	ldr	r2, [r7, #20]
 8008ff4:	4313      	orrs	r3, r2
 8008ff6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	697a      	ldr	r2, [r7, #20]
 8008ffc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	68fa      	ldr	r2, [r7, #12]
 8009002:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	685a      	ldr	r2, [r3, #4]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	693a      	ldr	r2, [r7, #16]
 8009010:	621a      	str	r2, [r3, #32]
}
 8009012:	bf00      	nop
 8009014:	371c      	adds	r7, #28
 8009016:	46bd      	mov	sp, r7
 8009018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800901c:	4770      	bx	lr
 800901e:	bf00      	nop
 8009020:	40012c00 	.word	0x40012c00
 8009024:	40013400 	.word	0x40013400
 8009028:	40014000 	.word	0x40014000
 800902c:	40014400 	.word	0x40014400
 8009030:	40014800 	.word	0x40014800

08009034 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8009034:	b480      	push	{r7}
 8009036:	b087      	sub	sp, #28
 8009038:	af00      	add	r7, sp, #0
 800903a:	6078      	str	r0, [r7, #4]
 800903c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	6a1b      	ldr	r3, [r3, #32]
 8009042:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	6a1b      	ldr	r3, [r3, #32]
 8009048:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800905a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009062:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009066:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	68fa      	ldr	r2, [r7, #12]
 800906e:	4313      	orrs	r3, r2
 8009070:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8009072:	693b      	ldr	r3, [r7, #16]
 8009074:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8009078:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800907a:	683b      	ldr	r3, [r7, #0]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	041b      	lsls	r3, r3, #16
 8009080:	693a      	ldr	r2, [r7, #16]
 8009082:	4313      	orrs	r3, r2
 8009084:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	4a17      	ldr	r2, [pc, #92]	; (80090e8 <TIM_OC5_SetConfig+0xb4>)
 800908a:	4293      	cmp	r3, r2
 800908c:	d00f      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	4a16      	ldr	r2, [pc, #88]	; (80090ec <TIM_OC5_SetConfig+0xb8>)
 8009092:	4293      	cmp	r3, r2
 8009094:	d00b      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	4a15      	ldr	r2, [pc, #84]	; (80090f0 <TIM_OC5_SetConfig+0xbc>)
 800909a:	4293      	cmp	r3, r2
 800909c:	d007      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	4a14      	ldr	r2, [pc, #80]	; (80090f4 <TIM_OC5_SetConfig+0xc0>)
 80090a2:	4293      	cmp	r3, r2
 80090a4:	d003      	beq.n	80090ae <TIM_OC5_SetConfig+0x7a>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	4a13      	ldr	r2, [pc, #76]	; (80090f8 <TIM_OC5_SetConfig+0xc4>)
 80090aa:	4293      	cmp	r3, r2
 80090ac:	d109      	bne.n	80090c2 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090b4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80090b6:	683b      	ldr	r3, [r7, #0]
 80090b8:	695b      	ldr	r3, [r3, #20]
 80090ba:	021b      	lsls	r3, r3, #8
 80090bc:	697a      	ldr	r2, [r7, #20]
 80090be:	4313      	orrs	r3, r2
 80090c0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	697a      	ldr	r2, [r7, #20]
 80090c6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	68fa      	ldr	r2, [r7, #12]
 80090cc:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	685a      	ldr	r2, [r3, #4]
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	693a      	ldr	r2, [r7, #16]
 80090da:	621a      	str	r2, [r3, #32]
}
 80090dc:	bf00      	nop
 80090de:	371c      	adds	r7, #28
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr
 80090e8:	40012c00 	.word	0x40012c00
 80090ec:	40013400 	.word	0x40013400
 80090f0:	40014000 	.word	0x40014000
 80090f4:	40014400 	.word	0x40014400
 80090f8:	40014800 	.word	0x40014800

080090fc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b087      	sub	sp, #28
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	6a1b      	ldr	r3, [r3, #32]
 800910a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	6a1b      	ldr	r3, [r3, #32]
 8009110:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009122:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800912a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800912e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009130:	683b      	ldr	r3, [r7, #0]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	021b      	lsls	r3, r3, #8
 8009136:	68fa      	ldr	r2, [r7, #12]
 8009138:	4313      	orrs	r3, r2
 800913a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009142:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8009144:	683b      	ldr	r3, [r7, #0]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	051b      	lsls	r3, r3, #20
 800914a:	693a      	ldr	r2, [r7, #16]
 800914c:	4313      	orrs	r3, r2
 800914e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	4a18      	ldr	r2, [pc, #96]	; (80091b4 <TIM_OC6_SetConfig+0xb8>)
 8009154:	4293      	cmp	r3, r2
 8009156:	d00f      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	4a17      	ldr	r2, [pc, #92]	; (80091b8 <TIM_OC6_SetConfig+0xbc>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d00b      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	4a16      	ldr	r2, [pc, #88]	; (80091bc <TIM_OC6_SetConfig+0xc0>)
 8009164:	4293      	cmp	r3, r2
 8009166:	d007      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	4a15      	ldr	r2, [pc, #84]	; (80091c0 <TIM_OC6_SetConfig+0xc4>)
 800916c:	4293      	cmp	r3, r2
 800916e:	d003      	beq.n	8009178 <TIM_OC6_SetConfig+0x7c>
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	4a14      	ldr	r2, [pc, #80]	; (80091c4 <TIM_OC6_SetConfig+0xc8>)
 8009174:	4293      	cmp	r3, r2
 8009176:	d109      	bne.n	800918c <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800917e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8009180:	683b      	ldr	r3, [r7, #0]
 8009182:	695b      	ldr	r3, [r3, #20]
 8009184:	029b      	lsls	r3, r3, #10
 8009186:	697a      	ldr	r2, [r7, #20]
 8009188:	4313      	orrs	r3, r2
 800918a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	697a      	ldr	r2, [r7, #20]
 8009190:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	68fa      	ldr	r2, [r7, #12]
 8009196:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8009198:	683b      	ldr	r3, [r7, #0]
 800919a:	685a      	ldr	r2, [r3, #4]
 800919c:	687b      	ldr	r3, [r7, #4]
 800919e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	693a      	ldr	r2, [r7, #16]
 80091a4:	621a      	str	r2, [r3, #32]
}
 80091a6:	bf00      	nop
 80091a8:	371c      	adds	r7, #28
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr
 80091b2:	bf00      	nop
 80091b4:	40012c00 	.word	0x40012c00
 80091b8:	40013400 	.word	0x40013400
 80091bc:	40014000 	.word	0x40014000
 80091c0:	40014400 	.word	0x40014400
 80091c4:	40014800 	.word	0x40014800

080091c8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b087      	sub	sp, #28
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	60f8      	str	r0, [r7, #12]
 80091d0:	60b9      	str	r1, [r7, #8]
 80091d2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80091d4:	68bb      	ldr	r3, [r7, #8]
 80091d6:	f003 031f 	and.w	r3, r3, #31
 80091da:	2201      	movs	r2, #1
 80091dc:	fa02 f303 	lsl.w	r3, r2, r3
 80091e0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80091e2:	68fb      	ldr	r3, [r7, #12]
 80091e4:	6a1a      	ldr	r2, [r3, #32]
 80091e6:	697b      	ldr	r3, [r7, #20]
 80091e8:	43db      	mvns	r3, r3
 80091ea:	401a      	ands	r2, r3
 80091ec:	68fb      	ldr	r3, [r7, #12]
 80091ee:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	6a1a      	ldr	r2, [r3, #32]
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	f003 031f 	and.w	r3, r3, #31
 80091fa:	6879      	ldr	r1, [r7, #4]
 80091fc:	fa01 f303 	lsl.w	r3, r1, r3
 8009200:	431a      	orrs	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	621a      	str	r2, [r3, #32]
}
 8009206:	bf00      	nop
 8009208:	371c      	adds	r7, #28
 800920a:	46bd      	mov	sp, r7
 800920c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009210:	4770      	bx	lr
	...

08009214 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009214:	b480      	push	{r7}
 8009216:	b085      	sub	sp, #20
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009224:	2b01      	cmp	r3, #1
 8009226:	d101      	bne.n	800922c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009228:	2302      	movs	r3, #2
 800922a:	e068      	b.n	80092fe <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2202      	movs	r2, #2
 8009238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	689b      	ldr	r3, [r3, #8]
 800924a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	4a2e      	ldr	r2, [pc, #184]	; (800930c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009252:	4293      	cmp	r3, r2
 8009254:	d004      	beq.n	8009260 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	4a2d      	ldr	r2, [pc, #180]	; (8009310 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800925c:	4293      	cmp	r3, r2
 800925e:	d108      	bne.n	8009272 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009266:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8009268:	683b      	ldr	r3, [r7, #0]
 800926a:	685b      	ldr	r3, [r3, #4]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	4313      	orrs	r3, r2
 8009270:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009272:	68fb      	ldr	r3, [r7, #12]
 8009274:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009278:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	68fa      	ldr	r2, [r7, #12]
 8009280:	4313      	orrs	r3, r2
 8009282:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	68fa      	ldr	r2, [r7, #12]
 800928a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	4a1e      	ldr	r2, [pc, #120]	; (800930c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8009292:	4293      	cmp	r3, r2
 8009294:	d01d      	beq.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800929e:	d018      	beq.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	4a1b      	ldr	r2, [pc, #108]	; (8009314 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80092a6:	4293      	cmp	r3, r2
 80092a8:	d013      	beq.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a1a      	ldr	r2, [pc, #104]	; (8009318 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d00e      	beq.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	4a18      	ldr	r2, [pc, #96]	; (800931c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80092ba:	4293      	cmp	r3, r2
 80092bc:	d009      	beq.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	4a13      	ldr	r2, [pc, #76]	; (8009310 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80092c4:	4293      	cmp	r3, r2
 80092c6:	d004      	beq.n	80092d2 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	4a14      	ldr	r2, [pc, #80]	; (8009320 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80092ce:	4293      	cmp	r3, r2
 80092d0:	d10c      	bne.n	80092ec <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80092d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	68ba      	ldr	r2, [r7, #8]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	2201      	movs	r2, #1
 80092f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	2200      	movs	r2, #0
 80092f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80092fc:	2300      	movs	r3, #0
}
 80092fe:	4618      	mov	r0, r3
 8009300:	3714      	adds	r7, #20
 8009302:	46bd      	mov	sp, r7
 8009304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009308:	4770      	bx	lr
 800930a:	bf00      	nop
 800930c:	40012c00 	.word	0x40012c00
 8009310:	40013400 	.word	0x40013400
 8009314:	40000400 	.word	0x40000400
 8009318:	40000800 	.word	0x40000800
 800931c:	40000c00 	.word	0x40000c00
 8009320:	40014000 	.word	0x40014000

08009324 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8009324:	b480      	push	{r7}
 8009326:	b085      	sub	sp, #20
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800932e:	2300      	movs	r3, #0
 8009330:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009338:	2b01      	cmp	r3, #1
 800933a:	d101      	bne.n	8009340 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800933c:	2302      	movs	r3, #2
 800933e:	e065      	b.n	800940c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	2201      	movs	r2, #1
 8009344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8009348:	68fb      	ldr	r3, [r7, #12]
 800934a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	68db      	ldr	r3, [r3, #12]
 8009352:	4313      	orrs	r3, r2
 8009354:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	689b      	ldr	r3, [r3, #8]
 8009360:	4313      	orrs	r3, r2
 8009362:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800936a:	683b      	ldr	r3, [r7, #0]
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	4313      	orrs	r3, r2
 8009370:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8009378:	683b      	ldr	r3, [r7, #0]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	4313      	orrs	r3, r2
 800937e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	691b      	ldr	r3, [r3, #16]
 800938a:	4313      	orrs	r3, r2
 800938c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8009394:	683b      	ldr	r3, [r7, #0]
 8009396:	695b      	ldr	r3, [r3, #20]
 8009398:	4313      	orrs	r3, r2
 800939a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093a6:	4313      	orrs	r3, r2
 80093a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	699b      	ldr	r3, [r3, #24]
 80093b4:	041b      	lsls	r3, r3, #16
 80093b6:	4313      	orrs	r3, r2
 80093b8:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	4a16      	ldr	r2, [pc, #88]	; (8009418 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80093c0:	4293      	cmp	r3, r2
 80093c2:	d004      	beq.n	80093ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	4a14      	ldr	r2, [pc, #80]	; (800941c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80093ca:	4293      	cmp	r3, r2
 80093cc:	d115      	bne.n	80093fa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80093d4:	683b      	ldr	r3, [r7, #0]
 80093d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093d8:	051b      	lsls	r3, r3, #20
 80093da:	4313      	orrs	r3, r2
 80093dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	69db      	ldr	r3, [r3, #28]
 80093e8:	4313      	orrs	r3, r2
 80093ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	6a1b      	ldr	r3, [r3, #32]
 80093f6:	4313      	orrs	r3, r2
 80093f8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	68fa      	ldr	r2, [r7, #12]
 8009400:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2200      	movs	r2, #0
 8009406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800940a:	2300      	movs	r3, #0
}
 800940c:	4618      	mov	r0, r3
 800940e:	3714      	adds	r7, #20
 8009410:	46bd      	mov	sp, r7
 8009412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009416:	4770      	bx	lr
 8009418:	40012c00 	.word	0x40012c00
 800941c:	40013400 	.word	0x40013400

08009420 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8009420:	b480      	push	{r7}
 8009422:	b083      	sub	sp, #12
 8009424:	af00      	add	r7, sp, #0
 8009426:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009428:	bf00      	nop
 800942a:	370c      	adds	r7, #12
 800942c:	46bd      	mov	sp, r7
 800942e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009432:	4770      	bx	lr

08009434 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009434:	b480      	push	{r7}
 8009436:	b083      	sub	sp, #12
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800943c:	bf00      	nop
 800943e:	370c      	adds	r7, #12
 8009440:	46bd      	mov	sp, r7
 8009442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009446:	4770      	bx	lr

08009448 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009448:	b480      	push	{r7}
 800944a:	b083      	sub	sp, #12
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009450:	bf00      	nop
 8009452:	370c      	adds	r7, #12
 8009454:	46bd      	mov	sp, r7
 8009456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800945a:	4770      	bx	lr

0800945c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800945c:	b580      	push	{r7, lr}
 800945e:	b082      	sub	sp, #8
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d101      	bne.n	800946e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800946a:	2301      	movs	r3, #1
 800946c:	e040      	b.n	80094f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009472:	2b00      	cmp	r3, #0
 8009474:	d106      	bne.n	8009484 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f7f9 ffb6 	bl	80033f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	2224      	movs	r2, #36	; 0x24
 8009488:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	681b      	ldr	r3, [r3, #0]
 800948e:	681a      	ldr	r2, [r3, #0]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f022 0201 	bic.w	r2, r2, #1
 8009498:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d002      	beq.n	80094a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80094a2:	6878      	ldr	r0, [r7, #4]
 80094a4:	f000 feb6 	bl	800a214 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f000 fbfb 	bl	8009ca4 <UART_SetConfig>
 80094ae:	4603      	mov	r3, r0
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d101      	bne.n	80094b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80094b4:	2301      	movs	r3, #1
 80094b6:	e01b      	b.n	80094f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	681b      	ldr	r3, [r3, #0]
 80094bc:	685a      	ldr	r2, [r3, #4]
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80094c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689a      	ldr	r2, [r3, #8]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80094d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	681a      	ldr	r2, [r3, #0]
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f042 0201 	orr.w	r2, r2, #1
 80094e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80094e8:	6878      	ldr	r0, [r7, #4]
 80094ea:	f000 ff35 	bl	800a358 <UART_CheckIdleState>
 80094ee:	4603      	mov	r3, r0
}
 80094f0:	4618      	mov	r0, r3
 80094f2:	3708      	adds	r7, #8
 80094f4:	46bd      	mov	sp, r7
 80094f6:	bd80      	pop	{r7, pc}

080094f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094f8:	b580      	push	{r7, lr}
 80094fa:	b08a      	sub	sp, #40	; 0x28
 80094fc:	af02      	add	r7, sp, #8
 80094fe:	60f8      	str	r0, [r7, #12]
 8009500:	60b9      	str	r1, [r7, #8]
 8009502:	603b      	str	r3, [r7, #0]
 8009504:	4613      	mov	r3, r2
 8009506:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800950c:	2b20      	cmp	r3, #32
 800950e:	d178      	bne.n	8009602 <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009510:	68bb      	ldr	r3, [r7, #8]
 8009512:	2b00      	cmp	r3, #0
 8009514:	d002      	beq.n	800951c <HAL_UART_Transmit+0x24>
 8009516:	88fb      	ldrh	r3, [r7, #6]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d101      	bne.n	8009520 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800951c:	2301      	movs	r3, #1
 800951e:	e071      	b.n	8009604 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2200      	movs	r2, #0
 8009524:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2221      	movs	r2, #33	; 0x21
 800952c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800952e:	f7fb fab5 	bl	8004a9c <HAL_GetTick>
 8009532:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	88fa      	ldrh	r2, [r7, #6]
 8009538:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	88fa      	ldrh	r2, [r7, #6]
 8009540:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	689b      	ldr	r3, [r3, #8]
 8009548:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800954c:	d108      	bne.n	8009560 <HAL_UART_Transmit+0x68>
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	691b      	ldr	r3, [r3, #16]
 8009552:	2b00      	cmp	r3, #0
 8009554:	d104      	bne.n	8009560 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8009556:	2300      	movs	r3, #0
 8009558:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	61bb      	str	r3, [r7, #24]
 800955e:	e003      	b.n	8009568 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8009560:	68bb      	ldr	r3, [r7, #8]
 8009562:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009564:	2300      	movs	r3, #0
 8009566:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8009568:	e030      	b.n	80095cc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	9300      	str	r3, [sp, #0]
 800956e:	697b      	ldr	r3, [r7, #20]
 8009570:	2200      	movs	r2, #0
 8009572:	2180      	movs	r1, #128	; 0x80
 8009574:	68f8      	ldr	r0, [r7, #12]
 8009576:	f000 ff97 	bl	800a4a8 <UART_WaitOnFlagUntilTimeout>
 800957a:	4603      	mov	r3, r0
 800957c:	2b00      	cmp	r3, #0
 800957e:	d004      	beq.n	800958a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2220      	movs	r2, #32
 8009584:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8009586:	2303      	movs	r3, #3
 8009588:	e03c      	b.n	8009604 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 800958a:	69fb      	ldr	r3, [r7, #28]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d10b      	bne.n	80095a8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009590:	69bb      	ldr	r3, [r7, #24]
 8009592:	881a      	ldrh	r2, [r3, #0]
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800959c:	b292      	uxth	r2, r2
 800959e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80095a0:	69bb      	ldr	r3, [r7, #24]
 80095a2:	3302      	adds	r3, #2
 80095a4:	61bb      	str	r3, [r7, #24]
 80095a6:	e008      	b.n	80095ba <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80095a8:	69fb      	ldr	r3, [r7, #28]
 80095aa:	781a      	ldrb	r2, [r3, #0]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	b292      	uxth	r2, r2
 80095b2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80095b4:	69fb      	ldr	r3, [r7, #28]
 80095b6:	3301      	adds	r3, #1
 80095b8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80095c0:	b29b      	uxth	r3, r3
 80095c2:	3b01      	subs	r3, #1
 80095c4:	b29a      	uxth	r2, r3
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80095d2:	b29b      	uxth	r3, r3
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d1c8      	bne.n	800956a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	697b      	ldr	r3, [r7, #20]
 80095de:	2200      	movs	r2, #0
 80095e0:	2140      	movs	r1, #64	; 0x40
 80095e2:	68f8      	ldr	r0, [r7, #12]
 80095e4:	f000 ff60 	bl	800a4a8 <UART_WaitOnFlagUntilTimeout>
 80095e8:	4603      	mov	r3, r0
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d004      	beq.n	80095f8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2220      	movs	r2, #32
 80095f2:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80095f4:	2303      	movs	r3, #3
 80095f6:	e005      	b.n	8009604 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	2220      	movs	r2, #32
 80095fc:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80095fe:	2300      	movs	r3, #0
 8009600:	e000      	b.n	8009604 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8009602:	2302      	movs	r3, #2
  }
}
 8009604:	4618      	mov	r0, r3
 8009606:	3720      	adds	r7, #32
 8009608:	46bd      	mov	sp, r7
 800960a:	bd80      	pop	{r7, pc}

0800960c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800960c:	b580      	push	{r7, lr}
 800960e:	b08a      	sub	sp, #40	; 0x28
 8009610:	af00      	add	r7, sp, #0
 8009612:	60f8      	str	r0, [r7, #12]
 8009614:	60b9      	str	r1, [r7, #8]
 8009616:	4613      	mov	r3, r2
 8009618:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009620:	2b20      	cmp	r3, #32
 8009622:	d137      	bne.n	8009694 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d002      	beq.n	8009630 <HAL_UART_Receive_IT+0x24>
 800962a:	88fb      	ldrh	r3, [r7, #6]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d101      	bne.n	8009634 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8009630:	2301      	movs	r3, #1
 8009632:	e030      	b.n	8009696 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2200      	movs	r2, #0
 8009638:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	4a18      	ldr	r2, [pc, #96]	; (80096a0 <HAL_UART_Receive_IT+0x94>)
 8009640:	4293      	cmp	r3, r2
 8009642:	d01f      	beq.n	8009684 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800964e:	2b00      	cmp	r3, #0
 8009650:	d018      	beq.n	8009684 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009658:	697b      	ldr	r3, [r7, #20]
 800965a:	e853 3f00 	ldrex	r3, [r3]
 800965e:	613b      	str	r3, [r7, #16]
   return(result);
 8009660:	693b      	ldr	r3, [r7, #16]
 8009662:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009666:	627b      	str	r3, [r7, #36]	; 0x24
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	461a      	mov	r2, r3
 800966e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009670:	623b      	str	r3, [r7, #32]
 8009672:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009674:	69f9      	ldr	r1, [r7, #28]
 8009676:	6a3a      	ldr	r2, [r7, #32]
 8009678:	e841 2300 	strex	r3, r2, [r1]
 800967c:	61bb      	str	r3, [r7, #24]
   return(result);
 800967e:	69bb      	ldr	r3, [r7, #24]
 8009680:	2b00      	cmp	r3, #0
 8009682:	d1e6      	bne.n	8009652 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8009684:	88fb      	ldrh	r3, [r7, #6]
 8009686:	461a      	mov	r2, r3
 8009688:	68b9      	ldr	r1, [r7, #8]
 800968a:	68f8      	ldr	r0, [r7, #12]
 800968c:	f000 ff74 	bl	800a578 <UART_Start_Receive_IT>
 8009690:	4603      	mov	r3, r0
 8009692:	e000      	b.n	8009696 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009694:	2302      	movs	r3, #2
  }
}
 8009696:	4618      	mov	r0, r3
 8009698:	3728      	adds	r7, #40	; 0x28
 800969a:	46bd      	mov	sp, r7
 800969c:	bd80      	pop	{r7, pc}
 800969e:	bf00      	nop
 80096a0:	40008000 	.word	0x40008000

080096a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80096a4:	b580      	push	{r7, lr}
 80096a6:	b0ba      	sub	sp, #232	; 0xe8
 80096a8:	af00      	add	r7, sp, #0
 80096aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	69db      	ldr	r3, [r3, #28]
 80096b2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80096b6:	687b      	ldr	r3, [r7, #4]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	689b      	ldr	r3, [r3, #8]
 80096c6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80096ca:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80096ce:	f640 030f 	movw	r3, #2063	; 0x80f
 80096d2:	4013      	ands	r3, r2
 80096d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80096d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d115      	bne.n	800970c <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80096e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096e4:	f003 0320 	and.w	r3, r3, #32
 80096e8:	2b00      	cmp	r3, #0
 80096ea:	d00f      	beq.n	800970c <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80096ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80096f0:	f003 0320 	and.w	r3, r3, #32
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d009      	beq.n	800970c <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	f000 82ae 	beq.w	8009c5e <HAL_UART_IRQHandler+0x5ba>
      {
        huart->RxISR(huart);
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	4798      	blx	r3
      }
      return;
 800970a:	e2a8      	b.n	8009c5e <HAL_UART_IRQHandler+0x5ba>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800970c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009710:	2b00      	cmp	r3, #0
 8009712:	f000 8117 	beq.w	8009944 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8009716:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800971a:	f003 0301 	and.w	r3, r3, #1
 800971e:	2b00      	cmp	r3, #0
 8009720:	d106      	bne.n	8009730 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009722:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8009726:	4b85      	ldr	r3, [pc, #532]	; (800993c <HAL_UART_IRQHandler+0x298>)
 8009728:	4013      	ands	r3, r2
 800972a:	2b00      	cmp	r3, #0
 800972c:	f000 810a 	beq.w	8009944 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009730:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009734:	f003 0301 	and.w	r3, r3, #1
 8009738:	2b00      	cmp	r3, #0
 800973a:	d011      	beq.n	8009760 <HAL_UART_IRQHandler+0xbc>
 800973c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009740:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009744:	2b00      	cmp	r3, #0
 8009746:	d00b      	beq.n	8009760 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	2201      	movs	r2, #1
 800974e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009756:	f043 0201 	orr.w	r2, r3, #1
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009760:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009764:	f003 0302 	and.w	r3, r3, #2
 8009768:	2b00      	cmp	r3, #0
 800976a:	d011      	beq.n	8009790 <HAL_UART_IRQHandler+0xec>
 800976c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009770:	f003 0301 	and.w	r3, r3, #1
 8009774:	2b00      	cmp	r3, #0
 8009776:	d00b      	beq.n	8009790 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	2202      	movs	r2, #2
 800977e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009786:	f043 0204 	orr.w	r2, r3, #4
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009794:	f003 0304 	and.w	r3, r3, #4
 8009798:	2b00      	cmp	r3, #0
 800979a:	d011      	beq.n	80097c0 <HAL_UART_IRQHandler+0x11c>
 800979c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80097a0:	f003 0301 	and.w	r3, r3, #1
 80097a4:	2b00      	cmp	r3, #0
 80097a6:	d00b      	beq.n	80097c0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	2204      	movs	r2, #4
 80097ae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097b6:	f043 0202 	orr.w	r2, r3, #2
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80097c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097c4:	f003 0308 	and.w	r3, r3, #8
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d017      	beq.n	80097fc <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80097cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097d0:	f003 0320 	and.w	r3, r3, #32
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d105      	bne.n	80097e4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80097d8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80097dc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d00b      	beq.n	80097fc <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	2208      	movs	r2, #8
 80097ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80097f2:	f043 0208 	orr.w	r2, r3, #8
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80097fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009800:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009804:	2b00      	cmp	r3, #0
 8009806:	d012      	beq.n	800982e <HAL_UART_IRQHandler+0x18a>
 8009808:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800980c:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009810:	2b00      	cmp	r3, #0
 8009812:	d00c      	beq.n	800982e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800981c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009824:	f043 0220 	orr.w	r2, r3, #32
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009834:	2b00      	cmp	r3, #0
 8009836:	f000 8214 	beq.w	8009c62 <HAL_UART_IRQHandler+0x5be>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800983a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800983e:	f003 0320 	and.w	r3, r3, #32
 8009842:	2b00      	cmp	r3, #0
 8009844:	d00d      	beq.n	8009862 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800984a:	f003 0320 	and.w	r3, r3, #32
 800984e:	2b00      	cmp	r3, #0
 8009850:	d007      	beq.n	8009862 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009856:	2b00      	cmp	r3, #0
 8009858:	d003      	beq.n	8009862 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800985e:	6878      	ldr	r0, [r7, #4]
 8009860:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009868:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009876:	2b40      	cmp	r3, #64	; 0x40
 8009878:	d005      	beq.n	8009886 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800987a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800987e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009882:	2b00      	cmp	r3, #0
 8009884:	d04f      	beq.n	8009926 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009886:	6878      	ldr	r0, [r7, #4]
 8009888:	f000 ff3c 	bl	800a704 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800988c:	687b      	ldr	r3, [r7, #4]
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	689b      	ldr	r3, [r3, #8]
 8009892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009896:	2b40      	cmp	r3, #64	; 0x40
 8009898:	d141      	bne.n	800991e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	3308      	adds	r3, #8
 80098a0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80098a8:	e853 3f00 	ldrex	r3, [r3]
 80098ac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80098b0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80098b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098b8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	3308      	adds	r3, #8
 80098c2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80098c6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80098ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098ce:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80098d2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80098d6:	e841 2300 	strex	r3, r2, [r1]
 80098da:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80098de:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d1d9      	bne.n	800989a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d013      	beq.n	8009916 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098f2:	4a13      	ldr	r2, [pc, #76]	; (8009940 <HAL_UART_IRQHandler+0x29c>)
 80098f4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80098fa:	4618      	mov	r0, r3
 80098fc:	f7fc fe44 	bl	8006588 <HAL_DMA_Abort_IT>
 8009900:	4603      	mov	r3, r0
 8009902:	2b00      	cmp	r3, #0
 8009904:	d017      	beq.n	8009936 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800990a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800990c:	687a      	ldr	r2, [r7, #4]
 800990e:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8009910:	4610      	mov	r0, r2
 8009912:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009914:	e00f      	b.n	8009936 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009916:	6878      	ldr	r0, [r7, #4]
 8009918:	f000 f9ae 	bl	8009c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800991c:	e00b      	b.n	8009936 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f000 f9aa 	bl	8009c78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009924:	e007      	b.n	8009936 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f000 f9a6 	bl	8009c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2200      	movs	r2, #0
 8009930:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009934:	e195      	b.n	8009c62 <HAL_UART_IRQHandler+0x5be>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009936:	bf00      	nop
    return;
 8009938:	e193      	b.n	8009c62 <HAL_UART_IRQHandler+0x5be>
 800993a:	bf00      	nop
 800993c:	04000120 	.word	0x04000120
 8009940:	0800a7cd 	.word	0x0800a7cd

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009948:	2b01      	cmp	r3, #1
 800994a:	f040 814e 	bne.w	8009bea <HAL_UART_IRQHandler+0x546>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800994e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009952:	f003 0310 	and.w	r3, r3, #16
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 8147 	beq.w	8009bea <HAL_UART_IRQHandler+0x546>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800995c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009960:	f003 0310 	and.w	r3, r3, #16
 8009964:	2b00      	cmp	r3, #0
 8009966:	f000 8140 	beq.w	8009bea <HAL_UART_IRQHandler+0x546>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	2210      	movs	r2, #16
 8009970:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	689b      	ldr	r3, [r3, #8]
 8009978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800997c:	2b40      	cmp	r3, #64	; 0x40
 800997e:	f040 80b8 	bne.w	8009af2 <HAL_UART_IRQHandler+0x44e>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	685b      	ldr	r3, [r3, #4]
 800998a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800998e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009992:	2b00      	cmp	r3, #0
 8009994:	f000 8167 	beq.w	8009c66 <HAL_UART_IRQHandler+0x5c2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800999e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80099a2:	429a      	cmp	r2, r3
 80099a4:	f080 815f 	bcs.w	8009c66 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80099ae:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	f003 0320 	and.w	r3, r3, #32
 80099be:	2b00      	cmp	r3, #0
 80099c0:	f040 8086 	bne.w	8009ad0 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80099d0:	e853 3f00 	ldrex	r3, [r3]
 80099d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80099d8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80099dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099e0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	461a      	mov	r2, r3
 80099ea:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099ee:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80099f2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80099fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80099fe:	e841 2300 	strex	r3, r2, [r1]
 8009a02:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009a06:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d1da      	bne.n	80099c4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	3308      	adds	r3, #8
 8009a14:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a18:	e853 3f00 	ldrex	r3, [r3]
 8009a1c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009a1e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009a20:	f023 0301 	bic.w	r3, r3, #1
 8009a24:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	3308      	adds	r3, #8
 8009a2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009a32:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009a36:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a38:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009a3a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009a3e:	e841 2300 	strex	r3, r2, [r1]
 8009a42:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009a44:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d1e1      	bne.n	8009a0e <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	3308      	adds	r3, #8
 8009a50:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a52:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a54:	e853 3f00 	ldrex	r3, [r3]
 8009a58:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009a5a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a5c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	3308      	adds	r3, #8
 8009a6a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009a6e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009a70:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a72:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009a74:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009a76:	e841 2300 	strex	r3, r2, [r1]
 8009a7a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009a7c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d1e3      	bne.n	8009a4a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2220      	movs	r2, #32
 8009a86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009a98:	e853 3f00 	ldrex	r3, [r3]
 8009a9c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009a9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009aa0:	f023 0310 	bic.w	r3, r3, #16
 8009aa4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	461a      	mov	r2, r3
 8009aae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009ab2:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ab4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ab6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009ab8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009aba:	e841 2300 	strex	r3, r2, [r1]
 8009abe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009ac0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d1e4      	bne.n	8009a90 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009aca:	4618      	mov	r0, r3
 8009acc:	f7fc fd1e 	bl	800650c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ae2:	b29b      	uxth	r3, r3
 8009ae4:	1ad3      	subs	r3, r2, r3
 8009ae6:	b29b      	uxth	r3, r3
 8009ae8:	4619      	mov	r1, r3
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 f8ce 	bl	8009c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009af0:	e0b9      	b.n	8009c66 <HAL_UART_IRQHandler+0x5c2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009afe:	b29b      	uxth	r3, r3
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009b0c:	b29b      	uxth	r3, r3
 8009b0e:	2b00      	cmp	r3, #0
 8009b10:	f000 80ab 	beq.w	8009c6a <HAL_UART_IRQHandler+0x5c6>
          && (nb_rx_data > 0U))
 8009b14:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009b18:	2b00      	cmp	r3, #0
 8009b1a:	f000 80a6 	beq.w	8009c6a <HAL_UART_IRQHandler+0x5c6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b24:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b26:	e853 3f00 	ldrex	r3, [r3]
 8009b2a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b2c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b2e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b32:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	461a      	mov	r2, r3
 8009b3c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009b40:	647b      	str	r3, [r7, #68]	; 0x44
 8009b42:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b44:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b46:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b48:	e841 2300 	strex	r3, r2, [r1]
 8009b4c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b4e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d1e4      	bne.n	8009b1e <HAL_UART_IRQHandler+0x47a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	3308      	adds	r3, #8
 8009b5a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b5e:	e853 3f00 	ldrex	r3, [r3]
 8009b62:	623b      	str	r3, [r7, #32]
   return(result);
 8009b64:	6a3b      	ldr	r3, [r7, #32]
 8009b66:	f023 0301 	bic.w	r3, r3, #1
 8009b6a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	3308      	adds	r3, #8
 8009b74:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009b78:	633a      	str	r2, [r7, #48]	; 0x30
 8009b7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b7c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b80:	e841 2300 	strex	r3, r2, [r1]
 8009b84:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009b86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d1e3      	bne.n	8009b54 <HAL_UART_IRQHandler+0x4b0>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	2220      	movs	r2, #32
 8009b90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2200      	movs	r2, #0
 8009b98:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	2200      	movs	r2, #0
 8009b9e:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ba6:	693b      	ldr	r3, [r7, #16]
 8009ba8:	e853 3f00 	ldrex	r3, [r3]
 8009bac:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f023 0310 	bic.w	r3, r3, #16
 8009bb4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009bc2:	61fb      	str	r3, [r7, #28]
 8009bc4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bc6:	69b9      	ldr	r1, [r7, #24]
 8009bc8:	69fa      	ldr	r2, [r7, #28]
 8009bca:	e841 2300 	strex	r3, r2, [r1]
 8009bce:	617b      	str	r3, [r7, #20]
   return(result);
 8009bd0:	697b      	ldr	r3, [r7, #20]
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1e4      	bne.n	8009ba0 <HAL_UART_IRQHandler+0x4fc>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	2202      	movs	r2, #2
 8009bda:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009bdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009be0:	4619      	mov	r1, r3
 8009be2:	6878      	ldr	r0, [r7, #4]
 8009be4:	f000 f852 	bl	8009c8c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009be8:	e03f      	b.n	8009c6a <HAL_UART_IRQHandler+0x5c6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009bea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d00e      	beq.n	8009c14 <HAL_UART_IRQHandler+0x570>
 8009bf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d008      	beq.n	8009c14 <HAL_UART_IRQHandler+0x570>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009c02:	687b      	ldr	r3, [r7, #4]
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009c0a:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009c0c:	6878      	ldr	r0, [r7, #4]
 8009c0e:	f000 ffd9 	bl	800abc4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c12:	e02d      	b.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009c14:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c18:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d00e      	beq.n	8009c3e <HAL_UART_IRQHandler+0x59a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009c20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d008      	beq.n	8009c3e <HAL_UART_IRQHandler+0x59a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d01c      	beq.n	8009c6e <HAL_UART_IRQHandler+0x5ca>
    {
      huart->TxISR(huart);
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	4798      	blx	r3
    }
    return;
 8009c3c:	e017      	b.n	8009c6e <HAL_UART_IRQHandler+0x5ca>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d012      	beq.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
 8009c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	d00c      	beq.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
  {
    UART_EndTransmit_IT(huart);
 8009c56:	6878      	ldr	r0, [r7, #4]
 8009c58:	f000 fdce 	bl	800a7f8 <UART_EndTransmit_IT>
    return;
 8009c5c:	e008      	b.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
      return;
 8009c5e:	bf00      	nop
 8009c60:	e006      	b.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
    return;
 8009c62:	bf00      	nop
 8009c64:	e004      	b.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
      return;
 8009c66:	bf00      	nop
 8009c68:	e002      	b.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
      return;
 8009c6a:	bf00      	nop
 8009c6c:	e000      	b.n	8009c70 <HAL_UART_IRQHandler+0x5cc>
    return;
 8009c6e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8009c70:	37e8      	adds	r7, #232	; 0xe8
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop

08009c78 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b083      	sub	sp, #12
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009c80:	bf00      	nop
 8009c82:	370c      	adds	r7, #12
 8009c84:	46bd      	mov	sp, r7
 8009c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8a:	4770      	bx	lr

08009c8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c8c:	b480      	push	{r7}
 8009c8e:	b083      	sub	sp, #12
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	6078      	str	r0, [r7, #4]
 8009c94:	460b      	mov	r3, r1
 8009c96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009c98:	bf00      	nop
 8009c9a:	370c      	adds	r7, #12
 8009c9c:	46bd      	mov	sp, r7
 8009c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ca2:	4770      	bx	lr

08009ca4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ca8:	b08a      	sub	sp, #40	; 0x28
 8009caa:	af00      	add	r7, sp, #0
 8009cac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009cae:	2300      	movs	r3, #0
 8009cb0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	689a      	ldr	r2, [r3, #8]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	691b      	ldr	r3, [r3, #16]
 8009cbc:	431a      	orrs	r2, r3
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	695b      	ldr	r3, [r3, #20]
 8009cc2:	431a      	orrs	r2, r3
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	69db      	ldr	r3, [r3, #28]
 8009cc8:	4313      	orrs	r3, r2
 8009cca:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	4ba4      	ldr	r3, [pc, #656]	; (8009f64 <UART_SetConfig+0x2c0>)
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	68fa      	ldr	r2, [r7, #12]
 8009cd8:	6812      	ldr	r2, [r2, #0]
 8009cda:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009cdc:	430b      	orrs	r3, r1
 8009cde:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	685b      	ldr	r3, [r3, #4]
 8009ce6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	68da      	ldr	r2, [r3, #12]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	430a      	orrs	r2, r1
 8009cf4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009cf6:	68fb      	ldr	r3, [r7, #12]
 8009cf8:	699b      	ldr	r3, [r3, #24]
 8009cfa:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a99      	ldr	r2, [pc, #612]	; (8009f68 <UART_SetConfig+0x2c4>)
 8009d02:	4293      	cmp	r3, r2
 8009d04:	d004      	beq.n	8009d10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6a1b      	ldr	r3, [r3, #32]
 8009d0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d0c:	4313      	orrs	r3, r2
 8009d0e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d20:	430a      	orrs	r2, r1
 8009d22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a90      	ldr	r2, [pc, #576]	; (8009f6c <UART_SetConfig+0x2c8>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d126      	bne.n	8009d7c <UART_SetConfig+0xd8>
 8009d2e:	4b90      	ldr	r3, [pc, #576]	; (8009f70 <UART_SetConfig+0x2cc>)
 8009d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d34:	f003 0303 	and.w	r3, r3, #3
 8009d38:	2b03      	cmp	r3, #3
 8009d3a:	d81b      	bhi.n	8009d74 <UART_SetConfig+0xd0>
 8009d3c:	a201      	add	r2, pc, #4	; (adr r2, 8009d44 <UART_SetConfig+0xa0>)
 8009d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d42:	bf00      	nop
 8009d44:	08009d55 	.word	0x08009d55
 8009d48:	08009d65 	.word	0x08009d65
 8009d4c:	08009d5d 	.word	0x08009d5d
 8009d50:	08009d6d 	.word	0x08009d6d
 8009d54:	2301      	movs	r3, #1
 8009d56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d5a:	e116      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009d5c:	2302      	movs	r3, #2
 8009d5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d62:	e112      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009d64:	2304      	movs	r3, #4
 8009d66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d6a:	e10e      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009d6c:	2308      	movs	r3, #8
 8009d6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d72:	e10a      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009d74:	2310      	movs	r3, #16
 8009d76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009d7a:	e106      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	4a7c      	ldr	r2, [pc, #496]	; (8009f74 <UART_SetConfig+0x2d0>)
 8009d82:	4293      	cmp	r3, r2
 8009d84:	d138      	bne.n	8009df8 <UART_SetConfig+0x154>
 8009d86:	4b7a      	ldr	r3, [pc, #488]	; (8009f70 <UART_SetConfig+0x2cc>)
 8009d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d8c:	f003 030c 	and.w	r3, r3, #12
 8009d90:	2b0c      	cmp	r3, #12
 8009d92:	d82d      	bhi.n	8009df0 <UART_SetConfig+0x14c>
 8009d94:	a201      	add	r2, pc, #4	; (adr r2, 8009d9c <UART_SetConfig+0xf8>)
 8009d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d9a:	bf00      	nop
 8009d9c:	08009dd1 	.word	0x08009dd1
 8009da0:	08009df1 	.word	0x08009df1
 8009da4:	08009df1 	.word	0x08009df1
 8009da8:	08009df1 	.word	0x08009df1
 8009dac:	08009de1 	.word	0x08009de1
 8009db0:	08009df1 	.word	0x08009df1
 8009db4:	08009df1 	.word	0x08009df1
 8009db8:	08009df1 	.word	0x08009df1
 8009dbc:	08009dd9 	.word	0x08009dd9
 8009dc0:	08009df1 	.word	0x08009df1
 8009dc4:	08009df1 	.word	0x08009df1
 8009dc8:	08009df1 	.word	0x08009df1
 8009dcc:	08009de9 	.word	0x08009de9
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009dd6:	e0d8      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009dd8:	2302      	movs	r3, #2
 8009dda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009dde:	e0d4      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009de0:	2304      	movs	r3, #4
 8009de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009de6:	e0d0      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009de8:	2308      	movs	r3, #8
 8009dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009dee:	e0cc      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009df0:	2310      	movs	r3, #16
 8009df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009df6:	e0c8      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	4a5e      	ldr	r2, [pc, #376]	; (8009f78 <UART_SetConfig+0x2d4>)
 8009dfe:	4293      	cmp	r3, r2
 8009e00:	d125      	bne.n	8009e4e <UART_SetConfig+0x1aa>
 8009e02:	4b5b      	ldr	r3, [pc, #364]	; (8009f70 <UART_SetConfig+0x2cc>)
 8009e04:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e08:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009e0c:	2b30      	cmp	r3, #48	; 0x30
 8009e0e:	d016      	beq.n	8009e3e <UART_SetConfig+0x19a>
 8009e10:	2b30      	cmp	r3, #48	; 0x30
 8009e12:	d818      	bhi.n	8009e46 <UART_SetConfig+0x1a2>
 8009e14:	2b20      	cmp	r3, #32
 8009e16:	d00a      	beq.n	8009e2e <UART_SetConfig+0x18a>
 8009e18:	2b20      	cmp	r3, #32
 8009e1a:	d814      	bhi.n	8009e46 <UART_SetConfig+0x1a2>
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d002      	beq.n	8009e26 <UART_SetConfig+0x182>
 8009e20:	2b10      	cmp	r3, #16
 8009e22:	d008      	beq.n	8009e36 <UART_SetConfig+0x192>
 8009e24:	e00f      	b.n	8009e46 <UART_SetConfig+0x1a2>
 8009e26:	2300      	movs	r3, #0
 8009e28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e2c:	e0ad      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e2e:	2302      	movs	r3, #2
 8009e30:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e34:	e0a9      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e36:	2304      	movs	r3, #4
 8009e38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e3c:	e0a5      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e3e:	2308      	movs	r3, #8
 8009e40:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e44:	e0a1      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e46:	2310      	movs	r3, #16
 8009e48:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e4c:	e09d      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a4a      	ldr	r2, [pc, #296]	; (8009f7c <UART_SetConfig+0x2d8>)
 8009e54:	4293      	cmp	r3, r2
 8009e56:	d125      	bne.n	8009ea4 <UART_SetConfig+0x200>
 8009e58:	4b45      	ldr	r3, [pc, #276]	; (8009f70 <UART_SetConfig+0x2cc>)
 8009e5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e5e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009e62:	2bc0      	cmp	r3, #192	; 0xc0
 8009e64:	d016      	beq.n	8009e94 <UART_SetConfig+0x1f0>
 8009e66:	2bc0      	cmp	r3, #192	; 0xc0
 8009e68:	d818      	bhi.n	8009e9c <UART_SetConfig+0x1f8>
 8009e6a:	2b80      	cmp	r3, #128	; 0x80
 8009e6c:	d00a      	beq.n	8009e84 <UART_SetConfig+0x1e0>
 8009e6e:	2b80      	cmp	r3, #128	; 0x80
 8009e70:	d814      	bhi.n	8009e9c <UART_SetConfig+0x1f8>
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d002      	beq.n	8009e7c <UART_SetConfig+0x1d8>
 8009e76:	2b40      	cmp	r3, #64	; 0x40
 8009e78:	d008      	beq.n	8009e8c <UART_SetConfig+0x1e8>
 8009e7a:	e00f      	b.n	8009e9c <UART_SetConfig+0x1f8>
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e82:	e082      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e84:	2302      	movs	r3, #2
 8009e86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e8a:	e07e      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e8c:	2304      	movs	r3, #4
 8009e8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e92:	e07a      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e94:	2308      	movs	r3, #8
 8009e96:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009e9a:	e076      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009e9c:	2310      	movs	r3, #16
 8009e9e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ea2:	e072      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	681b      	ldr	r3, [r3, #0]
 8009ea8:	4a35      	ldr	r2, [pc, #212]	; (8009f80 <UART_SetConfig+0x2dc>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d12a      	bne.n	8009f04 <UART_SetConfig+0x260>
 8009eae:	4b30      	ldr	r3, [pc, #192]	; (8009f70 <UART_SetConfig+0x2cc>)
 8009eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009eb4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009eb8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ebc:	d01a      	beq.n	8009ef4 <UART_SetConfig+0x250>
 8009ebe:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009ec2:	d81b      	bhi.n	8009efc <UART_SetConfig+0x258>
 8009ec4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ec8:	d00c      	beq.n	8009ee4 <UART_SetConfig+0x240>
 8009eca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ece:	d815      	bhi.n	8009efc <UART_SetConfig+0x258>
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d003      	beq.n	8009edc <UART_SetConfig+0x238>
 8009ed4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009ed8:	d008      	beq.n	8009eec <UART_SetConfig+0x248>
 8009eda:	e00f      	b.n	8009efc <UART_SetConfig+0x258>
 8009edc:	2300      	movs	r3, #0
 8009ede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ee2:	e052      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009ee4:	2302      	movs	r3, #2
 8009ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009eea:	e04e      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009eec:	2304      	movs	r3, #4
 8009eee:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009ef2:	e04a      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009ef4:	2308      	movs	r3, #8
 8009ef6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009efa:	e046      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009efc:	2310      	movs	r3, #16
 8009efe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f02:	e042      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	681b      	ldr	r3, [r3, #0]
 8009f08:	4a17      	ldr	r2, [pc, #92]	; (8009f68 <UART_SetConfig+0x2c4>)
 8009f0a:	4293      	cmp	r3, r2
 8009f0c:	d13a      	bne.n	8009f84 <UART_SetConfig+0x2e0>
 8009f0e:	4b18      	ldr	r3, [pc, #96]	; (8009f70 <UART_SetConfig+0x2cc>)
 8009f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009f14:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009f18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f1c:	d01a      	beq.n	8009f54 <UART_SetConfig+0x2b0>
 8009f1e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009f22:	d81b      	bhi.n	8009f5c <UART_SetConfig+0x2b8>
 8009f24:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f28:	d00c      	beq.n	8009f44 <UART_SetConfig+0x2a0>
 8009f2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009f2e:	d815      	bhi.n	8009f5c <UART_SetConfig+0x2b8>
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d003      	beq.n	8009f3c <UART_SetConfig+0x298>
 8009f34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f38:	d008      	beq.n	8009f4c <UART_SetConfig+0x2a8>
 8009f3a:	e00f      	b.n	8009f5c <UART_SetConfig+0x2b8>
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f42:	e022      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009f44:	2302      	movs	r3, #2
 8009f46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f4a:	e01e      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009f4c:	2304      	movs	r3, #4
 8009f4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f52:	e01a      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009f54:	2308      	movs	r3, #8
 8009f56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f5a:	e016      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009f5c:	2310      	movs	r3, #16
 8009f5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8009f62:	e012      	b.n	8009f8a <UART_SetConfig+0x2e6>
 8009f64:	efff69f3 	.word	0xefff69f3
 8009f68:	40008000 	.word	0x40008000
 8009f6c:	40013800 	.word	0x40013800
 8009f70:	40021000 	.word	0x40021000
 8009f74:	40004400 	.word	0x40004400
 8009f78:	40004800 	.word	0x40004800
 8009f7c:	40004c00 	.word	0x40004c00
 8009f80:	40005000 	.word	0x40005000
 8009f84:	2310      	movs	r3, #16
 8009f86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	4a9f      	ldr	r2, [pc, #636]	; (800a20c <UART_SetConfig+0x568>)
 8009f90:	4293      	cmp	r3, r2
 8009f92:	d17a      	bne.n	800a08a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009f94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009f98:	2b08      	cmp	r3, #8
 8009f9a:	d824      	bhi.n	8009fe6 <UART_SetConfig+0x342>
 8009f9c:	a201      	add	r2, pc, #4	; (adr r2, 8009fa4 <UART_SetConfig+0x300>)
 8009f9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fa2:	bf00      	nop
 8009fa4:	08009fc9 	.word	0x08009fc9
 8009fa8:	08009fe7 	.word	0x08009fe7
 8009fac:	08009fd1 	.word	0x08009fd1
 8009fb0:	08009fe7 	.word	0x08009fe7
 8009fb4:	08009fd7 	.word	0x08009fd7
 8009fb8:	08009fe7 	.word	0x08009fe7
 8009fbc:	08009fe7 	.word	0x08009fe7
 8009fc0:	08009fe7 	.word	0x08009fe7
 8009fc4:	08009fdf 	.word	0x08009fdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fc8:	f7fd fbe2 	bl	8007790 <HAL_RCC_GetPCLK1Freq>
 8009fcc:	61f8      	str	r0, [r7, #28]
        break;
 8009fce:	e010      	b.n	8009ff2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fd0:	4b8f      	ldr	r3, [pc, #572]	; (800a210 <UART_SetConfig+0x56c>)
 8009fd2:	61fb      	str	r3, [r7, #28]
        break;
 8009fd4:	e00d      	b.n	8009ff2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fd6:	f7fd fb43 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 8009fda:	61f8      	str	r0, [r7, #28]
        break;
 8009fdc:	e009      	b.n	8009ff2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009fe2:	61fb      	str	r3, [r7, #28]
        break;
 8009fe4:	e005      	b.n	8009ff2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8009fe6:	2300      	movs	r3, #0
 8009fe8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8009fea:	2301      	movs	r3, #1
 8009fec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8009ff0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009ff2:	69fb      	ldr	r3, [r7, #28]
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	f000 80fb 	beq.w	800a1f0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	685a      	ldr	r2, [r3, #4]
 8009ffe:	4613      	mov	r3, r2
 800a000:	005b      	lsls	r3, r3, #1
 800a002:	4413      	add	r3, r2
 800a004:	69fa      	ldr	r2, [r7, #28]
 800a006:	429a      	cmp	r2, r3
 800a008:	d305      	bcc.n	800a016 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800a010:	69fa      	ldr	r2, [r7, #28]
 800a012:	429a      	cmp	r2, r3
 800a014:	d903      	bls.n	800a01e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800a016:	2301      	movs	r3, #1
 800a018:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a01c:	e0e8      	b.n	800a1f0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800a01e:	69fb      	ldr	r3, [r7, #28]
 800a020:	2200      	movs	r2, #0
 800a022:	461c      	mov	r4, r3
 800a024:	4615      	mov	r5, r2
 800a026:	f04f 0200 	mov.w	r2, #0
 800a02a:	f04f 0300 	mov.w	r3, #0
 800a02e:	022b      	lsls	r3, r5, #8
 800a030:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800a034:	0222      	lsls	r2, r4, #8
 800a036:	68f9      	ldr	r1, [r7, #12]
 800a038:	6849      	ldr	r1, [r1, #4]
 800a03a:	0849      	lsrs	r1, r1, #1
 800a03c:	2000      	movs	r0, #0
 800a03e:	4688      	mov	r8, r1
 800a040:	4681      	mov	r9, r0
 800a042:	eb12 0a08 	adds.w	sl, r2, r8
 800a046:	eb43 0b09 	adc.w	fp, r3, r9
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	685b      	ldr	r3, [r3, #4]
 800a04e:	2200      	movs	r2, #0
 800a050:	603b      	str	r3, [r7, #0]
 800a052:	607a      	str	r2, [r7, #4]
 800a054:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a058:	4650      	mov	r0, sl
 800a05a:	4659      	mov	r1, fp
 800a05c:	f7f6 fdc4 	bl	8000be8 <__aeabi_uldivmod>
 800a060:	4602      	mov	r2, r0
 800a062:	460b      	mov	r3, r1
 800a064:	4613      	mov	r3, r2
 800a066:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a068:	69bb      	ldr	r3, [r7, #24]
 800a06a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a06e:	d308      	bcc.n	800a082 <UART_SetConfig+0x3de>
 800a070:	69bb      	ldr	r3, [r7, #24]
 800a072:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a076:	d204      	bcs.n	800a082 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	681b      	ldr	r3, [r3, #0]
 800a07c:	69ba      	ldr	r2, [r7, #24]
 800a07e:	60da      	str	r2, [r3, #12]
 800a080:	e0b6      	b.n	800a1f0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800a082:	2301      	movs	r3, #1
 800a084:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a088:	e0b2      	b.n	800a1f0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	69db      	ldr	r3, [r3, #28]
 800a08e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a092:	d15e      	bne.n	800a152 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800a094:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a098:	2b08      	cmp	r3, #8
 800a09a:	d828      	bhi.n	800a0ee <UART_SetConfig+0x44a>
 800a09c:	a201      	add	r2, pc, #4	; (adr r2, 800a0a4 <UART_SetConfig+0x400>)
 800a09e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0a2:	bf00      	nop
 800a0a4:	0800a0c9 	.word	0x0800a0c9
 800a0a8:	0800a0d1 	.word	0x0800a0d1
 800a0ac:	0800a0d9 	.word	0x0800a0d9
 800a0b0:	0800a0ef 	.word	0x0800a0ef
 800a0b4:	0800a0df 	.word	0x0800a0df
 800a0b8:	0800a0ef 	.word	0x0800a0ef
 800a0bc:	0800a0ef 	.word	0x0800a0ef
 800a0c0:	0800a0ef 	.word	0x0800a0ef
 800a0c4:	0800a0e7 	.word	0x0800a0e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a0c8:	f7fd fb62 	bl	8007790 <HAL_RCC_GetPCLK1Freq>
 800a0cc:	61f8      	str	r0, [r7, #28]
        break;
 800a0ce:	e014      	b.n	800a0fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a0d0:	f7fd fb74 	bl	80077bc <HAL_RCC_GetPCLK2Freq>
 800a0d4:	61f8      	str	r0, [r7, #28]
        break;
 800a0d6:	e010      	b.n	800a0fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a0d8:	4b4d      	ldr	r3, [pc, #308]	; (800a210 <UART_SetConfig+0x56c>)
 800a0da:	61fb      	str	r3, [r7, #28]
        break;
 800a0dc:	e00d      	b.n	800a0fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a0de:	f7fd fabf 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 800a0e2:	61f8      	str	r0, [r7, #28]
        break;
 800a0e4:	e009      	b.n	800a0fa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a0e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a0ea:	61fb      	str	r3, [r7, #28]
        break;
 800a0ec:	e005      	b.n	800a0fa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800a0ee:	2300      	movs	r3, #0
 800a0f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a0f8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a0fa:	69fb      	ldr	r3, [r7, #28]
 800a0fc:	2b00      	cmp	r3, #0
 800a0fe:	d077      	beq.n	800a1f0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800a100:	69fb      	ldr	r3, [r7, #28]
 800a102:	005a      	lsls	r2, r3, #1
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	085b      	lsrs	r3, r3, #1
 800a10a:	441a      	add	r2, r3
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	685b      	ldr	r3, [r3, #4]
 800a110:	fbb2 f3f3 	udiv	r3, r2, r3
 800a114:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a116:	69bb      	ldr	r3, [r7, #24]
 800a118:	2b0f      	cmp	r3, #15
 800a11a:	d916      	bls.n	800a14a <UART_SetConfig+0x4a6>
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a122:	d212      	bcs.n	800a14a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a124:	69bb      	ldr	r3, [r7, #24]
 800a126:	b29b      	uxth	r3, r3
 800a128:	f023 030f 	bic.w	r3, r3, #15
 800a12c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a12e:	69bb      	ldr	r3, [r7, #24]
 800a130:	085b      	lsrs	r3, r3, #1
 800a132:	b29b      	uxth	r3, r3
 800a134:	f003 0307 	and.w	r3, r3, #7
 800a138:	b29a      	uxth	r2, r3
 800a13a:	8afb      	ldrh	r3, [r7, #22]
 800a13c:	4313      	orrs	r3, r2
 800a13e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	681b      	ldr	r3, [r3, #0]
 800a144:	8afa      	ldrh	r2, [r7, #22]
 800a146:	60da      	str	r2, [r3, #12]
 800a148:	e052      	b.n	800a1f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a14a:	2301      	movs	r3, #1
 800a14c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800a150:	e04e      	b.n	800a1f0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a152:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800a156:	2b08      	cmp	r3, #8
 800a158:	d827      	bhi.n	800a1aa <UART_SetConfig+0x506>
 800a15a:	a201      	add	r2, pc, #4	; (adr r2, 800a160 <UART_SetConfig+0x4bc>)
 800a15c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a160:	0800a185 	.word	0x0800a185
 800a164:	0800a18d 	.word	0x0800a18d
 800a168:	0800a195 	.word	0x0800a195
 800a16c:	0800a1ab 	.word	0x0800a1ab
 800a170:	0800a19b 	.word	0x0800a19b
 800a174:	0800a1ab 	.word	0x0800a1ab
 800a178:	0800a1ab 	.word	0x0800a1ab
 800a17c:	0800a1ab 	.word	0x0800a1ab
 800a180:	0800a1a3 	.word	0x0800a1a3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a184:	f7fd fb04 	bl	8007790 <HAL_RCC_GetPCLK1Freq>
 800a188:	61f8      	str	r0, [r7, #28]
        break;
 800a18a:	e014      	b.n	800a1b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a18c:	f7fd fb16 	bl	80077bc <HAL_RCC_GetPCLK2Freq>
 800a190:	61f8      	str	r0, [r7, #28]
        break;
 800a192:	e010      	b.n	800a1b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a194:	4b1e      	ldr	r3, [pc, #120]	; (800a210 <UART_SetConfig+0x56c>)
 800a196:	61fb      	str	r3, [r7, #28]
        break;
 800a198:	e00d      	b.n	800a1b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a19a:	f7fd fa61 	bl	8007660 <HAL_RCC_GetSysClockFreq>
 800a19e:	61f8      	str	r0, [r7, #28]
        break;
 800a1a0:	e009      	b.n	800a1b6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a1a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a1a6:	61fb      	str	r3, [r7, #28]
        break;
 800a1a8:	e005      	b.n	800a1b6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800a1ae:	2301      	movs	r3, #1
 800a1b0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800a1b4:	bf00      	nop
    }

    if (pclk != 0U)
 800a1b6:	69fb      	ldr	r3, [r7, #28]
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d019      	beq.n	800a1f0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	685b      	ldr	r3, [r3, #4]
 800a1c0:	085a      	lsrs	r2, r3, #1
 800a1c2:	69fb      	ldr	r3, [r7, #28]
 800a1c4:	441a      	add	r2, r3
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	685b      	ldr	r3, [r3, #4]
 800a1ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800a1ce:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a1d0:	69bb      	ldr	r3, [r7, #24]
 800a1d2:	2b0f      	cmp	r3, #15
 800a1d4:	d909      	bls.n	800a1ea <UART_SetConfig+0x546>
 800a1d6:	69bb      	ldr	r3, [r7, #24]
 800a1d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a1dc:	d205      	bcs.n	800a1ea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a1de:	69bb      	ldr	r3, [r7, #24]
 800a1e0:	b29a      	uxth	r2, r3
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	60da      	str	r2, [r3, #12]
 800a1e8:	e002      	b.n	800a1f0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 800a1fc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800a200:	4618      	mov	r0, r3
 800a202:	3728      	adds	r7, #40	; 0x28
 800a204:	46bd      	mov	sp, r7
 800a206:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a20a:	bf00      	nop
 800a20c:	40008000 	.word	0x40008000
 800a210:	00f42400 	.word	0x00f42400

0800a214 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a214:	b480      	push	{r7}
 800a216:	b083      	sub	sp, #12
 800a218:	af00      	add	r7, sp, #0
 800a21a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a220:	f003 0308 	and.w	r3, r3, #8
 800a224:	2b00      	cmp	r3, #0
 800a226:	d00a      	beq.n	800a23e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	681b      	ldr	r3, [r3, #0]
 800a22c:	685b      	ldr	r3, [r3, #4]
 800a22e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	430a      	orrs	r2, r1
 800a23c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a242:	f003 0301 	and.w	r3, r3, #1
 800a246:	2b00      	cmp	r3, #0
 800a248:	d00a      	beq.n	800a260 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	430a      	orrs	r2, r1
 800a25e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a264:	f003 0302 	and.w	r3, r3, #2
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d00a      	beq.n	800a282 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	685b      	ldr	r3, [r3, #4]
 800a272:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a276:	687b      	ldr	r3, [r7, #4]
 800a278:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	681b      	ldr	r3, [r3, #0]
 800a27e:	430a      	orrs	r2, r1
 800a280:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a286:	f003 0304 	and.w	r3, r3, #4
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d00a      	beq.n	800a2a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	685b      	ldr	r3, [r3, #4]
 800a294:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	681b      	ldr	r3, [r3, #0]
 800a2a0:	430a      	orrs	r2, r1
 800a2a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a8:	f003 0310 	and.w	r3, r3, #16
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00a      	beq.n	800a2c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	689b      	ldr	r3, [r3, #8]
 800a2b6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	681b      	ldr	r3, [r3, #0]
 800a2c2:	430a      	orrs	r2, r1
 800a2c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ca:	f003 0320 	and.w	r3, r3, #32
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d00a      	beq.n	800a2e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	689b      	ldr	r3, [r3, #8]
 800a2d8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	430a      	orrs	r2, r1
 800a2e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d01a      	beq.n	800a32a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	685b      	ldr	r3, [r3, #4]
 800a2fa:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	430a      	orrs	r2, r1
 800a308:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a30e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a312:	d10a      	bne.n	800a32a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	685b      	ldr	r3, [r3, #4]
 800a31a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a322:	687b      	ldr	r3, [r7, #4]
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	430a      	orrs	r2, r1
 800a328:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a32e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a332:	2b00      	cmp	r3, #0
 800a334:	d00a      	beq.n	800a34c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	685b      	ldr	r3, [r3, #4]
 800a33c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	430a      	orrs	r2, r1
 800a34a:	605a      	str	r2, [r3, #4]
  }
}
 800a34c:	bf00      	nop
 800a34e:	370c      	adds	r7, #12
 800a350:	46bd      	mov	sp, r7
 800a352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a356:	4770      	bx	lr

0800a358 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b098      	sub	sp, #96	; 0x60
 800a35c:	af02      	add	r7, sp, #8
 800a35e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2200      	movs	r2, #0
 800a364:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a368:	f7fa fb98 	bl	8004a9c <HAL_GetTick>
 800a36c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f003 0308 	and.w	r3, r3, #8
 800a378:	2b08      	cmp	r3, #8
 800a37a:	d12e      	bne.n	800a3da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a37c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a380:	9300      	str	r3, [sp, #0]
 800a382:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a384:	2200      	movs	r2, #0
 800a386:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a38a:	6878      	ldr	r0, [r7, #4]
 800a38c:	f000 f88c 	bl	800a4a8 <UART_WaitOnFlagUntilTimeout>
 800a390:	4603      	mov	r3, r0
 800a392:	2b00      	cmp	r3, #0
 800a394:	d021      	beq.n	800a3da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a39c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a39e:	e853 3f00 	ldrex	r3, [r3]
 800a3a2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a3a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a3aa:	653b      	str	r3, [r7, #80]	; 0x50
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	461a      	mov	r2, r3
 800a3b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a3b4:	647b      	str	r3, [r7, #68]	; 0x44
 800a3b6:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3b8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a3ba:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a3bc:	e841 2300 	strex	r3, r2, [r1]
 800a3c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a3c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d1e6      	bne.n	800a396 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2220      	movs	r2, #32
 800a3cc:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a3d6:	2303      	movs	r3, #3
 800a3d8:	e062      	b.n	800a4a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f003 0304 	and.w	r3, r3, #4
 800a3e4:	2b04      	cmp	r3, #4
 800a3e6:	d149      	bne.n	800a47c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a3e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a3ec:	9300      	str	r3, [sp, #0]
 800a3ee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a3f6:	6878      	ldr	r0, [r7, #4]
 800a3f8:	f000 f856 	bl	800a4a8 <UART_WaitOnFlagUntilTimeout>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d03c      	beq.n	800a47c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a408:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a40a:	e853 3f00 	ldrex	r3, [r3]
 800a40e:	623b      	str	r3, [r7, #32]
   return(result);
 800a410:	6a3b      	ldr	r3, [r7, #32]
 800a412:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a416:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	461a      	mov	r2, r3
 800a41e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a420:	633b      	str	r3, [r7, #48]	; 0x30
 800a422:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a424:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a426:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a428:	e841 2300 	strex	r3, r2, [r1]
 800a42c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a42e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a430:	2b00      	cmp	r3, #0
 800a432:	d1e6      	bne.n	800a402 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	3308      	adds	r3, #8
 800a43a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	e853 3f00 	ldrex	r3, [r3]
 800a442:	60fb      	str	r3, [r7, #12]
   return(result);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f023 0301 	bic.w	r3, r3, #1
 800a44a:	64bb      	str	r3, [r7, #72]	; 0x48
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	3308      	adds	r3, #8
 800a452:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a454:	61fa      	str	r2, [r7, #28]
 800a456:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a458:	69b9      	ldr	r1, [r7, #24]
 800a45a:	69fa      	ldr	r2, [r7, #28]
 800a45c:	e841 2300 	strex	r3, r2, [r1]
 800a460:	617b      	str	r3, [r7, #20]
   return(result);
 800a462:	697b      	ldr	r3, [r7, #20]
 800a464:	2b00      	cmp	r3, #0
 800a466:	d1e5      	bne.n	800a434 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	2220      	movs	r2, #32
 800a46c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2200      	movs	r2, #0
 800a474:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a478:	2303      	movs	r3, #3
 800a47a:	e011      	b.n	800a4a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2220      	movs	r2, #32
 800a480:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	2220      	movs	r2, #32
 800a486:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	2200      	movs	r2, #0
 800a48e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	2200      	movs	r2, #0
 800a494:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	2200      	movs	r2, #0
 800a49a:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800a49e:	2300      	movs	r3, #0
}
 800a4a0:	4618      	mov	r0, r3
 800a4a2:	3758      	adds	r7, #88	; 0x58
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	60f8      	str	r0, [r7, #12]
 800a4b0:	60b9      	str	r1, [r7, #8]
 800a4b2:	603b      	str	r3, [r7, #0]
 800a4b4:	4613      	mov	r3, r2
 800a4b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a4b8:	e049      	b.n	800a54e <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a4ba:	69bb      	ldr	r3, [r7, #24]
 800a4bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4c0:	d045      	beq.n	800a54e <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a4c2:	f7fa faeb 	bl	8004a9c <HAL_GetTick>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	683b      	ldr	r3, [r7, #0]
 800a4ca:	1ad3      	subs	r3, r2, r3
 800a4cc:	69ba      	ldr	r2, [r7, #24]
 800a4ce:	429a      	cmp	r2, r3
 800a4d0:	d302      	bcc.n	800a4d8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a4d2:	69bb      	ldr	r3, [r7, #24]
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d101      	bne.n	800a4dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a4d8:	2303      	movs	r3, #3
 800a4da:	e048      	b.n	800a56e <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f003 0304 	and.w	r3, r3, #4
 800a4e6:	2b00      	cmp	r3, #0
 800a4e8:	d031      	beq.n	800a54e <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	69db      	ldr	r3, [r3, #28]
 800a4f0:	f003 0308 	and.w	r3, r3, #8
 800a4f4:	2b08      	cmp	r3, #8
 800a4f6:	d110      	bne.n	800a51a <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	2208      	movs	r2, #8
 800a4fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a500:	68f8      	ldr	r0, [r7, #12]
 800a502:	f000 f8ff 	bl	800a704 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	2208      	movs	r2, #8
 800a50a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_ERROR;
 800a516:	2301      	movs	r3, #1
 800a518:	e029      	b.n	800a56e <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	69db      	ldr	r3, [r3, #28]
 800a520:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a524:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a528:	d111      	bne.n	800a54e <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a532:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a534:	68f8      	ldr	r0, [r7, #12]
 800a536:	f000 f8e5 	bl	800a704 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	2220      	movs	r2, #32
 800a53e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	2200      	movs	r2, #0
 800a546:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800a54a:	2303      	movs	r3, #3
 800a54c:	e00f      	b.n	800a56e <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	69da      	ldr	r2, [r3, #28]
 800a554:	68bb      	ldr	r3, [r7, #8]
 800a556:	4013      	ands	r3, r2
 800a558:	68ba      	ldr	r2, [r7, #8]
 800a55a:	429a      	cmp	r2, r3
 800a55c:	bf0c      	ite	eq
 800a55e:	2301      	moveq	r3, #1
 800a560:	2300      	movne	r3, #0
 800a562:	b2db      	uxtb	r3, r3
 800a564:	461a      	mov	r2, r3
 800a566:	79fb      	ldrb	r3, [r7, #7]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d0a6      	beq.n	800a4ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a56c:	2300      	movs	r3, #0
}
 800a56e:	4618      	mov	r0, r3
 800a570:	3710      	adds	r7, #16
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
	...

0800a578 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a578:	b480      	push	{r7}
 800a57a:	b097      	sub	sp, #92	; 0x5c
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	4613      	mov	r3, r2
 800a584:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	68ba      	ldr	r2, [r7, #8]
 800a58a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	88fa      	ldrh	r2, [r7, #6]
 800a590:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	88fa      	ldrh	r2, [r7, #6]
 800a598:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	689b      	ldr	r3, [r3, #8]
 800a5a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a5aa:	d10e      	bne.n	800a5ca <UART_Start_Receive_IT+0x52>
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	691b      	ldr	r3, [r3, #16]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d105      	bne.n	800a5c0 <UART_Start_Receive_IT+0x48>
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	f240 12ff 	movw	r2, #511	; 0x1ff
 800a5ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a5be:	e02d      	b.n	800a61c <UART_Start_Receive_IT+0xa4>
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	22ff      	movs	r2, #255	; 0xff
 800a5c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a5c8:	e028      	b.n	800a61c <UART_Start_Receive_IT+0xa4>
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	689b      	ldr	r3, [r3, #8]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d10d      	bne.n	800a5ee <UART_Start_Receive_IT+0x76>
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	691b      	ldr	r3, [r3, #16]
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	d104      	bne.n	800a5e4 <UART_Start_Receive_IT+0x6c>
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	22ff      	movs	r2, #255	; 0xff
 800a5de:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a5e2:	e01b      	b.n	800a61c <UART_Start_Receive_IT+0xa4>
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	227f      	movs	r2, #127	; 0x7f
 800a5e8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a5ec:	e016      	b.n	800a61c <UART_Start_Receive_IT+0xa4>
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800a5f6:	d10d      	bne.n	800a614 <UART_Start_Receive_IT+0x9c>
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	691b      	ldr	r3, [r3, #16]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d104      	bne.n	800a60a <UART_Start_Receive_IT+0x92>
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	227f      	movs	r2, #127	; 0x7f
 800a604:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a608:	e008      	b.n	800a61c <UART_Start_Receive_IT+0xa4>
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	223f      	movs	r2, #63	; 0x3f
 800a60e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800a612:	e003      	b.n	800a61c <UART_Start_Receive_IT+0xa4>
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	2200      	movs	r2, #0
 800a618:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	2200      	movs	r2, #0
 800a620:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a624:	68fb      	ldr	r3, [r7, #12]
 800a626:	2222      	movs	r2, #34	; 0x22
 800a628:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	3308      	adds	r3, #8
 800a632:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a636:	e853 3f00 	ldrex	r3, [r3]
 800a63a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a63c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a63e:	f043 0301 	orr.w	r3, r3, #1
 800a642:	657b      	str	r3, [r7, #84]	; 0x54
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	3308      	adds	r3, #8
 800a64a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a64c:	64ba      	str	r2, [r7, #72]	; 0x48
 800a64e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a650:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a652:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a654:	e841 2300 	strex	r3, r2, [r1]
 800a658:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a65a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d1e5      	bne.n	800a62c <UART_Start_Receive_IT+0xb4>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	689b      	ldr	r3, [r3, #8]
 800a664:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a668:	d107      	bne.n	800a67a <UART_Start_Receive_IT+0x102>
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	691b      	ldr	r3, [r3, #16]
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d103      	bne.n	800a67a <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	4a21      	ldr	r2, [pc, #132]	; (800a6fc <UART_Start_Receive_IT+0x184>)
 800a676:	669a      	str	r2, [r3, #104]	; 0x68
 800a678:	e002      	b.n	800a680 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	4a20      	ldr	r2, [pc, #128]	; (800a700 <UART_Start_Receive_IT+0x188>)
 800a67e:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	691b      	ldr	r3, [r3, #16]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d019      	beq.n	800a6bc <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a68e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a690:	e853 3f00 	ldrex	r3, [r3]
 800a694:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a698:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800a69c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	461a      	mov	r2, r3
 800a6a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a6a6:	637b      	str	r3, [r7, #52]	; 0x34
 800a6a8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6aa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a6ac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a6ae:	e841 2300 	strex	r3, r2, [r1]
 800a6b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a6b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d1e6      	bne.n	800a688 <UART_Start_Receive_IT+0x110>
 800a6ba:	e018      	b.n	800a6ee <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6c2:	697b      	ldr	r3, [r7, #20]
 800a6c4:	e853 3f00 	ldrex	r3, [r3]
 800a6c8:	613b      	str	r3, [r7, #16]
   return(result);
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	f043 0320 	orr.w	r3, r3, #32
 800a6d0:	653b      	str	r3, [r7, #80]	; 0x50
 800a6d2:	68fb      	ldr	r3, [r7, #12]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	461a      	mov	r2, r3
 800a6d8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a6da:	623b      	str	r3, [r7, #32]
 800a6dc:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6de:	69f9      	ldr	r1, [r7, #28]
 800a6e0:	6a3a      	ldr	r2, [r7, #32]
 800a6e2:	e841 2300 	strex	r3, r2, [r1]
 800a6e6:	61bb      	str	r3, [r7, #24]
   return(result);
 800a6e8:	69bb      	ldr	r3, [r7, #24]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d1e6      	bne.n	800a6bc <UART_Start_Receive_IT+0x144>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800a6ee:	2300      	movs	r3, #0
}
 800a6f0:	4618      	mov	r0, r3
 800a6f2:	375c      	adds	r7, #92	; 0x5c
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fa:	4770      	bx	lr
 800a6fc:	0800aa09 	.word	0x0800aa09
 800a700:	0800a84d 	.word	0x0800a84d

0800a704 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a704:	b480      	push	{r7}
 800a706:	b095      	sub	sp, #84	; 0x54
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a714:	e853 3f00 	ldrex	r3, [r3]
 800a718:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a71a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a71c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a720:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	461a      	mov	r2, r3
 800a728:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a72a:	643b      	str	r3, [r7, #64]	; 0x40
 800a72c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a72e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a730:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a732:	e841 2300 	strex	r3, r2, [r1]
 800a736:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	d1e6      	bne.n	800a70c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	3308      	adds	r3, #8
 800a744:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a746:	6a3b      	ldr	r3, [r7, #32]
 800a748:	e853 3f00 	ldrex	r3, [r3]
 800a74c:	61fb      	str	r3, [r7, #28]
   return(result);
 800a74e:	69fb      	ldr	r3, [r7, #28]
 800a750:	f023 0301 	bic.w	r3, r3, #1
 800a754:	64bb      	str	r3, [r7, #72]	; 0x48
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	3308      	adds	r3, #8
 800a75c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a75e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a760:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a762:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a764:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a766:	e841 2300 	strex	r3, r2, [r1]
 800a76a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a76c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a76e:	2b00      	cmp	r3, #0
 800a770:	d1e5      	bne.n	800a73e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a776:	2b01      	cmp	r3, #1
 800a778:	d118      	bne.n	800a7ac <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	e853 3f00 	ldrex	r3, [r3]
 800a786:	60bb      	str	r3, [r7, #8]
   return(result);
 800a788:	68bb      	ldr	r3, [r7, #8]
 800a78a:	f023 0310 	bic.w	r3, r3, #16
 800a78e:	647b      	str	r3, [r7, #68]	; 0x44
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	461a      	mov	r2, r3
 800a796:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a798:	61bb      	str	r3, [r7, #24]
 800a79a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a79c:	6979      	ldr	r1, [r7, #20]
 800a79e:	69ba      	ldr	r2, [r7, #24]
 800a7a0:	e841 2300 	strex	r3, r2, [r1]
 800a7a4:	613b      	str	r3, [r7, #16]
   return(result);
 800a7a6:	693b      	ldr	r3, [r7, #16]
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d1e6      	bne.n	800a77a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	2220      	movs	r2, #32
 800a7b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	2200      	movs	r2, #0
 800a7be:	669a      	str	r2, [r3, #104]	; 0x68
}
 800a7c0:	bf00      	nop
 800a7c2:	3754      	adds	r7, #84	; 0x54
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ca:	4770      	bx	lr

0800a7cc <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a7d8:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	2200      	movs	r2, #0
 800a7de:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a7e2:	68fb      	ldr	r3, [r7, #12]
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a7ea:	68f8      	ldr	r0, [r7, #12]
 800a7ec:	f7ff fa44 	bl	8009c78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a7f0:	bf00      	nop
 800a7f2:	3710      	adds	r7, #16
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b088      	sub	sp, #32
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	681b      	ldr	r3, [r3, #0]
 800a804:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	e853 3f00 	ldrex	r3, [r3]
 800a80c:	60bb      	str	r3, [r7, #8]
   return(result);
 800a80e:	68bb      	ldr	r3, [r7, #8]
 800a810:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a814:	61fb      	str	r3, [r7, #28]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	461a      	mov	r2, r3
 800a81c:	69fb      	ldr	r3, [r7, #28]
 800a81e:	61bb      	str	r3, [r7, #24]
 800a820:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a822:	6979      	ldr	r1, [r7, #20]
 800a824:	69ba      	ldr	r2, [r7, #24]
 800a826:	e841 2300 	strex	r3, r2, [r1]
 800a82a:	613b      	str	r3, [r7, #16]
   return(result);
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d1e6      	bne.n	800a800 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2220      	movs	r2, #32
 800a836:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2200      	movs	r2, #0
 800a83c:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f7f6 fd0a 	bl	8001258 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a844:	bf00      	nop
 800a846:	3720      	adds	r7, #32
 800a848:	46bd      	mov	sp, r7
 800a84a:	bd80      	pop	{r7, pc}

0800a84c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b09c      	sub	sp, #112	; 0x70
 800a850:	af00      	add	r7, sp, #0
 800a852:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800a85a:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a864:	2b22      	cmp	r3, #34	; 0x22
 800a866:	f040 80be 	bne.w	800a9e6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	681b      	ldr	r3, [r3, #0]
 800a86e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a870:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800a874:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800a878:	b2d9      	uxtb	r1, r3
 800a87a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800a87e:	b2da      	uxtb	r2, r3
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a884:	400a      	ands	r2, r1
 800a886:	b2d2      	uxtb	r2, r2
 800a888:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a88e:	1c5a      	adds	r2, r3, #1
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a89a:	b29b      	uxth	r3, r3
 800a89c:	3b01      	subs	r3, #1
 800a89e:	b29a      	uxth	r2, r3
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800a8ac:	b29b      	uxth	r3, r3
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	f040 80a3 	bne.w	800a9fa <UART_RxISR_8BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ba:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a8bc:	e853 3f00 	ldrex	r3, [r3]
 800a8c0:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a8c2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a8c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a8c8:	66bb      	str	r3, [r7, #104]	; 0x68
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a8d2:	65bb      	str	r3, [r7, #88]	; 0x58
 800a8d4:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8d6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a8d8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a8da:	e841 2300 	strex	r3, r2, [r1]
 800a8de:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a8e0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d1e6      	bne.n	800a8b4 <UART_RxISR_8BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	3308      	adds	r3, #8
 800a8ec:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a8f0:	e853 3f00 	ldrex	r3, [r3]
 800a8f4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a8f6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a8f8:	f023 0301 	bic.w	r3, r3, #1
 800a8fc:	667b      	str	r3, [r7, #100]	; 0x64
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	681b      	ldr	r3, [r3, #0]
 800a902:	3308      	adds	r3, #8
 800a904:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a906:	647a      	str	r2, [r7, #68]	; 0x44
 800a908:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a90a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a90c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a90e:	e841 2300 	strex	r3, r2, [r1]
 800a912:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a914:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a916:	2b00      	cmp	r3, #0
 800a918:	d1e5      	bne.n	800a8e6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2220      	movs	r2, #32
 800a91e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	2200      	movs	r2, #0
 800a926:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	2200      	movs	r2, #0
 800a92c:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	4a34      	ldr	r2, [pc, #208]	; (800aa04 <UART_RxISR_8BIT+0x1b8>)
 800a934:	4293      	cmp	r3, r2
 800a936:	d01f      	beq.n	800a978 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	685b      	ldr	r3, [r3, #4]
 800a93e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a942:	2b00      	cmp	r3, #0
 800a944:	d018      	beq.n	800a978 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a94c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a94e:	e853 3f00 	ldrex	r3, [r3]
 800a952:	623b      	str	r3, [r7, #32]
   return(result);
 800a954:	6a3b      	ldr	r3, [r7, #32]
 800a956:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800a95a:	663b      	str	r3, [r7, #96]	; 0x60
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	461a      	mov	r2, r3
 800a962:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a964:	633b      	str	r3, [r7, #48]	; 0x30
 800a966:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a968:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a96a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a96c:	e841 2300 	strex	r3, r2, [r1]
 800a970:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a974:	2b00      	cmp	r3, #0
 800a976:	d1e6      	bne.n	800a946 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	d12e      	bne.n	800a9de <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2200      	movs	r2, #0
 800a984:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	e853 3f00 	ldrex	r3, [r3]
 800a992:	60fb      	str	r3, [r7, #12]
   return(result);
 800a994:	68fb      	ldr	r3, [r7, #12]
 800a996:	f023 0310 	bic.w	r3, r3, #16
 800a99a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	461a      	mov	r2, r3
 800a9a2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a9a4:	61fb      	str	r3, [r7, #28]
 800a9a6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a9a8:	69b9      	ldr	r1, [r7, #24]
 800a9aa:	69fa      	ldr	r2, [r7, #28]
 800a9ac:	e841 2300 	strex	r3, r2, [r1]
 800a9b0:	617b      	str	r3, [r7, #20]
   return(result);
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d1e6      	bne.n	800a986 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	69db      	ldr	r3, [r3, #28]
 800a9be:	f003 0310 	and.w	r3, r3, #16
 800a9c2:	2b10      	cmp	r3, #16
 800a9c4:	d103      	bne.n	800a9ce <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800a9c6:	687b      	ldr	r3, [r7, #4]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	2210      	movs	r2, #16
 800a9cc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f7ff f958 	bl	8009c8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800a9dc:	e00d      	b.n	800a9fa <UART_RxISR_8BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f7f6 fbee 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 800a9e4:	e009      	b.n	800a9fa <UART_RxISR_8BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	8b1b      	ldrh	r3, [r3, #24]
 800a9ec:	b29a      	uxth	r2, r3
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	f042 0208 	orr.w	r2, r2, #8
 800a9f6:	b292      	uxth	r2, r2
 800a9f8:	831a      	strh	r2, [r3, #24]
}
 800a9fa:	bf00      	nop
 800a9fc:	3770      	adds	r7, #112	; 0x70
 800a9fe:	46bd      	mov	sp, r7
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	40008000 	.word	0x40008000

0800aa08 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	b09c      	sub	sp, #112	; 0x70
 800aa0c:	af00      	add	r7, sp, #0
 800aa0e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800aa16:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aa20:	2b22      	cmp	r3, #34	; 0x22
 800aa22:	f040 80be 	bne.w	800aba2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800aa26:	687b      	ldr	r3, [r7, #4]
 800aa28:	681b      	ldr	r3, [r3, #0]
 800aa2a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800aa2c:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa34:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800aa36:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800aa3a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800aa3e:	4013      	ands	r3, r2
 800aa40:	b29a      	uxth	r2, r3
 800aa42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800aa44:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa4a:	1c9a      	adds	r2, r3, #2
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	b29a      	uxth	r2, r3
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800aa62:	687b      	ldr	r3, [r7, #4]
 800aa64:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800aa68:	b29b      	uxth	r3, r3
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	f040 80a3 	bne.w	800abb6 <UART_RxISR_16BIT+0x1ae>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa76:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800aa78:	e853 3f00 	ldrex	r3, [r3]
 800aa7c:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800aa7e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800aa80:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800aa84:	667b      	str	r3, [r7, #100]	; 0x64
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	461a      	mov	r2, r3
 800aa8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aa8e:	657b      	str	r3, [r7, #84]	; 0x54
 800aa90:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aa92:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800aa94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800aa96:	e841 2300 	strex	r3, r2, [r1]
 800aa9a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800aa9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d1e6      	bne.n	800aa70 <UART_RxISR_16BIT+0x68>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	3308      	adds	r3, #8
 800aaa8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aaaa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800aaac:	e853 3f00 	ldrex	r3, [r3]
 800aab0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800aab2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800aab4:	f023 0301 	bic.w	r3, r3, #1
 800aab8:	663b      	str	r3, [r7, #96]	; 0x60
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	3308      	adds	r3, #8
 800aac0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aac2:	643a      	str	r2, [r7, #64]	; 0x40
 800aac4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aac6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800aac8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800aaca:	e841 2300 	strex	r3, r2, [r1]
 800aace:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800aad0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d1e5      	bne.n	800aaa2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	2220      	movs	r2, #32
 800aada:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	2200      	movs	r2, #0
 800aae2:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	665a      	str	r2, [r3, #100]	; 0x64

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	4a34      	ldr	r2, [pc, #208]	; (800abc0 <UART_RxISR_16BIT+0x1b8>)
 800aaf0:	4293      	cmp	r3, r2
 800aaf2:	d01f      	beq.n	800ab34 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	681b      	ldr	r3, [r3, #0]
 800aaf8:	685b      	ldr	r3, [r3, #4]
 800aafa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d018      	beq.n	800ab34 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab08:	6a3b      	ldr	r3, [r7, #32]
 800ab0a:	e853 3f00 	ldrex	r3, [r3]
 800ab0e:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab10:	69fb      	ldr	r3, [r7, #28]
 800ab12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ab16:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	681b      	ldr	r3, [r3, #0]
 800ab1c:	461a      	mov	r2, r3
 800ab1e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ab20:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ab22:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab24:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ab26:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800ab28:	e841 2300 	strex	r3, r2, [r1]
 800ab2c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800ab2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ab30:	2b00      	cmp	r3, #0
 800ab32:	d1e6      	bne.n	800ab02 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab38:	2b01      	cmp	r3, #1
 800ab3a:	d12e      	bne.n	800ab9a <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	e853 3f00 	ldrex	r3, [r3]
 800ab4e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	f023 0310 	bic.w	r3, r3, #16
 800ab56:	65bb      	str	r3, [r7, #88]	; 0x58
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	461a      	mov	r2, r3
 800ab5e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ab60:	61bb      	str	r3, [r7, #24]
 800ab62:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab64:	6979      	ldr	r1, [r7, #20]
 800ab66:	69ba      	ldr	r2, [r7, #24]
 800ab68:	e841 2300 	strex	r3, r2, [r1]
 800ab6c:	613b      	str	r3, [r7, #16]
   return(result);
 800ab6e:	693b      	ldr	r3, [r7, #16]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d1e6      	bne.n	800ab42 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	69db      	ldr	r3, [r3, #28]
 800ab7a:	f003 0310 	and.w	r3, r3, #16
 800ab7e:	2b10      	cmp	r3, #16
 800ab80:	d103      	bne.n	800ab8a <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	2210      	movs	r2, #16
 800ab88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800ab90:	4619      	mov	r1, r3
 800ab92:	6878      	ldr	r0, [r7, #4]
 800ab94:	f7ff f87a 	bl	8009c8c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ab98:	e00d      	b.n	800abb6 <UART_RxISR_16BIT+0x1ae>
        HAL_UART_RxCpltCallback(huart);
 800ab9a:	6878      	ldr	r0, [r7, #4]
 800ab9c:	f7f6 fb10 	bl	80011c0 <HAL_UART_RxCpltCallback>
}
 800aba0:	e009      	b.n	800abb6 <UART_RxISR_16BIT+0x1ae>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	8b1b      	ldrh	r3, [r3, #24]
 800aba8:	b29a      	uxth	r2, r3
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f042 0208 	orr.w	r2, r2, #8
 800abb2:	b292      	uxth	r2, r2
 800abb4:	831a      	strh	r2, [r3, #24]
}
 800abb6:	bf00      	nop
 800abb8:	3770      	adds	r7, #112	; 0x70
 800abba:	46bd      	mov	sp, r7
 800abbc:	bd80      	pop	{r7, pc}
 800abbe:	bf00      	nop
 800abc0:	40008000 	.word	0x40008000

0800abc4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800abcc:	bf00      	nop
 800abce:	370c      	adds	r7, #12
 800abd0:	46bd      	mov	sp, r7
 800abd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd6:	4770      	bx	lr

0800abd8 <atof>:
 800abd8:	2100      	movs	r1, #0
 800abda:	f000 be0d 	b.w	800b7f8 <strtod>

0800abde <sulp>:
 800abde:	b570      	push	{r4, r5, r6, lr}
 800abe0:	4604      	mov	r4, r0
 800abe2:	460d      	mov	r5, r1
 800abe4:	ec45 4b10 	vmov	d0, r4, r5
 800abe8:	4616      	mov	r6, r2
 800abea:	f003 fa99 	bl	800e120 <__ulp>
 800abee:	ec51 0b10 	vmov	r0, r1, d0
 800abf2:	b17e      	cbz	r6, 800ac14 <sulp+0x36>
 800abf4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800abf8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800abfc:	2b00      	cmp	r3, #0
 800abfe:	dd09      	ble.n	800ac14 <sulp+0x36>
 800ac00:	051b      	lsls	r3, r3, #20
 800ac02:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ac06:	2400      	movs	r4, #0
 800ac08:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ac0c:	4622      	mov	r2, r4
 800ac0e:	462b      	mov	r3, r5
 800ac10:	f7f5 fcf2 	bl	80005f8 <__aeabi_dmul>
 800ac14:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ac18 <_strtod_l>:
 800ac18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac1c:	ed2d 8b02 	vpush	{d8}
 800ac20:	b09b      	sub	sp, #108	; 0x6c
 800ac22:	4604      	mov	r4, r0
 800ac24:	9213      	str	r2, [sp, #76]	; 0x4c
 800ac26:	2200      	movs	r2, #0
 800ac28:	9216      	str	r2, [sp, #88]	; 0x58
 800ac2a:	460d      	mov	r5, r1
 800ac2c:	f04f 0800 	mov.w	r8, #0
 800ac30:	f04f 0900 	mov.w	r9, #0
 800ac34:	460a      	mov	r2, r1
 800ac36:	9215      	str	r2, [sp, #84]	; 0x54
 800ac38:	7811      	ldrb	r1, [r2, #0]
 800ac3a:	292b      	cmp	r1, #43	; 0x2b
 800ac3c:	d04c      	beq.n	800acd8 <_strtod_l+0xc0>
 800ac3e:	d83a      	bhi.n	800acb6 <_strtod_l+0x9e>
 800ac40:	290d      	cmp	r1, #13
 800ac42:	d834      	bhi.n	800acae <_strtod_l+0x96>
 800ac44:	2908      	cmp	r1, #8
 800ac46:	d834      	bhi.n	800acb2 <_strtod_l+0x9a>
 800ac48:	2900      	cmp	r1, #0
 800ac4a:	d03d      	beq.n	800acc8 <_strtod_l+0xb0>
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	920a      	str	r2, [sp, #40]	; 0x28
 800ac50:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800ac52:	7832      	ldrb	r2, [r6, #0]
 800ac54:	2a30      	cmp	r2, #48	; 0x30
 800ac56:	f040 80b4 	bne.w	800adc2 <_strtod_l+0x1aa>
 800ac5a:	7872      	ldrb	r2, [r6, #1]
 800ac5c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800ac60:	2a58      	cmp	r2, #88	; 0x58
 800ac62:	d170      	bne.n	800ad46 <_strtod_l+0x12e>
 800ac64:	9302      	str	r3, [sp, #8]
 800ac66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac68:	9301      	str	r3, [sp, #4]
 800ac6a:	ab16      	add	r3, sp, #88	; 0x58
 800ac6c:	9300      	str	r3, [sp, #0]
 800ac6e:	4a8e      	ldr	r2, [pc, #568]	; (800aea8 <_strtod_l+0x290>)
 800ac70:	ab17      	add	r3, sp, #92	; 0x5c
 800ac72:	a915      	add	r1, sp, #84	; 0x54
 800ac74:	4620      	mov	r0, r4
 800ac76:	f002 fb31 	bl	800d2dc <__gethex>
 800ac7a:	f010 070f 	ands.w	r7, r0, #15
 800ac7e:	4605      	mov	r5, r0
 800ac80:	d005      	beq.n	800ac8e <_strtod_l+0x76>
 800ac82:	2f06      	cmp	r7, #6
 800ac84:	d12a      	bne.n	800acdc <_strtod_l+0xc4>
 800ac86:	3601      	adds	r6, #1
 800ac88:	2300      	movs	r3, #0
 800ac8a:	9615      	str	r6, [sp, #84]	; 0x54
 800ac8c:	930a      	str	r3, [sp, #40]	; 0x28
 800ac8e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	f040 857f 	bne.w	800b794 <_strtod_l+0xb7c>
 800ac96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac98:	b1db      	cbz	r3, 800acd2 <_strtod_l+0xba>
 800ac9a:	4642      	mov	r2, r8
 800ac9c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800aca0:	ec43 2b10 	vmov	d0, r2, r3
 800aca4:	b01b      	add	sp, #108	; 0x6c
 800aca6:	ecbd 8b02 	vpop	{d8}
 800acaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acae:	2920      	cmp	r1, #32
 800acb0:	d1cc      	bne.n	800ac4c <_strtod_l+0x34>
 800acb2:	3201      	adds	r2, #1
 800acb4:	e7bf      	b.n	800ac36 <_strtod_l+0x1e>
 800acb6:	292d      	cmp	r1, #45	; 0x2d
 800acb8:	d1c8      	bne.n	800ac4c <_strtod_l+0x34>
 800acba:	2101      	movs	r1, #1
 800acbc:	910a      	str	r1, [sp, #40]	; 0x28
 800acbe:	1c51      	adds	r1, r2, #1
 800acc0:	9115      	str	r1, [sp, #84]	; 0x54
 800acc2:	7852      	ldrb	r2, [r2, #1]
 800acc4:	2a00      	cmp	r2, #0
 800acc6:	d1c3      	bne.n	800ac50 <_strtod_l+0x38>
 800acc8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800acca:	9515      	str	r5, [sp, #84]	; 0x54
 800accc:	2b00      	cmp	r3, #0
 800acce:	f040 855f 	bne.w	800b790 <_strtod_l+0xb78>
 800acd2:	4642      	mov	r2, r8
 800acd4:	464b      	mov	r3, r9
 800acd6:	e7e3      	b.n	800aca0 <_strtod_l+0x88>
 800acd8:	2100      	movs	r1, #0
 800acda:	e7ef      	b.n	800acbc <_strtod_l+0xa4>
 800acdc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800acde:	b13a      	cbz	r2, 800acf0 <_strtod_l+0xd8>
 800ace0:	2135      	movs	r1, #53	; 0x35
 800ace2:	a818      	add	r0, sp, #96	; 0x60
 800ace4:	f003 fb19 	bl	800e31a <__copybits>
 800ace8:	9916      	ldr	r1, [sp, #88]	; 0x58
 800acea:	4620      	mov	r0, r4
 800acec:	f002 feec 	bl	800dac8 <_Bfree>
 800acf0:	3f01      	subs	r7, #1
 800acf2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800acf4:	2f04      	cmp	r7, #4
 800acf6:	d806      	bhi.n	800ad06 <_strtod_l+0xee>
 800acf8:	e8df f007 	tbb	[pc, r7]
 800acfc:	201d0314 	.word	0x201d0314
 800ad00:	14          	.byte	0x14
 800ad01:	00          	.byte	0x00
 800ad02:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800ad06:	05e9      	lsls	r1, r5, #23
 800ad08:	bf48      	it	mi
 800ad0a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800ad0e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800ad12:	0d1b      	lsrs	r3, r3, #20
 800ad14:	051b      	lsls	r3, r3, #20
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d1b9      	bne.n	800ac8e <_strtod_l+0x76>
 800ad1a:	f001 fb6d 	bl	800c3f8 <__errno>
 800ad1e:	2322      	movs	r3, #34	; 0x22
 800ad20:	6003      	str	r3, [r0, #0]
 800ad22:	e7b4      	b.n	800ac8e <_strtod_l+0x76>
 800ad24:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800ad28:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ad2c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ad30:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800ad34:	e7e7      	b.n	800ad06 <_strtod_l+0xee>
 800ad36:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800aeb0 <_strtod_l+0x298>
 800ad3a:	e7e4      	b.n	800ad06 <_strtod_l+0xee>
 800ad3c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800ad40:	f04f 38ff 	mov.w	r8, #4294967295
 800ad44:	e7df      	b.n	800ad06 <_strtod_l+0xee>
 800ad46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad48:	1c5a      	adds	r2, r3, #1
 800ad4a:	9215      	str	r2, [sp, #84]	; 0x54
 800ad4c:	785b      	ldrb	r3, [r3, #1]
 800ad4e:	2b30      	cmp	r3, #48	; 0x30
 800ad50:	d0f9      	beq.n	800ad46 <_strtod_l+0x12e>
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	d09b      	beq.n	800ac8e <_strtod_l+0x76>
 800ad56:	2301      	movs	r3, #1
 800ad58:	f04f 0a00 	mov.w	sl, #0
 800ad5c:	9304      	str	r3, [sp, #16]
 800ad5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad60:	930b      	str	r3, [sp, #44]	; 0x2c
 800ad62:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800ad66:	46d3      	mov	fp, sl
 800ad68:	220a      	movs	r2, #10
 800ad6a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800ad6c:	7806      	ldrb	r6, [r0, #0]
 800ad6e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800ad72:	b2d9      	uxtb	r1, r3
 800ad74:	2909      	cmp	r1, #9
 800ad76:	d926      	bls.n	800adc6 <_strtod_l+0x1ae>
 800ad78:	494c      	ldr	r1, [pc, #304]	; (800aeac <_strtod_l+0x294>)
 800ad7a:	2201      	movs	r2, #1
 800ad7c:	f001 fac9 	bl	800c312 <strncmp>
 800ad80:	2800      	cmp	r0, #0
 800ad82:	d030      	beq.n	800ade6 <_strtod_l+0x1ce>
 800ad84:	2000      	movs	r0, #0
 800ad86:	4632      	mov	r2, r6
 800ad88:	9005      	str	r0, [sp, #20]
 800ad8a:	465e      	mov	r6, fp
 800ad8c:	4603      	mov	r3, r0
 800ad8e:	2a65      	cmp	r2, #101	; 0x65
 800ad90:	d001      	beq.n	800ad96 <_strtod_l+0x17e>
 800ad92:	2a45      	cmp	r2, #69	; 0x45
 800ad94:	d113      	bne.n	800adbe <_strtod_l+0x1a6>
 800ad96:	b91e      	cbnz	r6, 800ada0 <_strtod_l+0x188>
 800ad98:	9a04      	ldr	r2, [sp, #16]
 800ad9a:	4302      	orrs	r2, r0
 800ad9c:	d094      	beq.n	800acc8 <_strtod_l+0xb0>
 800ad9e:	2600      	movs	r6, #0
 800ada0:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800ada2:	1c6a      	adds	r2, r5, #1
 800ada4:	9215      	str	r2, [sp, #84]	; 0x54
 800ada6:	786a      	ldrb	r2, [r5, #1]
 800ada8:	2a2b      	cmp	r2, #43	; 0x2b
 800adaa:	d074      	beq.n	800ae96 <_strtod_l+0x27e>
 800adac:	2a2d      	cmp	r2, #45	; 0x2d
 800adae:	d078      	beq.n	800aea2 <_strtod_l+0x28a>
 800adb0:	f04f 0c00 	mov.w	ip, #0
 800adb4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800adb8:	2909      	cmp	r1, #9
 800adba:	d97f      	bls.n	800aebc <_strtod_l+0x2a4>
 800adbc:	9515      	str	r5, [sp, #84]	; 0x54
 800adbe:	2700      	movs	r7, #0
 800adc0:	e09e      	b.n	800af00 <_strtod_l+0x2e8>
 800adc2:	2300      	movs	r3, #0
 800adc4:	e7c8      	b.n	800ad58 <_strtod_l+0x140>
 800adc6:	f1bb 0f08 	cmp.w	fp, #8
 800adca:	bfd8      	it	le
 800adcc:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800adce:	f100 0001 	add.w	r0, r0, #1
 800add2:	bfda      	itte	le
 800add4:	fb02 3301 	mlale	r3, r2, r1, r3
 800add8:	9309      	strle	r3, [sp, #36]	; 0x24
 800adda:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800adde:	f10b 0b01 	add.w	fp, fp, #1
 800ade2:	9015      	str	r0, [sp, #84]	; 0x54
 800ade4:	e7c1      	b.n	800ad6a <_strtod_l+0x152>
 800ade6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ade8:	1c5a      	adds	r2, r3, #1
 800adea:	9215      	str	r2, [sp, #84]	; 0x54
 800adec:	785a      	ldrb	r2, [r3, #1]
 800adee:	f1bb 0f00 	cmp.w	fp, #0
 800adf2:	d037      	beq.n	800ae64 <_strtod_l+0x24c>
 800adf4:	9005      	str	r0, [sp, #20]
 800adf6:	465e      	mov	r6, fp
 800adf8:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800adfc:	2b09      	cmp	r3, #9
 800adfe:	d912      	bls.n	800ae26 <_strtod_l+0x20e>
 800ae00:	2301      	movs	r3, #1
 800ae02:	e7c4      	b.n	800ad8e <_strtod_l+0x176>
 800ae04:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae06:	1c5a      	adds	r2, r3, #1
 800ae08:	9215      	str	r2, [sp, #84]	; 0x54
 800ae0a:	785a      	ldrb	r2, [r3, #1]
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	2a30      	cmp	r2, #48	; 0x30
 800ae10:	d0f8      	beq.n	800ae04 <_strtod_l+0x1ec>
 800ae12:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800ae16:	2b08      	cmp	r3, #8
 800ae18:	f200 84c1 	bhi.w	800b79e <_strtod_l+0xb86>
 800ae1c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae1e:	9005      	str	r0, [sp, #20]
 800ae20:	2000      	movs	r0, #0
 800ae22:	930b      	str	r3, [sp, #44]	; 0x2c
 800ae24:	4606      	mov	r6, r0
 800ae26:	3a30      	subs	r2, #48	; 0x30
 800ae28:	f100 0301 	add.w	r3, r0, #1
 800ae2c:	d014      	beq.n	800ae58 <_strtod_l+0x240>
 800ae2e:	9905      	ldr	r1, [sp, #20]
 800ae30:	4419      	add	r1, r3
 800ae32:	9105      	str	r1, [sp, #20]
 800ae34:	4633      	mov	r3, r6
 800ae36:	eb00 0c06 	add.w	ip, r0, r6
 800ae3a:	210a      	movs	r1, #10
 800ae3c:	4563      	cmp	r3, ip
 800ae3e:	d113      	bne.n	800ae68 <_strtod_l+0x250>
 800ae40:	1833      	adds	r3, r6, r0
 800ae42:	2b08      	cmp	r3, #8
 800ae44:	f106 0601 	add.w	r6, r6, #1
 800ae48:	4406      	add	r6, r0
 800ae4a:	dc1a      	bgt.n	800ae82 <_strtod_l+0x26a>
 800ae4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae4e:	230a      	movs	r3, #10
 800ae50:	fb03 2301 	mla	r3, r3, r1, r2
 800ae54:	9309      	str	r3, [sp, #36]	; 0x24
 800ae56:	2300      	movs	r3, #0
 800ae58:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800ae5a:	1c51      	adds	r1, r2, #1
 800ae5c:	9115      	str	r1, [sp, #84]	; 0x54
 800ae5e:	7852      	ldrb	r2, [r2, #1]
 800ae60:	4618      	mov	r0, r3
 800ae62:	e7c9      	b.n	800adf8 <_strtod_l+0x1e0>
 800ae64:	4658      	mov	r0, fp
 800ae66:	e7d2      	b.n	800ae0e <_strtod_l+0x1f6>
 800ae68:	2b08      	cmp	r3, #8
 800ae6a:	f103 0301 	add.w	r3, r3, #1
 800ae6e:	dc03      	bgt.n	800ae78 <_strtod_l+0x260>
 800ae70:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ae72:	434f      	muls	r7, r1
 800ae74:	9709      	str	r7, [sp, #36]	; 0x24
 800ae76:	e7e1      	b.n	800ae3c <_strtod_l+0x224>
 800ae78:	2b10      	cmp	r3, #16
 800ae7a:	bfd8      	it	le
 800ae7c:	fb01 fa0a 	mulle.w	sl, r1, sl
 800ae80:	e7dc      	b.n	800ae3c <_strtod_l+0x224>
 800ae82:	2e10      	cmp	r6, #16
 800ae84:	bfdc      	itt	le
 800ae86:	230a      	movle	r3, #10
 800ae88:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800ae8c:	e7e3      	b.n	800ae56 <_strtod_l+0x23e>
 800ae8e:	2300      	movs	r3, #0
 800ae90:	9305      	str	r3, [sp, #20]
 800ae92:	2301      	movs	r3, #1
 800ae94:	e780      	b.n	800ad98 <_strtod_l+0x180>
 800ae96:	f04f 0c00 	mov.w	ip, #0
 800ae9a:	1caa      	adds	r2, r5, #2
 800ae9c:	9215      	str	r2, [sp, #84]	; 0x54
 800ae9e:	78aa      	ldrb	r2, [r5, #2]
 800aea0:	e788      	b.n	800adb4 <_strtod_l+0x19c>
 800aea2:	f04f 0c01 	mov.w	ip, #1
 800aea6:	e7f8      	b.n	800ae9a <_strtod_l+0x282>
 800aea8:	0800ef1c 	.word	0x0800ef1c
 800aeac:	0800ef18 	.word	0x0800ef18
 800aeb0:	7ff00000 	.word	0x7ff00000
 800aeb4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aeb6:	1c51      	adds	r1, r2, #1
 800aeb8:	9115      	str	r1, [sp, #84]	; 0x54
 800aeba:	7852      	ldrb	r2, [r2, #1]
 800aebc:	2a30      	cmp	r2, #48	; 0x30
 800aebe:	d0f9      	beq.n	800aeb4 <_strtod_l+0x29c>
 800aec0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800aec4:	2908      	cmp	r1, #8
 800aec6:	f63f af7a 	bhi.w	800adbe <_strtod_l+0x1a6>
 800aeca:	3a30      	subs	r2, #48	; 0x30
 800aecc:	9208      	str	r2, [sp, #32]
 800aece:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aed0:	920c      	str	r2, [sp, #48]	; 0x30
 800aed2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800aed4:	1c57      	adds	r7, r2, #1
 800aed6:	9715      	str	r7, [sp, #84]	; 0x54
 800aed8:	7852      	ldrb	r2, [r2, #1]
 800aeda:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800aede:	f1be 0f09 	cmp.w	lr, #9
 800aee2:	d938      	bls.n	800af56 <_strtod_l+0x33e>
 800aee4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aee6:	1a7f      	subs	r7, r7, r1
 800aee8:	2f08      	cmp	r7, #8
 800aeea:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800aeee:	dc03      	bgt.n	800aef8 <_strtod_l+0x2e0>
 800aef0:	9908      	ldr	r1, [sp, #32]
 800aef2:	428f      	cmp	r7, r1
 800aef4:	bfa8      	it	ge
 800aef6:	460f      	movge	r7, r1
 800aef8:	f1bc 0f00 	cmp.w	ip, #0
 800aefc:	d000      	beq.n	800af00 <_strtod_l+0x2e8>
 800aefe:	427f      	negs	r7, r7
 800af00:	2e00      	cmp	r6, #0
 800af02:	d14f      	bne.n	800afa4 <_strtod_l+0x38c>
 800af04:	9904      	ldr	r1, [sp, #16]
 800af06:	4301      	orrs	r1, r0
 800af08:	f47f aec1 	bne.w	800ac8e <_strtod_l+0x76>
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	f47f aedb 	bne.w	800acc8 <_strtod_l+0xb0>
 800af12:	2a69      	cmp	r2, #105	; 0x69
 800af14:	d029      	beq.n	800af6a <_strtod_l+0x352>
 800af16:	dc26      	bgt.n	800af66 <_strtod_l+0x34e>
 800af18:	2a49      	cmp	r2, #73	; 0x49
 800af1a:	d026      	beq.n	800af6a <_strtod_l+0x352>
 800af1c:	2a4e      	cmp	r2, #78	; 0x4e
 800af1e:	f47f aed3 	bne.w	800acc8 <_strtod_l+0xb0>
 800af22:	499b      	ldr	r1, [pc, #620]	; (800b190 <_strtod_l+0x578>)
 800af24:	a815      	add	r0, sp, #84	; 0x54
 800af26:	f002 fc19 	bl	800d75c <__match>
 800af2a:	2800      	cmp	r0, #0
 800af2c:	f43f aecc 	beq.w	800acc8 <_strtod_l+0xb0>
 800af30:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	2b28      	cmp	r3, #40	; 0x28
 800af36:	d12f      	bne.n	800af98 <_strtod_l+0x380>
 800af38:	4996      	ldr	r1, [pc, #600]	; (800b194 <_strtod_l+0x57c>)
 800af3a:	aa18      	add	r2, sp, #96	; 0x60
 800af3c:	a815      	add	r0, sp, #84	; 0x54
 800af3e:	f002 fc21 	bl	800d784 <__hexnan>
 800af42:	2805      	cmp	r0, #5
 800af44:	d128      	bne.n	800af98 <_strtod_l+0x380>
 800af46:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800af48:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800af4c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800af50:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800af54:	e69b      	b.n	800ac8e <_strtod_l+0x76>
 800af56:	9f08      	ldr	r7, [sp, #32]
 800af58:	210a      	movs	r1, #10
 800af5a:	fb01 2107 	mla	r1, r1, r7, r2
 800af5e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800af62:	9208      	str	r2, [sp, #32]
 800af64:	e7b5      	b.n	800aed2 <_strtod_l+0x2ba>
 800af66:	2a6e      	cmp	r2, #110	; 0x6e
 800af68:	e7d9      	b.n	800af1e <_strtod_l+0x306>
 800af6a:	498b      	ldr	r1, [pc, #556]	; (800b198 <_strtod_l+0x580>)
 800af6c:	a815      	add	r0, sp, #84	; 0x54
 800af6e:	f002 fbf5 	bl	800d75c <__match>
 800af72:	2800      	cmp	r0, #0
 800af74:	f43f aea8 	beq.w	800acc8 <_strtod_l+0xb0>
 800af78:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af7a:	4988      	ldr	r1, [pc, #544]	; (800b19c <_strtod_l+0x584>)
 800af7c:	3b01      	subs	r3, #1
 800af7e:	a815      	add	r0, sp, #84	; 0x54
 800af80:	9315      	str	r3, [sp, #84]	; 0x54
 800af82:	f002 fbeb 	bl	800d75c <__match>
 800af86:	b910      	cbnz	r0, 800af8e <_strtod_l+0x376>
 800af88:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800af8a:	3301      	adds	r3, #1
 800af8c:	9315      	str	r3, [sp, #84]	; 0x54
 800af8e:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800b1ac <_strtod_l+0x594>
 800af92:	f04f 0800 	mov.w	r8, #0
 800af96:	e67a      	b.n	800ac8e <_strtod_l+0x76>
 800af98:	4881      	ldr	r0, [pc, #516]	; (800b1a0 <_strtod_l+0x588>)
 800af9a:	f001 fa69 	bl	800c470 <nan>
 800af9e:	ec59 8b10 	vmov	r8, r9, d0
 800afa2:	e674      	b.n	800ac8e <_strtod_l+0x76>
 800afa4:	9b05      	ldr	r3, [sp, #20]
 800afa6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800afa8:	1afb      	subs	r3, r7, r3
 800afaa:	f1bb 0f00 	cmp.w	fp, #0
 800afae:	bf08      	it	eq
 800afb0:	46b3      	moveq	fp, r6
 800afb2:	2e10      	cmp	r6, #16
 800afb4:	9308      	str	r3, [sp, #32]
 800afb6:	4635      	mov	r5, r6
 800afb8:	bfa8      	it	ge
 800afba:	2510      	movge	r5, #16
 800afbc:	f7f5 faa2 	bl	8000504 <__aeabi_ui2d>
 800afc0:	2e09      	cmp	r6, #9
 800afc2:	4680      	mov	r8, r0
 800afc4:	4689      	mov	r9, r1
 800afc6:	dd13      	ble.n	800aff0 <_strtod_l+0x3d8>
 800afc8:	4b76      	ldr	r3, [pc, #472]	; (800b1a4 <_strtod_l+0x58c>)
 800afca:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800afce:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800afd2:	f7f5 fb11 	bl	80005f8 <__aeabi_dmul>
 800afd6:	4680      	mov	r8, r0
 800afd8:	4650      	mov	r0, sl
 800afda:	4689      	mov	r9, r1
 800afdc:	f7f5 fa92 	bl	8000504 <__aeabi_ui2d>
 800afe0:	4602      	mov	r2, r0
 800afe2:	460b      	mov	r3, r1
 800afe4:	4640      	mov	r0, r8
 800afe6:	4649      	mov	r1, r9
 800afe8:	f7f5 f950 	bl	800028c <__adddf3>
 800afec:	4680      	mov	r8, r0
 800afee:	4689      	mov	r9, r1
 800aff0:	2e0f      	cmp	r6, #15
 800aff2:	dc38      	bgt.n	800b066 <_strtod_l+0x44e>
 800aff4:	9b08      	ldr	r3, [sp, #32]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	f43f ae49 	beq.w	800ac8e <_strtod_l+0x76>
 800affc:	dd24      	ble.n	800b048 <_strtod_l+0x430>
 800affe:	2b16      	cmp	r3, #22
 800b000:	dc0b      	bgt.n	800b01a <_strtod_l+0x402>
 800b002:	4968      	ldr	r1, [pc, #416]	; (800b1a4 <_strtod_l+0x58c>)
 800b004:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b008:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b00c:	4642      	mov	r2, r8
 800b00e:	464b      	mov	r3, r9
 800b010:	f7f5 faf2 	bl	80005f8 <__aeabi_dmul>
 800b014:	4680      	mov	r8, r0
 800b016:	4689      	mov	r9, r1
 800b018:	e639      	b.n	800ac8e <_strtod_l+0x76>
 800b01a:	9a08      	ldr	r2, [sp, #32]
 800b01c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800b020:	4293      	cmp	r3, r2
 800b022:	db20      	blt.n	800b066 <_strtod_l+0x44e>
 800b024:	4c5f      	ldr	r4, [pc, #380]	; (800b1a4 <_strtod_l+0x58c>)
 800b026:	f1c6 060f 	rsb	r6, r6, #15
 800b02a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800b02e:	4642      	mov	r2, r8
 800b030:	464b      	mov	r3, r9
 800b032:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b036:	f7f5 fadf 	bl	80005f8 <__aeabi_dmul>
 800b03a:	9b08      	ldr	r3, [sp, #32]
 800b03c:	1b9e      	subs	r6, r3, r6
 800b03e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800b042:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b046:	e7e3      	b.n	800b010 <_strtod_l+0x3f8>
 800b048:	9b08      	ldr	r3, [sp, #32]
 800b04a:	3316      	adds	r3, #22
 800b04c:	db0b      	blt.n	800b066 <_strtod_l+0x44e>
 800b04e:	9b05      	ldr	r3, [sp, #20]
 800b050:	1bdf      	subs	r7, r3, r7
 800b052:	4b54      	ldr	r3, [pc, #336]	; (800b1a4 <_strtod_l+0x58c>)
 800b054:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800b058:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b05c:	4640      	mov	r0, r8
 800b05e:	4649      	mov	r1, r9
 800b060:	f7f5 fbf4 	bl	800084c <__aeabi_ddiv>
 800b064:	e7d6      	b.n	800b014 <_strtod_l+0x3fc>
 800b066:	9b08      	ldr	r3, [sp, #32]
 800b068:	1b75      	subs	r5, r6, r5
 800b06a:	441d      	add	r5, r3
 800b06c:	2d00      	cmp	r5, #0
 800b06e:	dd70      	ble.n	800b152 <_strtod_l+0x53a>
 800b070:	f015 030f 	ands.w	r3, r5, #15
 800b074:	d00a      	beq.n	800b08c <_strtod_l+0x474>
 800b076:	494b      	ldr	r1, [pc, #300]	; (800b1a4 <_strtod_l+0x58c>)
 800b078:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b07c:	4642      	mov	r2, r8
 800b07e:	464b      	mov	r3, r9
 800b080:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b084:	f7f5 fab8 	bl	80005f8 <__aeabi_dmul>
 800b088:	4680      	mov	r8, r0
 800b08a:	4689      	mov	r9, r1
 800b08c:	f035 050f 	bics.w	r5, r5, #15
 800b090:	d04d      	beq.n	800b12e <_strtod_l+0x516>
 800b092:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800b096:	dd22      	ble.n	800b0de <_strtod_l+0x4c6>
 800b098:	2500      	movs	r5, #0
 800b09a:	46ab      	mov	fp, r5
 800b09c:	9509      	str	r5, [sp, #36]	; 0x24
 800b09e:	9505      	str	r5, [sp, #20]
 800b0a0:	2322      	movs	r3, #34	; 0x22
 800b0a2:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800b1ac <_strtod_l+0x594>
 800b0a6:	6023      	str	r3, [r4, #0]
 800b0a8:	f04f 0800 	mov.w	r8, #0
 800b0ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0ae:	2b00      	cmp	r3, #0
 800b0b0:	f43f aded 	beq.w	800ac8e <_strtod_l+0x76>
 800b0b4:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b0b6:	4620      	mov	r0, r4
 800b0b8:	f002 fd06 	bl	800dac8 <_Bfree>
 800b0bc:	9905      	ldr	r1, [sp, #20]
 800b0be:	4620      	mov	r0, r4
 800b0c0:	f002 fd02 	bl	800dac8 <_Bfree>
 800b0c4:	4659      	mov	r1, fp
 800b0c6:	4620      	mov	r0, r4
 800b0c8:	f002 fcfe 	bl	800dac8 <_Bfree>
 800b0cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b0ce:	4620      	mov	r0, r4
 800b0d0:	f002 fcfa 	bl	800dac8 <_Bfree>
 800b0d4:	4629      	mov	r1, r5
 800b0d6:	4620      	mov	r0, r4
 800b0d8:	f002 fcf6 	bl	800dac8 <_Bfree>
 800b0dc:	e5d7      	b.n	800ac8e <_strtod_l+0x76>
 800b0de:	4b32      	ldr	r3, [pc, #200]	; (800b1a8 <_strtod_l+0x590>)
 800b0e0:	9304      	str	r3, [sp, #16]
 800b0e2:	2300      	movs	r3, #0
 800b0e4:	112d      	asrs	r5, r5, #4
 800b0e6:	4640      	mov	r0, r8
 800b0e8:	4649      	mov	r1, r9
 800b0ea:	469a      	mov	sl, r3
 800b0ec:	2d01      	cmp	r5, #1
 800b0ee:	dc21      	bgt.n	800b134 <_strtod_l+0x51c>
 800b0f0:	b10b      	cbz	r3, 800b0f6 <_strtod_l+0x4de>
 800b0f2:	4680      	mov	r8, r0
 800b0f4:	4689      	mov	r9, r1
 800b0f6:	492c      	ldr	r1, [pc, #176]	; (800b1a8 <_strtod_l+0x590>)
 800b0f8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800b0fc:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800b100:	4642      	mov	r2, r8
 800b102:	464b      	mov	r3, r9
 800b104:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b108:	f7f5 fa76 	bl	80005f8 <__aeabi_dmul>
 800b10c:	4b27      	ldr	r3, [pc, #156]	; (800b1ac <_strtod_l+0x594>)
 800b10e:	460a      	mov	r2, r1
 800b110:	400b      	ands	r3, r1
 800b112:	4927      	ldr	r1, [pc, #156]	; (800b1b0 <_strtod_l+0x598>)
 800b114:	428b      	cmp	r3, r1
 800b116:	4680      	mov	r8, r0
 800b118:	d8be      	bhi.n	800b098 <_strtod_l+0x480>
 800b11a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b11e:	428b      	cmp	r3, r1
 800b120:	bf86      	itte	hi
 800b122:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800b1b4 <_strtod_l+0x59c>
 800b126:	f04f 38ff 	movhi.w	r8, #4294967295
 800b12a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800b12e:	2300      	movs	r3, #0
 800b130:	9304      	str	r3, [sp, #16]
 800b132:	e07b      	b.n	800b22c <_strtod_l+0x614>
 800b134:	07ea      	lsls	r2, r5, #31
 800b136:	d505      	bpl.n	800b144 <_strtod_l+0x52c>
 800b138:	9b04      	ldr	r3, [sp, #16]
 800b13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b13e:	f7f5 fa5b 	bl	80005f8 <__aeabi_dmul>
 800b142:	2301      	movs	r3, #1
 800b144:	9a04      	ldr	r2, [sp, #16]
 800b146:	3208      	adds	r2, #8
 800b148:	f10a 0a01 	add.w	sl, sl, #1
 800b14c:	106d      	asrs	r5, r5, #1
 800b14e:	9204      	str	r2, [sp, #16]
 800b150:	e7cc      	b.n	800b0ec <_strtod_l+0x4d4>
 800b152:	d0ec      	beq.n	800b12e <_strtod_l+0x516>
 800b154:	426d      	negs	r5, r5
 800b156:	f015 020f 	ands.w	r2, r5, #15
 800b15a:	d00a      	beq.n	800b172 <_strtod_l+0x55a>
 800b15c:	4b11      	ldr	r3, [pc, #68]	; (800b1a4 <_strtod_l+0x58c>)
 800b15e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b162:	4640      	mov	r0, r8
 800b164:	4649      	mov	r1, r9
 800b166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b16a:	f7f5 fb6f 	bl	800084c <__aeabi_ddiv>
 800b16e:	4680      	mov	r8, r0
 800b170:	4689      	mov	r9, r1
 800b172:	112d      	asrs	r5, r5, #4
 800b174:	d0db      	beq.n	800b12e <_strtod_l+0x516>
 800b176:	2d1f      	cmp	r5, #31
 800b178:	dd1e      	ble.n	800b1b8 <_strtod_l+0x5a0>
 800b17a:	2500      	movs	r5, #0
 800b17c:	46ab      	mov	fp, r5
 800b17e:	9509      	str	r5, [sp, #36]	; 0x24
 800b180:	9505      	str	r5, [sp, #20]
 800b182:	2322      	movs	r3, #34	; 0x22
 800b184:	f04f 0800 	mov.w	r8, #0
 800b188:	f04f 0900 	mov.w	r9, #0
 800b18c:	6023      	str	r3, [r4, #0]
 800b18e:	e78d      	b.n	800b0ac <_strtod_l+0x494>
 800b190:	0800ef7d 	.word	0x0800ef7d
 800b194:	0800ef30 	.word	0x0800ef30
 800b198:	0800ef75 	.word	0x0800ef75
 800b19c:	0800efaf 	.word	0x0800efaf
 800b1a0:	0800f341 	.word	0x0800f341
 800b1a4:	0800f120 	.word	0x0800f120
 800b1a8:	0800f0f8 	.word	0x0800f0f8
 800b1ac:	7ff00000 	.word	0x7ff00000
 800b1b0:	7ca00000 	.word	0x7ca00000
 800b1b4:	7fefffff 	.word	0x7fefffff
 800b1b8:	f015 0310 	ands.w	r3, r5, #16
 800b1bc:	bf18      	it	ne
 800b1be:	236a      	movne	r3, #106	; 0x6a
 800b1c0:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800b564 <_strtod_l+0x94c>
 800b1c4:	9304      	str	r3, [sp, #16]
 800b1c6:	4640      	mov	r0, r8
 800b1c8:	4649      	mov	r1, r9
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	07ea      	lsls	r2, r5, #31
 800b1ce:	d504      	bpl.n	800b1da <_strtod_l+0x5c2>
 800b1d0:	e9da 2300 	ldrd	r2, r3, [sl]
 800b1d4:	f7f5 fa10 	bl	80005f8 <__aeabi_dmul>
 800b1d8:	2301      	movs	r3, #1
 800b1da:	106d      	asrs	r5, r5, #1
 800b1dc:	f10a 0a08 	add.w	sl, sl, #8
 800b1e0:	d1f4      	bne.n	800b1cc <_strtod_l+0x5b4>
 800b1e2:	b10b      	cbz	r3, 800b1e8 <_strtod_l+0x5d0>
 800b1e4:	4680      	mov	r8, r0
 800b1e6:	4689      	mov	r9, r1
 800b1e8:	9b04      	ldr	r3, [sp, #16]
 800b1ea:	b1bb      	cbz	r3, 800b21c <_strtod_l+0x604>
 800b1ec:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800b1f0:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	4649      	mov	r1, r9
 800b1f8:	dd10      	ble.n	800b21c <_strtod_l+0x604>
 800b1fa:	2b1f      	cmp	r3, #31
 800b1fc:	f340 811e 	ble.w	800b43c <_strtod_l+0x824>
 800b200:	2b34      	cmp	r3, #52	; 0x34
 800b202:	bfde      	ittt	le
 800b204:	f04f 33ff 	movle.w	r3, #4294967295
 800b208:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b20c:	4093      	lslle	r3, r2
 800b20e:	f04f 0800 	mov.w	r8, #0
 800b212:	bfcc      	ite	gt
 800b214:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800b218:	ea03 0901 	andle.w	r9, r3, r1
 800b21c:	2200      	movs	r2, #0
 800b21e:	2300      	movs	r3, #0
 800b220:	4640      	mov	r0, r8
 800b222:	4649      	mov	r1, r9
 800b224:	f7f5 fc50 	bl	8000ac8 <__aeabi_dcmpeq>
 800b228:	2800      	cmp	r0, #0
 800b22a:	d1a6      	bne.n	800b17a <_strtod_l+0x562>
 800b22c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b22e:	9300      	str	r3, [sp, #0]
 800b230:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b232:	4633      	mov	r3, r6
 800b234:	465a      	mov	r2, fp
 800b236:	4620      	mov	r0, r4
 800b238:	f002 fcae 	bl	800db98 <__s2b>
 800b23c:	9009      	str	r0, [sp, #36]	; 0x24
 800b23e:	2800      	cmp	r0, #0
 800b240:	f43f af2a 	beq.w	800b098 <_strtod_l+0x480>
 800b244:	9a08      	ldr	r2, [sp, #32]
 800b246:	9b05      	ldr	r3, [sp, #20]
 800b248:	2a00      	cmp	r2, #0
 800b24a:	eba3 0307 	sub.w	r3, r3, r7
 800b24e:	bfa8      	it	ge
 800b250:	2300      	movge	r3, #0
 800b252:	930c      	str	r3, [sp, #48]	; 0x30
 800b254:	2500      	movs	r5, #0
 800b256:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800b25a:	9312      	str	r3, [sp, #72]	; 0x48
 800b25c:	46ab      	mov	fp, r5
 800b25e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b260:	4620      	mov	r0, r4
 800b262:	6859      	ldr	r1, [r3, #4]
 800b264:	f002 fbf0 	bl	800da48 <_Balloc>
 800b268:	9005      	str	r0, [sp, #20]
 800b26a:	2800      	cmp	r0, #0
 800b26c:	f43f af18 	beq.w	800b0a0 <_strtod_l+0x488>
 800b270:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b272:	691a      	ldr	r2, [r3, #16]
 800b274:	3202      	adds	r2, #2
 800b276:	f103 010c 	add.w	r1, r3, #12
 800b27a:	0092      	lsls	r2, r2, #2
 800b27c:	300c      	adds	r0, #12
 800b27e:	f001 f8e7 	bl	800c450 <memcpy>
 800b282:	ec49 8b10 	vmov	d0, r8, r9
 800b286:	aa18      	add	r2, sp, #96	; 0x60
 800b288:	a917      	add	r1, sp, #92	; 0x5c
 800b28a:	4620      	mov	r0, r4
 800b28c:	f002 ffb8 	bl	800e200 <__d2b>
 800b290:	ec49 8b18 	vmov	d8, r8, r9
 800b294:	9016      	str	r0, [sp, #88]	; 0x58
 800b296:	2800      	cmp	r0, #0
 800b298:	f43f af02 	beq.w	800b0a0 <_strtod_l+0x488>
 800b29c:	2101      	movs	r1, #1
 800b29e:	4620      	mov	r0, r4
 800b2a0:	f002 fd12 	bl	800dcc8 <__i2b>
 800b2a4:	4683      	mov	fp, r0
 800b2a6:	2800      	cmp	r0, #0
 800b2a8:	f43f aefa 	beq.w	800b0a0 <_strtod_l+0x488>
 800b2ac:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800b2ae:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b2b0:	2e00      	cmp	r6, #0
 800b2b2:	bfab      	itete	ge
 800b2b4:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800b2b6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800b2b8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b2ba:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800b2be:	bfac      	ite	ge
 800b2c0:	eb06 0a03 	addge.w	sl, r6, r3
 800b2c4:	1b9f      	sublt	r7, r3, r6
 800b2c6:	9b04      	ldr	r3, [sp, #16]
 800b2c8:	1af6      	subs	r6, r6, r3
 800b2ca:	4416      	add	r6, r2
 800b2cc:	4ba0      	ldr	r3, [pc, #640]	; (800b550 <_strtod_l+0x938>)
 800b2ce:	3e01      	subs	r6, #1
 800b2d0:	429e      	cmp	r6, r3
 800b2d2:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b2d6:	f280 80c4 	bge.w	800b462 <_strtod_l+0x84a>
 800b2da:	1b9b      	subs	r3, r3, r6
 800b2dc:	2b1f      	cmp	r3, #31
 800b2de:	eba2 0203 	sub.w	r2, r2, r3
 800b2e2:	f04f 0101 	mov.w	r1, #1
 800b2e6:	f300 80b0 	bgt.w	800b44a <_strtod_l+0x832>
 800b2ea:	fa01 f303 	lsl.w	r3, r1, r3
 800b2ee:	930e      	str	r3, [sp, #56]	; 0x38
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	930d      	str	r3, [sp, #52]	; 0x34
 800b2f4:	eb0a 0602 	add.w	r6, sl, r2
 800b2f8:	9b04      	ldr	r3, [sp, #16]
 800b2fa:	45b2      	cmp	sl, r6
 800b2fc:	4417      	add	r7, r2
 800b2fe:	441f      	add	r7, r3
 800b300:	4653      	mov	r3, sl
 800b302:	bfa8      	it	ge
 800b304:	4633      	movge	r3, r6
 800b306:	42bb      	cmp	r3, r7
 800b308:	bfa8      	it	ge
 800b30a:	463b      	movge	r3, r7
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	bfc2      	ittt	gt
 800b310:	1af6      	subgt	r6, r6, r3
 800b312:	1aff      	subgt	r7, r7, r3
 800b314:	ebaa 0a03 	subgt.w	sl, sl, r3
 800b318:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	dd17      	ble.n	800b34e <_strtod_l+0x736>
 800b31e:	4659      	mov	r1, fp
 800b320:	461a      	mov	r2, r3
 800b322:	4620      	mov	r0, r4
 800b324:	f002 fd90 	bl	800de48 <__pow5mult>
 800b328:	4683      	mov	fp, r0
 800b32a:	2800      	cmp	r0, #0
 800b32c:	f43f aeb8 	beq.w	800b0a0 <_strtod_l+0x488>
 800b330:	4601      	mov	r1, r0
 800b332:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b334:	4620      	mov	r0, r4
 800b336:	f002 fcdd 	bl	800dcf4 <__multiply>
 800b33a:	900b      	str	r0, [sp, #44]	; 0x2c
 800b33c:	2800      	cmp	r0, #0
 800b33e:	f43f aeaf 	beq.w	800b0a0 <_strtod_l+0x488>
 800b342:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b344:	4620      	mov	r0, r4
 800b346:	f002 fbbf 	bl	800dac8 <_Bfree>
 800b34a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b34c:	9316      	str	r3, [sp, #88]	; 0x58
 800b34e:	2e00      	cmp	r6, #0
 800b350:	f300 808c 	bgt.w	800b46c <_strtod_l+0x854>
 800b354:	9b08      	ldr	r3, [sp, #32]
 800b356:	2b00      	cmp	r3, #0
 800b358:	dd08      	ble.n	800b36c <_strtod_l+0x754>
 800b35a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b35c:	9905      	ldr	r1, [sp, #20]
 800b35e:	4620      	mov	r0, r4
 800b360:	f002 fd72 	bl	800de48 <__pow5mult>
 800b364:	9005      	str	r0, [sp, #20]
 800b366:	2800      	cmp	r0, #0
 800b368:	f43f ae9a 	beq.w	800b0a0 <_strtod_l+0x488>
 800b36c:	2f00      	cmp	r7, #0
 800b36e:	dd08      	ble.n	800b382 <_strtod_l+0x76a>
 800b370:	9905      	ldr	r1, [sp, #20]
 800b372:	463a      	mov	r2, r7
 800b374:	4620      	mov	r0, r4
 800b376:	f002 fdc1 	bl	800defc <__lshift>
 800b37a:	9005      	str	r0, [sp, #20]
 800b37c:	2800      	cmp	r0, #0
 800b37e:	f43f ae8f 	beq.w	800b0a0 <_strtod_l+0x488>
 800b382:	f1ba 0f00 	cmp.w	sl, #0
 800b386:	dd08      	ble.n	800b39a <_strtod_l+0x782>
 800b388:	4659      	mov	r1, fp
 800b38a:	4652      	mov	r2, sl
 800b38c:	4620      	mov	r0, r4
 800b38e:	f002 fdb5 	bl	800defc <__lshift>
 800b392:	4683      	mov	fp, r0
 800b394:	2800      	cmp	r0, #0
 800b396:	f43f ae83 	beq.w	800b0a0 <_strtod_l+0x488>
 800b39a:	9a05      	ldr	r2, [sp, #20]
 800b39c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f002 fe34 	bl	800e00c <__mdiff>
 800b3a4:	4605      	mov	r5, r0
 800b3a6:	2800      	cmp	r0, #0
 800b3a8:	f43f ae7a 	beq.w	800b0a0 <_strtod_l+0x488>
 800b3ac:	68c3      	ldr	r3, [r0, #12]
 800b3ae:	930b      	str	r3, [sp, #44]	; 0x2c
 800b3b0:	2300      	movs	r3, #0
 800b3b2:	60c3      	str	r3, [r0, #12]
 800b3b4:	4659      	mov	r1, fp
 800b3b6:	f002 fe0d 	bl	800dfd4 <__mcmp>
 800b3ba:	2800      	cmp	r0, #0
 800b3bc:	da60      	bge.n	800b480 <_strtod_l+0x868>
 800b3be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3c0:	ea53 0308 	orrs.w	r3, r3, r8
 800b3c4:	f040 8084 	bne.w	800b4d0 <_strtod_l+0x8b8>
 800b3c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d17f      	bne.n	800b4d0 <_strtod_l+0x8b8>
 800b3d0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b3d4:	0d1b      	lsrs	r3, r3, #20
 800b3d6:	051b      	lsls	r3, r3, #20
 800b3d8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b3dc:	d978      	bls.n	800b4d0 <_strtod_l+0x8b8>
 800b3de:	696b      	ldr	r3, [r5, #20]
 800b3e0:	b913      	cbnz	r3, 800b3e8 <_strtod_l+0x7d0>
 800b3e2:	692b      	ldr	r3, [r5, #16]
 800b3e4:	2b01      	cmp	r3, #1
 800b3e6:	dd73      	ble.n	800b4d0 <_strtod_l+0x8b8>
 800b3e8:	4629      	mov	r1, r5
 800b3ea:	2201      	movs	r2, #1
 800b3ec:	4620      	mov	r0, r4
 800b3ee:	f002 fd85 	bl	800defc <__lshift>
 800b3f2:	4659      	mov	r1, fp
 800b3f4:	4605      	mov	r5, r0
 800b3f6:	f002 fded 	bl	800dfd4 <__mcmp>
 800b3fa:	2800      	cmp	r0, #0
 800b3fc:	dd68      	ble.n	800b4d0 <_strtod_l+0x8b8>
 800b3fe:	9904      	ldr	r1, [sp, #16]
 800b400:	4a54      	ldr	r2, [pc, #336]	; (800b554 <_strtod_l+0x93c>)
 800b402:	464b      	mov	r3, r9
 800b404:	2900      	cmp	r1, #0
 800b406:	f000 8084 	beq.w	800b512 <_strtod_l+0x8fa>
 800b40a:	ea02 0109 	and.w	r1, r2, r9
 800b40e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b412:	dc7e      	bgt.n	800b512 <_strtod_l+0x8fa>
 800b414:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b418:	f77f aeb3 	ble.w	800b182 <_strtod_l+0x56a>
 800b41c:	4b4e      	ldr	r3, [pc, #312]	; (800b558 <_strtod_l+0x940>)
 800b41e:	4640      	mov	r0, r8
 800b420:	4649      	mov	r1, r9
 800b422:	2200      	movs	r2, #0
 800b424:	f7f5 f8e8 	bl	80005f8 <__aeabi_dmul>
 800b428:	4b4a      	ldr	r3, [pc, #296]	; (800b554 <_strtod_l+0x93c>)
 800b42a:	400b      	ands	r3, r1
 800b42c:	4680      	mov	r8, r0
 800b42e:	4689      	mov	r9, r1
 800b430:	2b00      	cmp	r3, #0
 800b432:	f47f ae3f 	bne.w	800b0b4 <_strtod_l+0x49c>
 800b436:	2322      	movs	r3, #34	; 0x22
 800b438:	6023      	str	r3, [r4, #0]
 800b43a:	e63b      	b.n	800b0b4 <_strtod_l+0x49c>
 800b43c:	f04f 32ff 	mov.w	r2, #4294967295
 800b440:	fa02 f303 	lsl.w	r3, r2, r3
 800b444:	ea03 0808 	and.w	r8, r3, r8
 800b448:	e6e8      	b.n	800b21c <_strtod_l+0x604>
 800b44a:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800b44e:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800b452:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800b456:	36e2      	adds	r6, #226	; 0xe2
 800b458:	fa01 f306 	lsl.w	r3, r1, r6
 800b45c:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800b460:	e748      	b.n	800b2f4 <_strtod_l+0x6dc>
 800b462:	2100      	movs	r1, #0
 800b464:	2301      	movs	r3, #1
 800b466:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800b46a:	e743      	b.n	800b2f4 <_strtod_l+0x6dc>
 800b46c:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b46e:	4632      	mov	r2, r6
 800b470:	4620      	mov	r0, r4
 800b472:	f002 fd43 	bl	800defc <__lshift>
 800b476:	9016      	str	r0, [sp, #88]	; 0x58
 800b478:	2800      	cmp	r0, #0
 800b47a:	f47f af6b 	bne.w	800b354 <_strtod_l+0x73c>
 800b47e:	e60f      	b.n	800b0a0 <_strtod_l+0x488>
 800b480:	46ca      	mov	sl, r9
 800b482:	d171      	bne.n	800b568 <_strtod_l+0x950>
 800b484:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b486:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b48a:	b352      	cbz	r2, 800b4e2 <_strtod_l+0x8ca>
 800b48c:	4a33      	ldr	r2, [pc, #204]	; (800b55c <_strtod_l+0x944>)
 800b48e:	4293      	cmp	r3, r2
 800b490:	d12a      	bne.n	800b4e8 <_strtod_l+0x8d0>
 800b492:	9b04      	ldr	r3, [sp, #16]
 800b494:	4641      	mov	r1, r8
 800b496:	b1fb      	cbz	r3, 800b4d8 <_strtod_l+0x8c0>
 800b498:	4b2e      	ldr	r3, [pc, #184]	; (800b554 <_strtod_l+0x93c>)
 800b49a:	ea09 0303 	and.w	r3, r9, r3
 800b49e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b4a2:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a6:	d81a      	bhi.n	800b4de <_strtod_l+0x8c6>
 800b4a8:	0d1b      	lsrs	r3, r3, #20
 800b4aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b4ae:	fa02 f303 	lsl.w	r3, r2, r3
 800b4b2:	4299      	cmp	r1, r3
 800b4b4:	d118      	bne.n	800b4e8 <_strtod_l+0x8d0>
 800b4b6:	4b2a      	ldr	r3, [pc, #168]	; (800b560 <_strtod_l+0x948>)
 800b4b8:	459a      	cmp	sl, r3
 800b4ba:	d102      	bne.n	800b4c2 <_strtod_l+0x8aa>
 800b4bc:	3101      	adds	r1, #1
 800b4be:	f43f adef 	beq.w	800b0a0 <_strtod_l+0x488>
 800b4c2:	4b24      	ldr	r3, [pc, #144]	; (800b554 <_strtod_l+0x93c>)
 800b4c4:	ea0a 0303 	and.w	r3, sl, r3
 800b4c8:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800b4cc:	f04f 0800 	mov.w	r8, #0
 800b4d0:	9b04      	ldr	r3, [sp, #16]
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1a2      	bne.n	800b41c <_strtod_l+0x804>
 800b4d6:	e5ed      	b.n	800b0b4 <_strtod_l+0x49c>
 800b4d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b4dc:	e7e9      	b.n	800b4b2 <_strtod_l+0x89a>
 800b4de:	4613      	mov	r3, r2
 800b4e0:	e7e7      	b.n	800b4b2 <_strtod_l+0x89a>
 800b4e2:	ea53 0308 	orrs.w	r3, r3, r8
 800b4e6:	d08a      	beq.n	800b3fe <_strtod_l+0x7e6>
 800b4e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4ea:	b1e3      	cbz	r3, 800b526 <_strtod_l+0x90e>
 800b4ec:	ea13 0f0a 	tst.w	r3, sl
 800b4f0:	d0ee      	beq.n	800b4d0 <_strtod_l+0x8b8>
 800b4f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4f4:	9a04      	ldr	r2, [sp, #16]
 800b4f6:	4640      	mov	r0, r8
 800b4f8:	4649      	mov	r1, r9
 800b4fa:	b1c3      	cbz	r3, 800b52e <_strtod_l+0x916>
 800b4fc:	f7ff fb6f 	bl	800abde <sulp>
 800b500:	4602      	mov	r2, r0
 800b502:	460b      	mov	r3, r1
 800b504:	ec51 0b18 	vmov	r0, r1, d8
 800b508:	f7f4 fec0 	bl	800028c <__adddf3>
 800b50c:	4680      	mov	r8, r0
 800b50e:	4689      	mov	r9, r1
 800b510:	e7de      	b.n	800b4d0 <_strtod_l+0x8b8>
 800b512:	4013      	ands	r3, r2
 800b514:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b518:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b51c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b520:	f04f 38ff 	mov.w	r8, #4294967295
 800b524:	e7d4      	b.n	800b4d0 <_strtod_l+0x8b8>
 800b526:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b528:	ea13 0f08 	tst.w	r3, r8
 800b52c:	e7e0      	b.n	800b4f0 <_strtod_l+0x8d8>
 800b52e:	f7ff fb56 	bl	800abde <sulp>
 800b532:	4602      	mov	r2, r0
 800b534:	460b      	mov	r3, r1
 800b536:	ec51 0b18 	vmov	r0, r1, d8
 800b53a:	f7f4 fea5 	bl	8000288 <__aeabi_dsub>
 800b53e:	2200      	movs	r2, #0
 800b540:	2300      	movs	r3, #0
 800b542:	4680      	mov	r8, r0
 800b544:	4689      	mov	r9, r1
 800b546:	f7f5 fabf 	bl	8000ac8 <__aeabi_dcmpeq>
 800b54a:	2800      	cmp	r0, #0
 800b54c:	d0c0      	beq.n	800b4d0 <_strtod_l+0x8b8>
 800b54e:	e618      	b.n	800b182 <_strtod_l+0x56a>
 800b550:	fffffc02 	.word	0xfffffc02
 800b554:	7ff00000 	.word	0x7ff00000
 800b558:	39500000 	.word	0x39500000
 800b55c:	000fffff 	.word	0x000fffff
 800b560:	7fefffff 	.word	0x7fefffff
 800b564:	0800ef48 	.word	0x0800ef48
 800b568:	4659      	mov	r1, fp
 800b56a:	4628      	mov	r0, r5
 800b56c:	f002 fea2 	bl	800e2b4 <__ratio>
 800b570:	ec57 6b10 	vmov	r6, r7, d0
 800b574:	ee10 0a10 	vmov	r0, s0
 800b578:	2200      	movs	r2, #0
 800b57a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b57e:	4639      	mov	r1, r7
 800b580:	f7f5 fab6 	bl	8000af0 <__aeabi_dcmple>
 800b584:	2800      	cmp	r0, #0
 800b586:	d071      	beq.n	800b66c <_strtod_l+0xa54>
 800b588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d17c      	bne.n	800b688 <_strtod_l+0xa70>
 800b58e:	f1b8 0f00 	cmp.w	r8, #0
 800b592:	d15a      	bne.n	800b64a <_strtod_l+0xa32>
 800b594:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d15d      	bne.n	800b658 <_strtod_l+0xa40>
 800b59c:	4b90      	ldr	r3, [pc, #576]	; (800b7e0 <_strtod_l+0xbc8>)
 800b59e:	2200      	movs	r2, #0
 800b5a0:	4630      	mov	r0, r6
 800b5a2:	4639      	mov	r1, r7
 800b5a4:	f7f5 fa9a 	bl	8000adc <__aeabi_dcmplt>
 800b5a8:	2800      	cmp	r0, #0
 800b5aa:	d15c      	bne.n	800b666 <_strtod_l+0xa4e>
 800b5ac:	4630      	mov	r0, r6
 800b5ae:	4639      	mov	r1, r7
 800b5b0:	4b8c      	ldr	r3, [pc, #560]	; (800b7e4 <_strtod_l+0xbcc>)
 800b5b2:	2200      	movs	r2, #0
 800b5b4:	f7f5 f820 	bl	80005f8 <__aeabi_dmul>
 800b5b8:	4606      	mov	r6, r0
 800b5ba:	460f      	mov	r7, r1
 800b5bc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800b5c0:	9606      	str	r6, [sp, #24]
 800b5c2:	9307      	str	r3, [sp, #28]
 800b5c4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5c8:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b5cc:	4b86      	ldr	r3, [pc, #536]	; (800b7e8 <_strtod_l+0xbd0>)
 800b5ce:	ea0a 0303 	and.w	r3, sl, r3
 800b5d2:	930d      	str	r3, [sp, #52]	; 0x34
 800b5d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b5d6:	4b85      	ldr	r3, [pc, #532]	; (800b7ec <_strtod_l+0xbd4>)
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	f040 8090 	bne.w	800b6fe <_strtod_l+0xae6>
 800b5de:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800b5e2:	ec49 8b10 	vmov	d0, r8, r9
 800b5e6:	f002 fd9b 	bl	800e120 <__ulp>
 800b5ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800b5ee:	ec51 0b10 	vmov	r0, r1, d0
 800b5f2:	f7f5 f801 	bl	80005f8 <__aeabi_dmul>
 800b5f6:	4642      	mov	r2, r8
 800b5f8:	464b      	mov	r3, r9
 800b5fa:	f7f4 fe47 	bl	800028c <__adddf3>
 800b5fe:	460b      	mov	r3, r1
 800b600:	4979      	ldr	r1, [pc, #484]	; (800b7e8 <_strtod_l+0xbd0>)
 800b602:	4a7b      	ldr	r2, [pc, #492]	; (800b7f0 <_strtod_l+0xbd8>)
 800b604:	4019      	ands	r1, r3
 800b606:	4291      	cmp	r1, r2
 800b608:	4680      	mov	r8, r0
 800b60a:	d944      	bls.n	800b696 <_strtod_l+0xa7e>
 800b60c:	ee18 2a90 	vmov	r2, s17
 800b610:	4b78      	ldr	r3, [pc, #480]	; (800b7f4 <_strtod_l+0xbdc>)
 800b612:	429a      	cmp	r2, r3
 800b614:	d104      	bne.n	800b620 <_strtod_l+0xa08>
 800b616:	ee18 3a10 	vmov	r3, s16
 800b61a:	3301      	adds	r3, #1
 800b61c:	f43f ad40 	beq.w	800b0a0 <_strtod_l+0x488>
 800b620:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800b7f4 <_strtod_l+0xbdc>
 800b624:	f04f 38ff 	mov.w	r8, #4294967295
 800b628:	9916      	ldr	r1, [sp, #88]	; 0x58
 800b62a:	4620      	mov	r0, r4
 800b62c:	f002 fa4c 	bl	800dac8 <_Bfree>
 800b630:	9905      	ldr	r1, [sp, #20]
 800b632:	4620      	mov	r0, r4
 800b634:	f002 fa48 	bl	800dac8 <_Bfree>
 800b638:	4659      	mov	r1, fp
 800b63a:	4620      	mov	r0, r4
 800b63c:	f002 fa44 	bl	800dac8 <_Bfree>
 800b640:	4629      	mov	r1, r5
 800b642:	4620      	mov	r0, r4
 800b644:	f002 fa40 	bl	800dac8 <_Bfree>
 800b648:	e609      	b.n	800b25e <_strtod_l+0x646>
 800b64a:	f1b8 0f01 	cmp.w	r8, #1
 800b64e:	d103      	bne.n	800b658 <_strtod_l+0xa40>
 800b650:	f1b9 0f00 	cmp.w	r9, #0
 800b654:	f43f ad95 	beq.w	800b182 <_strtod_l+0x56a>
 800b658:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800b7b0 <_strtod_l+0xb98>
 800b65c:	4f60      	ldr	r7, [pc, #384]	; (800b7e0 <_strtod_l+0xbc8>)
 800b65e:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b662:	2600      	movs	r6, #0
 800b664:	e7ae      	b.n	800b5c4 <_strtod_l+0x9ac>
 800b666:	4f5f      	ldr	r7, [pc, #380]	; (800b7e4 <_strtod_l+0xbcc>)
 800b668:	2600      	movs	r6, #0
 800b66a:	e7a7      	b.n	800b5bc <_strtod_l+0x9a4>
 800b66c:	4b5d      	ldr	r3, [pc, #372]	; (800b7e4 <_strtod_l+0xbcc>)
 800b66e:	4630      	mov	r0, r6
 800b670:	4639      	mov	r1, r7
 800b672:	2200      	movs	r2, #0
 800b674:	f7f4 ffc0 	bl	80005f8 <__aeabi_dmul>
 800b678:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b67a:	4606      	mov	r6, r0
 800b67c:	460f      	mov	r7, r1
 800b67e:	2b00      	cmp	r3, #0
 800b680:	d09c      	beq.n	800b5bc <_strtod_l+0x9a4>
 800b682:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800b686:	e79d      	b.n	800b5c4 <_strtod_l+0x9ac>
 800b688:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800b7b8 <_strtod_l+0xba0>
 800b68c:	ed8d 7b06 	vstr	d7, [sp, #24]
 800b690:	ec57 6b17 	vmov	r6, r7, d7
 800b694:	e796      	b.n	800b5c4 <_strtod_l+0x9ac>
 800b696:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b69a:	9b04      	ldr	r3, [sp, #16]
 800b69c:	46ca      	mov	sl, r9
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d1c2      	bne.n	800b628 <_strtod_l+0xa10>
 800b6a2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b6a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b6a8:	0d1b      	lsrs	r3, r3, #20
 800b6aa:	051b      	lsls	r3, r3, #20
 800b6ac:	429a      	cmp	r2, r3
 800b6ae:	d1bb      	bne.n	800b628 <_strtod_l+0xa10>
 800b6b0:	4630      	mov	r0, r6
 800b6b2:	4639      	mov	r1, r7
 800b6b4:	f7f5 fab0 	bl	8000c18 <__aeabi_d2lz>
 800b6b8:	f7f4 ff70 	bl	800059c <__aeabi_l2d>
 800b6bc:	4602      	mov	r2, r0
 800b6be:	460b      	mov	r3, r1
 800b6c0:	4630      	mov	r0, r6
 800b6c2:	4639      	mov	r1, r7
 800b6c4:	f7f4 fde0 	bl	8000288 <__aeabi_dsub>
 800b6c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b6ca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b6ce:	ea43 0308 	orr.w	r3, r3, r8
 800b6d2:	4313      	orrs	r3, r2
 800b6d4:	4606      	mov	r6, r0
 800b6d6:	460f      	mov	r7, r1
 800b6d8:	d054      	beq.n	800b784 <_strtod_l+0xb6c>
 800b6da:	a339      	add	r3, pc, #228	; (adr r3, 800b7c0 <_strtod_l+0xba8>)
 800b6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6e0:	f7f5 f9fc 	bl	8000adc <__aeabi_dcmplt>
 800b6e4:	2800      	cmp	r0, #0
 800b6e6:	f47f ace5 	bne.w	800b0b4 <_strtod_l+0x49c>
 800b6ea:	a337      	add	r3, pc, #220	; (adr r3, 800b7c8 <_strtod_l+0xbb0>)
 800b6ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b6f0:	4630      	mov	r0, r6
 800b6f2:	4639      	mov	r1, r7
 800b6f4:	f7f5 fa10 	bl	8000b18 <__aeabi_dcmpgt>
 800b6f8:	2800      	cmp	r0, #0
 800b6fa:	d095      	beq.n	800b628 <_strtod_l+0xa10>
 800b6fc:	e4da      	b.n	800b0b4 <_strtod_l+0x49c>
 800b6fe:	9b04      	ldr	r3, [sp, #16]
 800b700:	b333      	cbz	r3, 800b750 <_strtod_l+0xb38>
 800b702:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b704:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b708:	d822      	bhi.n	800b750 <_strtod_l+0xb38>
 800b70a:	a331      	add	r3, pc, #196	; (adr r3, 800b7d0 <_strtod_l+0xbb8>)
 800b70c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b710:	4630      	mov	r0, r6
 800b712:	4639      	mov	r1, r7
 800b714:	f7f5 f9ec 	bl	8000af0 <__aeabi_dcmple>
 800b718:	b1a0      	cbz	r0, 800b744 <_strtod_l+0xb2c>
 800b71a:	4639      	mov	r1, r7
 800b71c:	4630      	mov	r0, r6
 800b71e:	f7f5 fa43 	bl	8000ba8 <__aeabi_d2uiz>
 800b722:	2801      	cmp	r0, #1
 800b724:	bf38      	it	cc
 800b726:	2001      	movcc	r0, #1
 800b728:	f7f4 feec 	bl	8000504 <__aeabi_ui2d>
 800b72c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b72e:	4606      	mov	r6, r0
 800b730:	460f      	mov	r7, r1
 800b732:	bb23      	cbnz	r3, 800b77e <_strtod_l+0xb66>
 800b734:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b738:	9010      	str	r0, [sp, #64]	; 0x40
 800b73a:	9311      	str	r3, [sp, #68]	; 0x44
 800b73c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800b740:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800b744:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b746:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b748:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800b74c:	1a9b      	subs	r3, r3, r2
 800b74e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b750:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b754:	eeb0 0a48 	vmov.f32	s0, s16
 800b758:	eef0 0a68 	vmov.f32	s1, s17
 800b75c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800b760:	f002 fcde 	bl	800e120 <__ulp>
 800b764:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800b768:	ec53 2b10 	vmov	r2, r3, d0
 800b76c:	f7f4 ff44 	bl	80005f8 <__aeabi_dmul>
 800b770:	ec53 2b18 	vmov	r2, r3, d8
 800b774:	f7f4 fd8a 	bl	800028c <__adddf3>
 800b778:	4680      	mov	r8, r0
 800b77a:	4689      	mov	r9, r1
 800b77c:	e78d      	b.n	800b69a <_strtod_l+0xa82>
 800b77e:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800b782:	e7db      	b.n	800b73c <_strtod_l+0xb24>
 800b784:	a314      	add	r3, pc, #80	; (adr r3, 800b7d8 <_strtod_l+0xbc0>)
 800b786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b78a:	f7f5 f9a7 	bl	8000adc <__aeabi_dcmplt>
 800b78e:	e7b3      	b.n	800b6f8 <_strtod_l+0xae0>
 800b790:	2300      	movs	r3, #0
 800b792:	930a      	str	r3, [sp, #40]	; 0x28
 800b794:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b796:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b798:	6013      	str	r3, [r2, #0]
 800b79a:	f7ff ba7c 	b.w	800ac96 <_strtod_l+0x7e>
 800b79e:	2a65      	cmp	r2, #101	; 0x65
 800b7a0:	f43f ab75 	beq.w	800ae8e <_strtod_l+0x276>
 800b7a4:	2a45      	cmp	r2, #69	; 0x45
 800b7a6:	f43f ab72 	beq.w	800ae8e <_strtod_l+0x276>
 800b7aa:	2301      	movs	r3, #1
 800b7ac:	f7ff bbaa 	b.w	800af04 <_strtod_l+0x2ec>
 800b7b0:	00000000 	.word	0x00000000
 800b7b4:	bff00000 	.word	0xbff00000
 800b7b8:	00000000 	.word	0x00000000
 800b7bc:	3ff00000 	.word	0x3ff00000
 800b7c0:	94a03595 	.word	0x94a03595
 800b7c4:	3fdfffff 	.word	0x3fdfffff
 800b7c8:	35afe535 	.word	0x35afe535
 800b7cc:	3fe00000 	.word	0x3fe00000
 800b7d0:	ffc00000 	.word	0xffc00000
 800b7d4:	41dfffff 	.word	0x41dfffff
 800b7d8:	94a03595 	.word	0x94a03595
 800b7dc:	3fcfffff 	.word	0x3fcfffff
 800b7e0:	3ff00000 	.word	0x3ff00000
 800b7e4:	3fe00000 	.word	0x3fe00000
 800b7e8:	7ff00000 	.word	0x7ff00000
 800b7ec:	7fe00000 	.word	0x7fe00000
 800b7f0:	7c9fffff 	.word	0x7c9fffff
 800b7f4:	7fefffff 	.word	0x7fefffff

0800b7f8 <strtod>:
 800b7f8:	460a      	mov	r2, r1
 800b7fa:	4601      	mov	r1, r0
 800b7fc:	4802      	ldr	r0, [pc, #8]	; (800b808 <strtod+0x10>)
 800b7fe:	4b03      	ldr	r3, [pc, #12]	; (800b80c <strtod+0x14>)
 800b800:	6800      	ldr	r0, [r0, #0]
 800b802:	f7ff ba09 	b.w	800ac18 <_strtod_l>
 800b806:	bf00      	nop
 800b808:	200001d4 	.word	0x200001d4
 800b80c:	2000001c 	.word	0x2000001c

0800b810 <__cvt>:
 800b810:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b814:	ec55 4b10 	vmov	r4, r5, d0
 800b818:	2d00      	cmp	r5, #0
 800b81a:	460e      	mov	r6, r1
 800b81c:	4619      	mov	r1, r3
 800b81e:	462b      	mov	r3, r5
 800b820:	bfbb      	ittet	lt
 800b822:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b826:	461d      	movlt	r5, r3
 800b828:	2300      	movge	r3, #0
 800b82a:	232d      	movlt	r3, #45	; 0x2d
 800b82c:	700b      	strb	r3, [r1, #0]
 800b82e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b830:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b834:	4691      	mov	r9, r2
 800b836:	f023 0820 	bic.w	r8, r3, #32
 800b83a:	bfbc      	itt	lt
 800b83c:	4622      	movlt	r2, r4
 800b83e:	4614      	movlt	r4, r2
 800b840:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b844:	d005      	beq.n	800b852 <__cvt+0x42>
 800b846:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b84a:	d100      	bne.n	800b84e <__cvt+0x3e>
 800b84c:	3601      	adds	r6, #1
 800b84e:	2102      	movs	r1, #2
 800b850:	e000      	b.n	800b854 <__cvt+0x44>
 800b852:	2103      	movs	r1, #3
 800b854:	ab03      	add	r3, sp, #12
 800b856:	9301      	str	r3, [sp, #4]
 800b858:	ab02      	add	r3, sp, #8
 800b85a:	9300      	str	r3, [sp, #0]
 800b85c:	ec45 4b10 	vmov	d0, r4, r5
 800b860:	4653      	mov	r3, sl
 800b862:	4632      	mov	r2, r6
 800b864:	f000 fe94 	bl	800c590 <_dtoa_r>
 800b868:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b86c:	4607      	mov	r7, r0
 800b86e:	d102      	bne.n	800b876 <__cvt+0x66>
 800b870:	f019 0f01 	tst.w	r9, #1
 800b874:	d022      	beq.n	800b8bc <__cvt+0xac>
 800b876:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b87a:	eb07 0906 	add.w	r9, r7, r6
 800b87e:	d110      	bne.n	800b8a2 <__cvt+0x92>
 800b880:	783b      	ldrb	r3, [r7, #0]
 800b882:	2b30      	cmp	r3, #48	; 0x30
 800b884:	d10a      	bne.n	800b89c <__cvt+0x8c>
 800b886:	2200      	movs	r2, #0
 800b888:	2300      	movs	r3, #0
 800b88a:	4620      	mov	r0, r4
 800b88c:	4629      	mov	r1, r5
 800b88e:	f7f5 f91b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b892:	b918      	cbnz	r0, 800b89c <__cvt+0x8c>
 800b894:	f1c6 0601 	rsb	r6, r6, #1
 800b898:	f8ca 6000 	str.w	r6, [sl]
 800b89c:	f8da 3000 	ldr.w	r3, [sl]
 800b8a0:	4499      	add	r9, r3
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	2300      	movs	r3, #0
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	4629      	mov	r1, r5
 800b8aa:	f7f5 f90d 	bl	8000ac8 <__aeabi_dcmpeq>
 800b8ae:	b108      	cbz	r0, 800b8b4 <__cvt+0xa4>
 800b8b0:	f8cd 900c 	str.w	r9, [sp, #12]
 800b8b4:	2230      	movs	r2, #48	; 0x30
 800b8b6:	9b03      	ldr	r3, [sp, #12]
 800b8b8:	454b      	cmp	r3, r9
 800b8ba:	d307      	bcc.n	800b8cc <__cvt+0xbc>
 800b8bc:	9b03      	ldr	r3, [sp, #12]
 800b8be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b8c0:	1bdb      	subs	r3, r3, r7
 800b8c2:	4638      	mov	r0, r7
 800b8c4:	6013      	str	r3, [r2, #0]
 800b8c6:	b004      	add	sp, #16
 800b8c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8cc:	1c59      	adds	r1, r3, #1
 800b8ce:	9103      	str	r1, [sp, #12]
 800b8d0:	701a      	strb	r2, [r3, #0]
 800b8d2:	e7f0      	b.n	800b8b6 <__cvt+0xa6>

0800b8d4 <__exponent>:
 800b8d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b8d6:	4603      	mov	r3, r0
 800b8d8:	2900      	cmp	r1, #0
 800b8da:	bfb8      	it	lt
 800b8dc:	4249      	neglt	r1, r1
 800b8de:	f803 2b02 	strb.w	r2, [r3], #2
 800b8e2:	bfb4      	ite	lt
 800b8e4:	222d      	movlt	r2, #45	; 0x2d
 800b8e6:	222b      	movge	r2, #43	; 0x2b
 800b8e8:	2909      	cmp	r1, #9
 800b8ea:	7042      	strb	r2, [r0, #1]
 800b8ec:	dd2a      	ble.n	800b944 <__exponent+0x70>
 800b8ee:	f10d 0207 	add.w	r2, sp, #7
 800b8f2:	4617      	mov	r7, r2
 800b8f4:	260a      	movs	r6, #10
 800b8f6:	4694      	mov	ip, r2
 800b8f8:	fb91 f5f6 	sdiv	r5, r1, r6
 800b8fc:	fb06 1415 	mls	r4, r6, r5, r1
 800b900:	3430      	adds	r4, #48	; 0x30
 800b902:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800b906:	460c      	mov	r4, r1
 800b908:	2c63      	cmp	r4, #99	; 0x63
 800b90a:	f102 32ff 	add.w	r2, r2, #4294967295
 800b90e:	4629      	mov	r1, r5
 800b910:	dcf1      	bgt.n	800b8f6 <__exponent+0x22>
 800b912:	3130      	adds	r1, #48	; 0x30
 800b914:	f1ac 0402 	sub.w	r4, ip, #2
 800b918:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b91c:	1c41      	adds	r1, r0, #1
 800b91e:	4622      	mov	r2, r4
 800b920:	42ba      	cmp	r2, r7
 800b922:	d30a      	bcc.n	800b93a <__exponent+0x66>
 800b924:	f10d 0209 	add.w	r2, sp, #9
 800b928:	eba2 020c 	sub.w	r2, r2, ip
 800b92c:	42bc      	cmp	r4, r7
 800b92e:	bf88      	it	hi
 800b930:	2200      	movhi	r2, #0
 800b932:	4413      	add	r3, r2
 800b934:	1a18      	subs	r0, r3, r0
 800b936:	b003      	add	sp, #12
 800b938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b93a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800b93e:	f801 5f01 	strb.w	r5, [r1, #1]!
 800b942:	e7ed      	b.n	800b920 <__exponent+0x4c>
 800b944:	2330      	movs	r3, #48	; 0x30
 800b946:	3130      	adds	r1, #48	; 0x30
 800b948:	7083      	strb	r3, [r0, #2]
 800b94a:	70c1      	strb	r1, [r0, #3]
 800b94c:	1d03      	adds	r3, r0, #4
 800b94e:	e7f1      	b.n	800b934 <__exponent+0x60>

0800b950 <_printf_float>:
 800b950:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b954:	ed2d 8b02 	vpush	{d8}
 800b958:	b08d      	sub	sp, #52	; 0x34
 800b95a:	460c      	mov	r4, r1
 800b95c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b960:	4616      	mov	r6, r2
 800b962:	461f      	mov	r7, r3
 800b964:	4605      	mov	r5, r0
 800b966:	f000 fcfd 	bl	800c364 <_localeconv_r>
 800b96a:	f8d0 a000 	ldr.w	sl, [r0]
 800b96e:	4650      	mov	r0, sl
 800b970:	f7f4 fc7e 	bl	8000270 <strlen>
 800b974:	2300      	movs	r3, #0
 800b976:	930a      	str	r3, [sp, #40]	; 0x28
 800b978:	6823      	ldr	r3, [r4, #0]
 800b97a:	9305      	str	r3, [sp, #20]
 800b97c:	f8d8 3000 	ldr.w	r3, [r8]
 800b980:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b984:	3307      	adds	r3, #7
 800b986:	f023 0307 	bic.w	r3, r3, #7
 800b98a:	f103 0208 	add.w	r2, r3, #8
 800b98e:	f8c8 2000 	str.w	r2, [r8]
 800b992:	e9d3 8900 	ldrd	r8, r9, [r3]
 800b996:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b99a:	9307      	str	r3, [sp, #28]
 800b99c:	f8cd 8018 	str.w	r8, [sp, #24]
 800b9a0:	ee08 0a10 	vmov	s16, r0
 800b9a4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 800b9a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9ac:	4b9e      	ldr	r3, [pc, #632]	; (800bc28 <_printf_float+0x2d8>)
 800b9ae:	f04f 32ff 	mov.w	r2, #4294967295
 800b9b2:	f7f5 f8bb 	bl	8000b2c <__aeabi_dcmpun>
 800b9b6:	bb88      	cbnz	r0, 800ba1c <_printf_float+0xcc>
 800b9b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b9bc:	4b9a      	ldr	r3, [pc, #616]	; (800bc28 <_printf_float+0x2d8>)
 800b9be:	f04f 32ff 	mov.w	r2, #4294967295
 800b9c2:	f7f5 f895 	bl	8000af0 <__aeabi_dcmple>
 800b9c6:	bb48      	cbnz	r0, 800ba1c <_printf_float+0xcc>
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	4640      	mov	r0, r8
 800b9ce:	4649      	mov	r1, r9
 800b9d0:	f7f5 f884 	bl	8000adc <__aeabi_dcmplt>
 800b9d4:	b110      	cbz	r0, 800b9dc <_printf_float+0x8c>
 800b9d6:	232d      	movs	r3, #45	; 0x2d
 800b9d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9dc:	4a93      	ldr	r2, [pc, #588]	; (800bc2c <_printf_float+0x2dc>)
 800b9de:	4b94      	ldr	r3, [pc, #592]	; (800bc30 <_printf_float+0x2e0>)
 800b9e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b9e4:	bf94      	ite	ls
 800b9e6:	4690      	movls	r8, r2
 800b9e8:	4698      	movhi	r8, r3
 800b9ea:	2303      	movs	r3, #3
 800b9ec:	6123      	str	r3, [r4, #16]
 800b9ee:	9b05      	ldr	r3, [sp, #20]
 800b9f0:	f023 0304 	bic.w	r3, r3, #4
 800b9f4:	6023      	str	r3, [r4, #0]
 800b9f6:	f04f 0900 	mov.w	r9, #0
 800b9fa:	9700      	str	r7, [sp, #0]
 800b9fc:	4633      	mov	r3, r6
 800b9fe:	aa0b      	add	r2, sp, #44	; 0x2c
 800ba00:	4621      	mov	r1, r4
 800ba02:	4628      	mov	r0, r5
 800ba04:	f000 f9da 	bl	800bdbc <_printf_common>
 800ba08:	3001      	adds	r0, #1
 800ba0a:	f040 8090 	bne.w	800bb2e <_printf_float+0x1de>
 800ba0e:	f04f 30ff 	mov.w	r0, #4294967295
 800ba12:	b00d      	add	sp, #52	; 0x34
 800ba14:	ecbd 8b02 	vpop	{d8}
 800ba18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba1c:	4642      	mov	r2, r8
 800ba1e:	464b      	mov	r3, r9
 800ba20:	4640      	mov	r0, r8
 800ba22:	4649      	mov	r1, r9
 800ba24:	f7f5 f882 	bl	8000b2c <__aeabi_dcmpun>
 800ba28:	b140      	cbz	r0, 800ba3c <_printf_float+0xec>
 800ba2a:	464b      	mov	r3, r9
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	bfbc      	itt	lt
 800ba30:	232d      	movlt	r3, #45	; 0x2d
 800ba32:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800ba36:	4a7f      	ldr	r2, [pc, #508]	; (800bc34 <_printf_float+0x2e4>)
 800ba38:	4b7f      	ldr	r3, [pc, #508]	; (800bc38 <_printf_float+0x2e8>)
 800ba3a:	e7d1      	b.n	800b9e0 <_printf_float+0x90>
 800ba3c:	6863      	ldr	r3, [r4, #4]
 800ba3e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800ba42:	9206      	str	r2, [sp, #24]
 800ba44:	1c5a      	adds	r2, r3, #1
 800ba46:	d13f      	bne.n	800bac8 <_printf_float+0x178>
 800ba48:	2306      	movs	r3, #6
 800ba4a:	6063      	str	r3, [r4, #4]
 800ba4c:	9b05      	ldr	r3, [sp, #20]
 800ba4e:	6861      	ldr	r1, [r4, #4]
 800ba50:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ba54:	2300      	movs	r3, #0
 800ba56:	9303      	str	r3, [sp, #12]
 800ba58:	ab0a      	add	r3, sp, #40	; 0x28
 800ba5a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ba5e:	ab09      	add	r3, sp, #36	; 0x24
 800ba60:	ec49 8b10 	vmov	d0, r8, r9
 800ba64:	9300      	str	r3, [sp, #0]
 800ba66:	6022      	str	r2, [r4, #0]
 800ba68:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ba6c:	4628      	mov	r0, r5
 800ba6e:	f7ff fecf 	bl	800b810 <__cvt>
 800ba72:	9b06      	ldr	r3, [sp, #24]
 800ba74:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ba76:	2b47      	cmp	r3, #71	; 0x47
 800ba78:	4680      	mov	r8, r0
 800ba7a:	d108      	bne.n	800ba8e <_printf_float+0x13e>
 800ba7c:	1cc8      	adds	r0, r1, #3
 800ba7e:	db02      	blt.n	800ba86 <_printf_float+0x136>
 800ba80:	6863      	ldr	r3, [r4, #4]
 800ba82:	4299      	cmp	r1, r3
 800ba84:	dd41      	ble.n	800bb0a <_printf_float+0x1ba>
 800ba86:	f1ab 0302 	sub.w	r3, fp, #2
 800ba8a:	fa5f fb83 	uxtb.w	fp, r3
 800ba8e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ba92:	d820      	bhi.n	800bad6 <_printf_float+0x186>
 800ba94:	3901      	subs	r1, #1
 800ba96:	465a      	mov	r2, fp
 800ba98:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800ba9c:	9109      	str	r1, [sp, #36]	; 0x24
 800ba9e:	f7ff ff19 	bl	800b8d4 <__exponent>
 800baa2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800baa4:	1813      	adds	r3, r2, r0
 800baa6:	2a01      	cmp	r2, #1
 800baa8:	4681      	mov	r9, r0
 800baaa:	6123      	str	r3, [r4, #16]
 800baac:	dc02      	bgt.n	800bab4 <_printf_float+0x164>
 800baae:	6822      	ldr	r2, [r4, #0]
 800bab0:	07d2      	lsls	r2, r2, #31
 800bab2:	d501      	bpl.n	800bab8 <_printf_float+0x168>
 800bab4:	3301      	adds	r3, #1
 800bab6:	6123      	str	r3, [r4, #16]
 800bab8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800babc:	2b00      	cmp	r3, #0
 800babe:	d09c      	beq.n	800b9fa <_printf_float+0xaa>
 800bac0:	232d      	movs	r3, #45	; 0x2d
 800bac2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bac6:	e798      	b.n	800b9fa <_printf_float+0xaa>
 800bac8:	9a06      	ldr	r2, [sp, #24]
 800baca:	2a47      	cmp	r2, #71	; 0x47
 800bacc:	d1be      	bne.n	800ba4c <_printf_float+0xfc>
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d1bc      	bne.n	800ba4c <_printf_float+0xfc>
 800bad2:	2301      	movs	r3, #1
 800bad4:	e7b9      	b.n	800ba4a <_printf_float+0xfa>
 800bad6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800bada:	d118      	bne.n	800bb0e <_printf_float+0x1be>
 800badc:	2900      	cmp	r1, #0
 800bade:	6863      	ldr	r3, [r4, #4]
 800bae0:	dd0b      	ble.n	800bafa <_printf_float+0x1aa>
 800bae2:	6121      	str	r1, [r4, #16]
 800bae4:	b913      	cbnz	r3, 800baec <_printf_float+0x19c>
 800bae6:	6822      	ldr	r2, [r4, #0]
 800bae8:	07d0      	lsls	r0, r2, #31
 800baea:	d502      	bpl.n	800baf2 <_printf_float+0x1a2>
 800baec:	3301      	adds	r3, #1
 800baee:	440b      	add	r3, r1
 800baf0:	6123      	str	r3, [r4, #16]
 800baf2:	65a1      	str	r1, [r4, #88]	; 0x58
 800baf4:	f04f 0900 	mov.w	r9, #0
 800baf8:	e7de      	b.n	800bab8 <_printf_float+0x168>
 800bafa:	b913      	cbnz	r3, 800bb02 <_printf_float+0x1b2>
 800bafc:	6822      	ldr	r2, [r4, #0]
 800bafe:	07d2      	lsls	r2, r2, #31
 800bb00:	d501      	bpl.n	800bb06 <_printf_float+0x1b6>
 800bb02:	3302      	adds	r3, #2
 800bb04:	e7f4      	b.n	800baf0 <_printf_float+0x1a0>
 800bb06:	2301      	movs	r3, #1
 800bb08:	e7f2      	b.n	800baf0 <_printf_float+0x1a0>
 800bb0a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800bb0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb10:	4299      	cmp	r1, r3
 800bb12:	db05      	blt.n	800bb20 <_printf_float+0x1d0>
 800bb14:	6823      	ldr	r3, [r4, #0]
 800bb16:	6121      	str	r1, [r4, #16]
 800bb18:	07d8      	lsls	r0, r3, #31
 800bb1a:	d5ea      	bpl.n	800baf2 <_printf_float+0x1a2>
 800bb1c:	1c4b      	adds	r3, r1, #1
 800bb1e:	e7e7      	b.n	800baf0 <_printf_float+0x1a0>
 800bb20:	2900      	cmp	r1, #0
 800bb22:	bfd4      	ite	le
 800bb24:	f1c1 0202 	rsble	r2, r1, #2
 800bb28:	2201      	movgt	r2, #1
 800bb2a:	4413      	add	r3, r2
 800bb2c:	e7e0      	b.n	800baf0 <_printf_float+0x1a0>
 800bb2e:	6823      	ldr	r3, [r4, #0]
 800bb30:	055a      	lsls	r2, r3, #21
 800bb32:	d407      	bmi.n	800bb44 <_printf_float+0x1f4>
 800bb34:	6923      	ldr	r3, [r4, #16]
 800bb36:	4642      	mov	r2, r8
 800bb38:	4631      	mov	r1, r6
 800bb3a:	4628      	mov	r0, r5
 800bb3c:	47b8      	blx	r7
 800bb3e:	3001      	adds	r0, #1
 800bb40:	d12c      	bne.n	800bb9c <_printf_float+0x24c>
 800bb42:	e764      	b.n	800ba0e <_printf_float+0xbe>
 800bb44:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800bb48:	f240 80e0 	bls.w	800bd0c <_printf_float+0x3bc>
 800bb4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bb50:	2200      	movs	r2, #0
 800bb52:	2300      	movs	r3, #0
 800bb54:	f7f4 ffb8 	bl	8000ac8 <__aeabi_dcmpeq>
 800bb58:	2800      	cmp	r0, #0
 800bb5a:	d034      	beq.n	800bbc6 <_printf_float+0x276>
 800bb5c:	4a37      	ldr	r2, [pc, #220]	; (800bc3c <_printf_float+0x2ec>)
 800bb5e:	2301      	movs	r3, #1
 800bb60:	4631      	mov	r1, r6
 800bb62:	4628      	mov	r0, r5
 800bb64:	47b8      	blx	r7
 800bb66:	3001      	adds	r0, #1
 800bb68:	f43f af51 	beq.w	800ba0e <_printf_float+0xbe>
 800bb6c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bb70:	429a      	cmp	r2, r3
 800bb72:	db02      	blt.n	800bb7a <_printf_float+0x22a>
 800bb74:	6823      	ldr	r3, [r4, #0]
 800bb76:	07d8      	lsls	r0, r3, #31
 800bb78:	d510      	bpl.n	800bb9c <_printf_float+0x24c>
 800bb7a:	ee18 3a10 	vmov	r3, s16
 800bb7e:	4652      	mov	r2, sl
 800bb80:	4631      	mov	r1, r6
 800bb82:	4628      	mov	r0, r5
 800bb84:	47b8      	blx	r7
 800bb86:	3001      	adds	r0, #1
 800bb88:	f43f af41 	beq.w	800ba0e <_printf_float+0xbe>
 800bb8c:	f04f 0800 	mov.w	r8, #0
 800bb90:	f104 091a 	add.w	r9, r4, #26
 800bb94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb96:	3b01      	subs	r3, #1
 800bb98:	4543      	cmp	r3, r8
 800bb9a:	dc09      	bgt.n	800bbb0 <_printf_float+0x260>
 800bb9c:	6823      	ldr	r3, [r4, #0]
 800bb9e:	079b      	lsls	r3, r3, #30
 800bba0:	f100 8107 	bmi.w	800bdb2 <_printf_float+0x462>
 800bba4:	68e0      	ldr	r0, [r4, #12]
 800bba6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bba8:	4298      	cmp	r0, r3
 800bbaa:	bfb8      	it	lt
 800bbac:	4618      	movlt	r0, r3
 800bbae:	e730      	b.n	800ba12 <_printf_float+0xc2>
 800bbb0:	2301      	movs	r3, #1
 800bbb2:	464a      	mov	r2, r9
 800bbb4:	4631      	mov	r1, r6
 800bbb6:	4628      	mov	r0, r5
 800bbb8:	47b8      	blx	r7
 800bbba:	3001      	adds	r0, #1
 800bbbc:	f43f af27 	beq.w	800ba0e <_printf_float+0xbe>
 800bbc0:	f108 0801 	add.w	r8, r8, #1
 800bbc4:	e7e6      	b.n	800bb94 <_printf_float+0x244>
 800bbc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	dc39      	bgt.n	800bc40 <_printf_float+0x2f0>
 800bbcc:	4a1b      	ldr	r2, [pc, #108]	; (800bc3c <_printf_float+0x2ec>)
 800bbce:	2301      	movs	r3, #1
 800bbd0:	4631      	mov	r1, r6
 800bbd2:	4628      	mov	r0, r5
 800bbd4:	47b8      	blx	r7
 800bbd6:	3001      	adds	r0, #1
 800bbd8:	f43f af19 	beq.w	800ba0e <_printf_float+0xbe>
 800bbdc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bbe0:	4313      	orrs	r3, r2
 800bbe2:	d102      	bne.n	800bbea <_printf_float+0x29a>
 800bbe4:	6823      	ldr	r3, [r4, #0]
 800bbe6:	07d9      	lsls	r1, r3, #31
 800bbe8:	d5d8      	bpl.n	800bb9c <_printf_float+0x24c>
 800bbea:	ee18 3a10 	vmov	r3, s16
 800bbee:	4652      	mov	r2, sl
 800bbf0:	4631      	mov	r1, r6
 800bbf2:	4628      	mov	r0, r5
 800bbf4:	47b8      	blx	r7
 800bbf6:	3001      	adds	r0, #1
 800bbf8:	f43f af09 	beq.w	800ba0e <_printf_float+0xbe>
 800bbfc:	f04f 0900 	mov.w	r9, #0
 800bc00:	f104 0a1a 	add.w	sl, r4, #26
 800bc04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc06:	425b      	negs	r3, r3
 800bc08:	454b      	cmp	r3, r9
 800bc0a:	dc01      	bgt.n	800bc10 <_printf_float+0x2c0>
 800bc0c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc0e:	e792      	b.n	800bb36 <_printf_float+0x1e6>
 800bc10:	2301      	movs	r3, #1
 800bc12:	4652      	mov	r2, sl
 800bc14:	4631      	mov	r1, r6
 800bc16:	4628      	mov	r0, r5
 800bc18:	47b8      	blx	r7
 800bc1a:	3001      	adds	r0, #1
 800bc1c:	f43f aef7 	beq.w	800ba0e <_printf_float+0xbe>
 800bc20:	f109 0901 	add.w	r9, r9, #1
 800bc24:	e7ee      	b.n	800bc04 <_printf_float+0x2b4>
 800bc26:	bf00      	nop
 800bc28:	7fefffff 	.word	0x7fefffff
 800bc2c:	0800ef70 	.word	0x0800ef70
 800bc30:	0800ef74 	.word	0x0800ef74
 800bc34:	0800ef78 	.word	0x0800ef78
 800bc38:	0800ef7c 	.word	0x0800ef7c
 800bc3c:	0800ef80 	.word	0x0800ef80
 800bc40:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bc42:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc44:	429a      	cmp	r2, r3
 800bc46:	bfa8      	it	ge
 800bc48:	461a      	movge	r2, r3
 800bc4a:	2a00      	cmp	r2, #0
 800bc4c:	4691      	mov	r9, r2
 800bc4e:	dc37      	bgt.n	800bcc0 <_printf_float+0x370>
 800bc50:	f04f 0b00 	mov.w	fp, #0
 800bc54:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc58:	f104 021a 	add.w	r2, r4, #26
 800bc5c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800bc5e:	9305      	str	r3, [sp, #20]
 800bc60:	eba3 0309 	sub.w	r3, r3, r9
 800bc64:	455b      	cmp	r3, fp
 800bc66:	dc33      	bgt.n	800bcd0 <_printf_float+0x380>
 800bc68:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc6c:	429a      	cmp	r2, r3
 800bc6e:	db3b      	blt.n	800bce8 <_printf_float+0x398>
 800bc70:	6823      	ldr	r3, [r4, #0]
 800bc72:	07da      	lsls	r2, r3, #31
 800bc74:	d438      	bmi.n	800bce8 <_printf_float+0x398>
 800bc76:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800bc7a:	eba2 0903 	sub.w	r9, r2, r3
 800bc7e:	9b05      	ldr	r3, [sp, #20]
 800bc80:	1ad2      	subs	r2, r2, r3
 800bc82:	4591      	cmp	r9, r2
 800bc84:	bfa8      	it	ge
 800bc86:	4691      	movge	r9, r2
 800bc88:	f1b9 0f00 	cmp.w	r9, #0
 800bc8c:	dc35      	bgt.n	800bcfa <_printf_float+0x3aa>
 800bc8e:	f04f 0800 	mov.w	r8, #0
 800bc92:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800bc96:	f104 0a1a 	add.w	sl, r4, #26
 800bc9a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800bc9e:	1a9b      	subs	r3, r3, r2
 800bca0:	eba3 0309 	sub.w	r3, r3, r9
 800bca4:	4543      	cmp	r3, r8
 800bca6:	f77f af79 	ble.w	800bb9c <_printf_float+0x24c>
 800bcaa:	2301      	movs	r3, #1
 800bcac:	4652      	mov	r2, sl
 800bcae:	4631      	mov	r1, r6
 800bcb0:	4628      	mov	r0, r5
 800bcb2:	47b8      	blx	r7
 800bcb4:	3001      	adds	r0, #1
 800bcb6:	f43f aeaa 	beq.w	800ba0e <_printf_float+0xbe>
 800bcba:	f108 0801 	add.w	r8, r8, #1
 800bcbe:	e7ec      	b.n	800bc9a <_printf_float+0x34a>
 800bcc0:	4613      	mov	r3, r2
 800bcc2:	4631      	mov	r1, r6
 800bcc4:	4642      	mov	r2, r8
 800bcc6:	4628      	mov	r0, r5
 800bcc8:	47b8      	blx	r7
 800bcca:	3001      	adds	r0, #1
 800bccc:	d1c0      	bne.n	800bc50 <_printf_float+0x300>
 800bcce:	e69e      	b.n	800ba0e <_printf_float+0xbe>
 800bcd0:	2301      	movs	r3, #1
 800bcd2:	4631      	mov	r1, r6
 800bcd4:	4628      	mov	r0, r5
 800bcd6:	9205      	str	r2, [sp, #20]
 800bcd8:	47b8      	blx	r7
 800bcda:	3001      	adds	r0, #1
 800bcdc:	f43f ae97 	beq.w	800ba0e <_printf_float+0xbe>
 800bce0:	9a05      	ldr	r2, [sp, #20]
 800bce2:	f10b 0b01 	add.w	fp, fp, #1
 800bce6:	e7b9      	b.n	800bc5c <_printf_float+0x30c>
 800bce8:	ee18 3a10 	vmov	r3, s16
 800bcec:	4652      	mov	r2, sl
 800bcee:	4631      	mov	r1, r6
 800bcf0:	4628      	mov	r0, r5
 800bcf2:	47b8      	blx	r7
 800bcf4:	3001      	adds	r0, #1
 800bcf6:	d1be      	bne.n	800bc76 <_printf_float+0x326>
 800bcf8:	e689      	b.n	800ba0e <_printf_float+0xbe>
 800bcfa:	9a05      	ldr	r2, [sp, #20]
 800bcfc:	464b      	mov	r3, r9
 800bcfe:	4442      	add	r2, r8
 800bd00:	4631      	mov	r1, r6
 800bd02:	4628      	mov	r0, r5
 800bd04:	47b8      	blx	r7
 800bd06:	3001      	adds	r0, #1
 800bd08:	d1c1      	bne.n	800bc8e <_printf_float+0x33e>
 800bd0a:	e680      	b.n	800ba0e <_printf_float+0xbe>
 800bd0c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bd0e:	2a01      	cmp	r2, #1
 800bd10:	dc01      	bgt.n	800bd16 <_printf_float+0x3c6>
 800bd12:	07db      	lsls	r3, r3, #31
 800bd14:	d53a      	bpl.n	800bd8c <_printf_float+0x43c>
 800bd16:	2301      	movs	r3, #1
 800bd18:	4642      	mov	r2, r8
 800bd1a:	4631      	mov	r1, r6
 800bd1c:	4628      	mov	r0, r5
 800bd1e:	47b8      	blx	r7
 800bd20:	3001      	adds	r0, #1
 800bd22:	f43f ae74 	beq.w	800ba0e <_printf_float+0xbe>
 800bd26:	ee18 3a10 	vmov	r3, s16
 800bd2a:	4652      	mov	r2, sl
 800bd2c:	4631      	mov	r1, r6
 800bd2e:	4628      	mov	r0, r5
 800bd30:	47b8      	blx	r7
 800bd32:	3001      	adds	r0, #1
 800bd34:	f43f ae6b 	beq.w	800ba0e <_printf_float+0xbe>
 800bd38:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800bd3c:	2200      	movs	r2, #0
 800bd3e:	2300      	movs	r3, #0
 800bd40:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 800bd44:	f7f4 fec0 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd48:	b9d8      	cbnz	r0, 800bd82 <_printf_float+0x432>
 800bd4a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800bd4e:	f108 0201 	add.w	r2, r8, #1
 800bd52:	4631      	mov	r1, r6
 800bd54:	4628      	mov	r0, r5
 800bd56:	47b8      	blx	r7
 800bd58:	3001      	adds	r0, #1
 800bd5a:	d10e      	bne.n	800bd7a <_printf_float+0x42a>
 800bd5c:	e657      	b.n	800ba0e <_printf_float+0xbe>
 800bd5e:	2301      	movs	r3, #1
 800bd60:	4652      	mov	r2, sl
 800bd62:	4631      	mov	r1, r6
 800bd64:	4628      	mov	r0, r5
 800bd66:	47b8      	blx	r7
 800bd68:	3001      	adds	r0, #1
 800bd6a:	f43f ae50 	beq.w	800ba0e <_printf_float+0xbe>
 800bd6e:	f108 0801 	add.w	r8, r8, #1
 800bd72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd74:	3b01      	subs	r3, #1
 800bd76:	4543      	cmp	r3, r8
 800bd78:	dcf1      	bgt.n	800bd5e <_printf_float+0x40e>
 800bd7a:	464b      	mov	r3, r9
 800bd7c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800bd80:	e6da      	b.n	800bb38 <_printf_float+0x1e8>
 800bd82:	f04f 0800 	mov.w	r8, #0
 800bd86:	f104 0a1a 	add.w	sl, r4, #26
 800bd8a:	e7f2      	b.n	800bd72 <_printf_float+0x422>
 800bd8c:	2301      	movs	r3, #1
 800bd8e:	4642      	mov	r2, r8
 800bd90:	e7df      	b.n	800bd52 <_printf_float+0x402>
 800bd92:	2301      	movs	r3, #1
 800bd94:	464a      	mov	r2, r9
 800bd96:	4631      	mov	r1, r6
 800bd98:	4628      	mov	r0, r5
 800bd9a:	47b8      	blx	r7
 800bd9c:	3001      	adds	r0, #1
 800bd9e:	f43f ae36 	beq.w	800ba0e <_printf_float+0xbe>
 800bda2:	f108 0801 	add.w	r8, r8, #1
 800bda6:	68e3      	ldr	r3, [r4, #12]
 800bda8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800bdaa:	1a5b      	subs	r3, r3, r1
 800bdac:	4543      	cmp	r3, r8
 800bdae:	dcf0      	bgt.n	800bd92 <_printf_float+0x442>
 800bdb0:	e6f8      	b.n	800bba4 <_printf_float+0x254>
 800bdb2:	f04f 0800 	mov.w	r8, #0
 800bdb6:	f104 0919 	add.w	r9, r4, #25
 800bdba:	e7f4      	b.n	800bda6 <_printf_float+0x456>

0800bdbc <_printf_common>:
 800bdbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bdc0:	4616      	mov	r6, r2
 800bdc2:	4699      	mov	r9, r3
 800bdc4:	688a      	ldr	r2, [r1, #8]
 800bdc6:	690b      	ldr	r3, [r1, #16]
 800bdc8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800bdcc:	4293      	cmp	r3, r2
 800bdce:	bfb8      	it	lt
 800bdd0:	4613      	movlt	r3, r2
 800bdd2:	6033      	str	r3, [r6, #0]
 800bdd4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800bdd8:	4607      	mov	r7, r0
 800bdda:	460c      	mov	r4, r1
 800bddc:	b10a      	cbz	r2, 800bde2 <_printf_common+0x26>
 800bdde:	3301      	adds	r3, #1
 800bde0:	6033      	str	r3, [r6, #0]
 800bde2:	6823      	ldr	r3, [r4, #0]
 800bde4:	0699      	lsls	r1, r3, #26
 800bde6:	bf42      	ittt	mi
 800bde8:	6833      	ldrmi	r3, [r6, #0]
 800bdea:	3302      	addmi	r3, #2
 800bdec:	6033      	strmi	r3, [r6, #0]
 800bdee:	6825      	ldr	r5, [r4, #0]
 800bdf0:	f015 0506 	ands.w	r5, r5, #6
 800bdf4:	d106      	bne.n	800be04 <_printf_common+0x48>
 800bdf6:	f104 0a19 	add.w	sl, r4, #25
 800bdfa:	68e3      	ldr	r3, [r4, #12]
 800bdfc:	6832      	ldr	r2, [r6, #0]
 800bdfe:	1a9b      	subs	r3, r3, r2
 800be00:	42ab      	cmp	r3, r5
 800be02:	dc26      	bgt.n	800be52 <_printf_common+0x96>
 800be04:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800be08:	1e13      	subs	r3, r2, #0
 800be0a:	6822      	ldr	r2, [r4, #0]
 800be0c:	bf18      	it	ne
 800be0e:	2301      	movne	r3, #1
 800be10:	0692      	lsls	r2, r2, #26
 800be12:	d42b      	bmi.n	800be6c <_printf_common+0xb0>
 800be14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800be18:	4649      	mov	r1, r9
 800be1a:	4638      	mov	r0, r7
 800be1c:	47c0      	blx	r8
 800be1e:	3001      	adds	r0, #1
 800be20:	d01e      	beq.n	800be60 <_printf_common+0xa4>
 800be22:	6823      	ldr	r3, [r4, #0]
 800be24:	6922      	ldr	r2, [r4, #16]
 800be26:	f003 0306 	and.w	r3, r3, #6
 800be2a:	2b04      	cmp	r3, #4
 800be2c:	bf02      	ittt	eq
 800be2e:	68e5      	ldreq	r5, [r4, #12]
 800be30:	6833      	ldreq	r3, [r6, #0]
 800be32:	1aed      	subeq	r5, r5, r3
 800be34:	68a3      	ldr	r3, [r4, #8]
 800be36:	bf0c      	ite	eq
 800be38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800be3c:	2500      	movne	r5, #0
 800be3e:	4293      	cmp	r3, r2
 800be40:	bfc4      	itt	gt
 800be42:	1a9b      	subgt	r3, r3, r2
 800be44:	18ed      	addgt	r5, r5, r3
 800be46:	2600      	movs	r6, #0
 800be48:	341a      	adds	r4, #26
 800be4a:	42b5      	cmp	r5, r6
 800be4c:	d11a      	bne.n	800be84 <_printf_common+0xc8>
 800be4e:	2000      	movs	r0, #0
 800be50:	e008      	b.n	800be64 <_printf_common+0xa8>
 800be52:	2301      	movs	r3, #1
 800be54:	4652      	mov	r2, sl
 800be56:	4649      	mov	r1, r9
 800be58:	4638      	mov	r0, r7
 800be5a:	47c0      	blx	r8
 800be5c:	3001      	adds	r0, #1
 800be5e:	d103      	bne.n	800be68 <_printf_common+0xac>
 800be60:	f04f 30ff 	mov.w	r0, #4294967295
 800be64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800be68:	3501      	adds	r5, #1
 800be6a:	e7c6      	b.n	800bdfa <_printf_common+0x3e>
 800be6c:	18e1      	adds	r1, r4, r3
 800be6e:	1c5a      	adds	r2, r3, #1
 800be70:	2030      	movs	r0, #48	; 0x30
 800be72:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800be76:	4422      	add	r2, r4
 800be78:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800be7c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800be80:	3302      	adds	r3, #2
 800be82:	e7c7      	b.n	800be14 <_printf_common+0x58>
 800be84:	2301      	movs	r3, #1
 800be86:	4622      	mov	r2, r4
 800be88:	4649      	mov	r1, r9
 800be8a:	4638      	mov	r0, r7
 800be8c:	47c0      	blx	r8
 800be8e:	3001      	adds	r0, #1
 800be90:	d0e6      	beq.n	800be60 <_printf_common+0xa4>
 800be92:	3601      	adds	r6, #1
 800be94:	e7d9      	b.n	800be4a <_printf_common+0x8e>
	...

0800be98 <_printf_i>:
 800be98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800be9c:	7e0f      	ldrb	r7, [r1, #24]
 800be9e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800bea0:	2f78      	cmp	r7, #120	; 0x78
 800bea2:	4691      	mov	r9, r2
 800bea4:	4680      	mov	r8, r0
 800bea6:	460c      	mov	r4, r1
 800bea8:	469a      	mov	sl, r3
 800beaa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800beae:	d807      	bhi.n	800bec0 <_printf_i+0x28>
 800beb0:	2f62      	cmp	r7, #98	; 0x62
 800beb2:	d80a      	bhi.n	800beca <_printf_i+0x32>
 800beb4:	2f00      	cmp	r7, #0
 800beb6:	f000 80d4 	beq.w	800c062 <_printf_i+0x1ca>
 800beba:	2f58      	cmp	r7, #88	; 0x58
 800bebc:	f000 80c0 	beq.w	800c040 <_printf_i+0x1a8>
 800bec0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bec4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800bec8:	e03a      	b.n	800bf40 <_printf_i+0xa8>
 800beca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800bece:	2b15      	cmp	r3, #21
 800bed0:	d8f6      	bhi.n	800bec0 <_printf_i+0x28>
 800bed2:	a101      	add	r1, pc, #4	; (adr r1, 800bed8 <_printf_i+0x40>)
 800bed4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bed8:	0800bf31 	.word	0x0800bf31
 800bedc:	0800bf45 	.word	0x0800bf45
 800bee0:	0800bec1 	.word	0x0800bec1
 800bee4:	0800bec1 	.word	0x0800bec1
 800bee8:	0800bec1 	.word	0x0800bec1
 800beec:	0800bec1 	.word	0x0800bec1
 800bef0:	0800bf45 	.word	0x0800bf45
 800bef4:	0800bec1 	.word	0x0800bec1
 800bef8:	0800bec1 	.word	0x0800bec1
 800befc:	0800bec1 	.word	0x0800bec1
 800bf00:	0800bec1 	.word	0x0800bec1
 800bf04:	0800c049 	.word	0x0800c049
 800bf08:	0800bf71 	.word	0x0800bf71
 800bf0c:	0800c003 	.word	0x0800c003
 800bf10:	0800bec1 	.word	0x0800bec1
 800bf14:	0800bec1 	.word	0x0800bec1
 800bf18:	0800c06b 	.word	0x0800c06b
 800bf1c:	0800bec1 	.word	0x0800bec1
 800bf20:	0800bf71 	.word	0x0800bf71
 800bf24:	0800bec1 	.word	0x0800bec1
 800bf28:	0800bec1 	.word	0x0800bec1
 800bf2c:	0800c00b 	.word	0x0800c00b
 800bf30:	682b      	ldr	r3, [r5, #0]
 800bf32:	1d1a      	adds	r2, r3, #4
 800bf34:	681b      	ldr	r3, [r3, #0]
 800bf36:	602a      	str	r2, [r5, #0]
 800bf38:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800bf3c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800bf40:	2301      	movs	r3, #1
 800bf42:	e09f      	b.n	800c084 <_printf_i+0x1ec>
 800bf44:	6820      	ldr	r0, [r4, #0]
 800bf46:	682b      	ldr	r3, [r5, #0]
 800bf48:	0607      	lsls	r7, r0, #24
 800bf4a:	f103 0104 	add.w	r1, r3, #4
 800bf4e:	6029      	str	r1, [r5, #0]
 800bf50:	d501      	bpl.n	800bf56 <_printf_i+0xbe>
 800bf52:	681e      	ldr	r6, [r3, #0]
 800bf54:	e003      	b.n	800bf5e <_printf_i+0xc6>
 800bf56:	0646      	lsls	r6, r0, #25
 800bf58:	d5fb      	bpl.n	800bf52 <_printf_i+0xba>
 800bf5a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800bf5e:	2e00      	cmp	r6, #0
 800bf60:	da03      	bge.n	800bf6a <_printf_i+0xd2>
 800bf62:	232d      	movs	r3, #45	; 0x2d
 800bf64:	4276      	negs	r6, r6
 800bf66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bf6a:	485a      	ldr	r0, [pc, #360]	; (800c0d4 <_printf_i+0x23c>)
 800bf6c:	230a      	movs	r3, #10
 800bf6e:	e012      	b.n	800bf96 <_printf_i+0xfe>
 800bf70:	682b      	ldr	r3, [r5, #0]
 800bf72:	6820      	ldr	r0, [r4, #0]
 800bf74:	1d19      	adds	r1, r3, #4
 800bf76:	6029      	str	r1, [r5, #0]
 800bf78:	0605      	lsls	r5, r0, #24
 800bf7a:	d501      	bpl.n	800bf80 <_printf_i+0xe8>
 800bf7c:	681e      	ldr	r6, [r3, #0]
 800bf7e:	e002      	b.n	800bf86 <_printf_i+0xee>
 800bf80:	0641      	lsls	r1, r0, #25
 800bf82:	d5fb      	bpl.n	800bf7c <_printf_i+0xe4>
 800bf84:	881e      	ldrh	r6, [r3, #0]
 800bf86:	4853      	ldr	r0, [pc, #332]	; (800c0d4 <_printf_i+0x23c>)
 800bf88:	2f6f      	cmp	r7, #111	; 0x6f
 800bf8a:	bf0c      	ite	eq
 800bf8c:	2308      	moveq	r3, #8
 800bf8e:	230a      	movne	r3, #10
 800bf90:	2100      	movs	r1, #0
 800bf92:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bf96:	6865      	ldr	r5, [r4, #4]
 800bf98:	60a5      	str	r5, [r4, #8]
 800bf9a:	2d00      	cmp	r5, #0
 800bf9c:	bfa2      	ittt	ge
 800bf9e:	6821      	ldrge	r1, [r4, #0]
 800bfa0:	f021 0104 	bicge.w	r1, r1, #4
 800bfa4:	6021      	strge	r1, [r4, #0]
 800bfa6:	b90e      	cbnz	r6, 800bfac <_printf_i+0x114>
 800bfa8:	2d00      	cmp	r5, #0
 800bfaa:	d04b      	beq.n	800c044 <_printf_i+0x1ac>
 800bfac:	4615      	mov	r5, r2
 800bfae:	fbb6 f1f3 	udiv	r1, r6, r3
 800bfb2:	fb03 6711 	mls	r7, r3, r1, r6
 800bfb6:	5dc7      	ldrb	r7, [r0, r7]
 800bfb8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bfbc:	4637      	mov	r7, r6
 800bfbe:	42bb      	cmp	r3, r7
 800bfc0:	460e      	mov	r6, r1
 800bfc2:	d9f4      	bls.n	800bfae <_printf_i+0x116>
 800bfc4:	2b08      	cmp	r3, #8
 800bfc6:	d10b      	bne.n	800bfe0 <_printf_i+0x148>
 800bfc8:	6823      	ldr	r3, [r4, #0]
 800bfca:	07de      	lsls	r6, r3, #31
 800bfcc:	d508      	bpl.n	800bfe0 <_printf_i+0x148>
 800bfce:	6923      	ldr	r3, [r4, #16]
 800bfd0:	6861      	ldr	r1, [r4, #4]
 800bfd2:	4299      	cmp	r1, r3
 800bfd4:	bfde      	ittt	le
 800bfd6:	2330      	movle	r3, #48	; 0x30
 800bfd8:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bfdc:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bfe0:	1b52      	subs	r2, r2, r5
 800bfe2:	6122      	str	r2, [r4, #16]
 800bfe4:	f8cd a000 	str.w	sl, [sp]
 800bfe8:	464b      	mov	r3, r9
 800bfea:	aa03      	add	r2, sp, #12
 800bfec:	4621      	mov	r1, r4
 800bfee:	4640      	mov	r0, r8
 800bff0:	f7ff fee4 	bl	800bdbc <_printf_common>
 800bff4:	3001      	adds	r0, #1
 800bff6:	d14a      	bne.n	800c08e <_printf_i+0x1f6>
 800bff8:	f04f 30ff 	mov.w	r0, #4294967295
 800bffc:	b004      	add	sp, #16
 800bffe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c002:	6823      	ldr	r3, [r4, #0]
 800c004:	f043 0320 	orr.w	r3, r3, #32
 800c008:	6023      	str	r3, [r4, #0]
 800c00a:	4833      	ldr	r0, [pc, #204]	; (800c0d8 <_printf_i+0x240>)
 800c00c:	2778      	movs	r7, #120	; 0x78
 800c00e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c012:	6823      	ldr	r3, [r4, #0]
 800c014:	6829      	ldr	r1, [r5, #0]
 800c016:	061f      	lsls	r7, r3, #24
 800c018:	f851 6b04 	ldr.w	r6, [r1], #4
 800c01c:	d402      	bmi.n	800c024 <_printf_i+0x18c>
 800c01e:	065f      	lsls	r7, r3, #25
 800c020:	bf48      	it	mi
 800c022:	b2b6      	uxthmi	r6, r6
 800c024:	07df      	lsls	r7, r3, #31
 800c026:	bf48      	it	mi
 800c028:	f043 0320 	orrmi.w	r3, r3, #32
 800c02c:	6029      	str	r1, [r5, #0]
 800c02e:	bf48      	it	mi
 800c030:	6023      	strmi	r3, [r4, #0]
 800c032:	b91e      	cbnz	r6, 800c03c <_printf_i+0x1a4>
 800c034:	6823      	ldr	r3, [r4, #0]
 800c036:	f023 0320 	bic.w	r3, r3, #32
 800c03a:	6023      	str	r3, [r4, #0]
 800c03c:	2310      	movs	r3, #16
 800c03e:	e7a7      	b.n	800bf90 <_printf_i+0xf8>
 800c040:	4824      	ldr	r0, [pc, #144]	; (800c0d4 <_printf_i+0x23c>)
 800c042:	e7e4      	b.n	800c00e <_printf_i+0x176>
 800c044:	4615      	mov	r5, r2
 800c046:	e7bd      	b.n	800bfc4 <_printf_i+0x12c>
 800c048:	682b      	ldr	r3, [r5, #0]
 800c04a:	6826      	ldr	r6, [r4, #0]
 800c04c:	6961      	ldr	r1, [r4, #20]
 800c04e:	1d18      	adds	r0, r3, #4
 800c050:	6028      	str	r0, [r5, #0]
 800c052:	0635      	lsls	r5, r6, #24
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	d501      	bpl.n	800c05c <_printf_i+0x1c4>
 800c058:	6019      	str	r1, [r3, #0]
 800c05a:	e002      	b.n	800c062 <_printf_i+0x1ca>
 800c05c:	0670      	lsls	r0, r6, #25
 800c05e:	d5fb      	bpl.n	800c058 <_printf_i+0x1c0>
 800c060:	8019      	strh	r1, [r3, #0]
 800c062:	2300      	movs	r3, #0
 800c064:	6123      	str	r3, [r4, #16]
 800c066:	4615      	mov	r5, r2
 800c068:	e7bc      	b.n	800bfe4 <_printf_i+0x14c>
 800c06a:	682b      	ldr	r3, [r5, #0]
 800c06c:	1d1a      	adds	r2, r3, #4
 800c06e:	602a      	str	r2, [r5, #0]
 800c070:	681d      	ldr	r5, [r3, #0]
 800c072:	6862      	ldr	r2, [r4, #4]
 800c074:	2100      	movs	r1, #0
 800c076:	4628      	mov	r0, r5
 800c078:	f7f4 f8aa 	bl	80001d0 <memchr>
 800c07c:	b108      	cbz	r0, 800c082 <_printf_i+0x1ea>
 800c07e:	1b40      	subs	r0, r0, r5
 800c080:	6060      	str	r0, [r4, #4]
 800c082:	6863      	ldr	r3, [r4, #4]
 800c084:	6123      	str	r3, [r4, #16]
 800c086:	2300      	movs	r3, #0
 800c088:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c08c:	e7aa      	b.n	800bfe4 <_printf_i+0x14c>
 800c08e:	6923      	ldr	r3, [r4, #16]
 800c090:	462a      	mov	r2, r5
 800c092:	4649      	mov	r1, r9
 800c094:	4640      	mov	r0, r8
 800c096:	47d0      	blx	sl
 800c098:	3001      	adds	r0, #1
 800c09a:	d0ad      	beq.n	800bff8 <_printf_i+0x160>
 800c09c:	6823      	ldr	r3, [r4, #0]
 800c09e:	079b      	lsls	r3, r3, #30
 800c0a0:	d413      	bmi.n	800c0ca <_printf_i+0x232>
 800c0a2:	68e0      	ldr	r0, [r4, #12]
 800c0a4:	9b03      	ldr	r3, [sp, #12]
 800c0a6:	4298      	cmp	r0, r3
 800c0a8:	bfb8      	it	lt
 800c0aa:	4618      	movlt	r0, r3
 800c0ac:	e7a6      	b.n	800bffc <_printf_i+0x164>
 800c0ae:	2301      	movs	r3, #1
 800c0b0:	4632      	mov	r2, r6
 800c0b2:	4649      	mov	r1, r9
 800c0b4:	4640      	mov	r0, r8
 800c0b6:	47d0      	blx	sl
 800c0b8:	3001      	adds	r0, #1
 800c0ba:	d09d      	beq.n	800bff8 <_printf_i+0x160>
 800c0bc:	3501      	adds	r5, #1
 800c0be:	68e3      	ldr	r3, [r4, #12]
 800c0c0:	9903      	ldr	r1, [sp, #12]
 800c0c2:	1a5b      	subs	r3, r3, r1
 800c0c4:	42ab      	cmp	r3, r5
 800c0c6:	dcf2      	bgt.n	800c0ae <_printf_i+0x216>
 800c0c8:	e7eb      	b.n	800c0a2 <_printf_i+0x20a>
 800c0ca:	2500      	movs	r5, #0
 800c0cc:	f104 0619 	add.w	r6, r4, #25
 800c0d0:	e7f5      	b.n	800c0be <_printf_i+0x226>
 800c0d2:	bf00      	nop
 800c0d4:	0800ef82 	.word	0x0800ef82
 800c0d8:	0800ef93 	.word	0x0800ef93

0800c0dc <std>:
 800c0dc:	2300      	movs	r3, #0
 800c0de:	b510      	push	{r4, lr}
 800c0e0:	4604      	mov	r4, r0
 800c0e2:	e9c0 3300 	strd	r3, r3, [r0]
 800c0e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c0ea:	6083      	str	r3, [r0, #8]
 800c0ec:	8181      	strh	r1, [r0, #12]
 800c0ee:	6643      	str	r3, [r0, #100]	; 0x64
 800c0f0:	81c2      	strh	r2, [r0, #14]
 800c0f2:	6183      	str	r3, [r0, #24]
 800c0f4:	4619      	mov	r1, r3
 800c0f6:	2208      	movs	r2, #8
 800c0f8:	305c      	adds	r0, #92	; 0x5c
 800c0fa:	f000 f902 	bl	800c302 <memset>
 800c0fe:	4b05      	ldr	r3, [pc, #20]	; (800c114 <std+0x38>)
 800c100:	6263      	str	r3, [r4, #36]	; 0x24
 800c102:	4b05      	ldr	r3, [pc, #20]	; (800c118 <std+0x3c>)
 800c104:	62a3      	str	r3, [r4, #40]	; 0x28
 800c106:	4b05      	ldr	r3, [pc, #20]	; (800c11c <std+0x40>)
 800c108:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c10a:	4b05      	ldr	r3, [pc, #20]	; (800c120 <std+0x44>)
 800c10c:	6224      	str	r4, [r4, #32]
 800c10e:	6323      	str	r3, [r4, #48]	; 0x30
 800c110:	bd10      	pop	{r4, pc}
 800c112:	bf00      	nop
 800c114:	0800c27d 	.word	0x0800c27d
 800c118:	0800c29f 	.word	0x0800c29f
 800c11c:	0800c2d7 	.word	0x0800c2d7
 800c120:	0800c2fb 	.word	0x0800c2fb

0800c124 <stdio_exit_handler>:
 800c124:	4a02      	ldr	r2, [pc, #8]	; (800c130 <stdio_exit_handler+0xc>)
 800c126:	4903      	ldr	r1, [pc, #12]	; (800c134 <stdio_exit_handler+0x10>)
 800c128:	4803      	ldr	r0, [pc, #12]	; (800c138 <stdio_exit_handler+0x14>)
 800c12a:	f000 b869 	b.w	800c200 <_fwalk_sglue>
 800c12e:	bf00      	nop
 800c130:	20000010 	.word	0x20000010
 800c134:	0800e779 	.word	0x0800e779
 800c138:	20000188 	.word	0x20000188

0800c13c <cleanup_stdio>:
 800c13c:	6841      	ldr	r1, [r0, #4]
 800c13e:	4b0c      	ldr	r3, [pc, #48]	; (800c170 <cleanup_stdio+0x34>)
 800c140:	4299      	cmp	r1, r3
 800c142:	b510      	push	{r4, lr}
 800c144:	4604      	mov	r4, r0
 800c146:	d001      	beq.n	800c14c <cleanup_stdio+0x10>
 800c148:	f002 fb16 	bl	800e778 <_fflush_r>
 800c14c:	68a1      	ldr	r1, [r4, #8]
 800c14e:	4b09      	ldr	r3, [pc, #36]	; (800c174 <cleanup_stdio+0x38>)
 800c150:	4299      	cmp	r1, r3
 800c152:	d002      	beq.n	800c15a <cleanup_stdio+0x1e>
 800c154:	4620      	mov	r0, r4
 800c156:	f002 fb0f 	bl	800e778 <_fflush_r>
 800c15a:	68e1      	ldr	r1, [r4, #12]
 800c15c:	4b06      	ldr	r3, [pc, #24]	; (800c178 <cleanup_stdio+0x3c>)
 800c15e:	4299      	cmp	r1, r3
 800c160:	d004      	beq.n	800c16c <cleanup_stdio+0x30>
 800c162:	4620      	mov	r0, r4
 800c164:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c168:	f002 bb06 	b.w	800e778 <_fflush_r>
 800c16c:	bd10      	pop	{r4, pc}
 800c16e:	bf00      	nop
 800c170:	20000a00 	.word	0x20000a00
 800c174:	20000a68 	.word	0x20000a68
 800c178:	20000ad0 	.word	0x20000ad0

0800c17c <global_stdio_init.part.0>:
 800c17c:	b510      	push	{r4, lr}
 800c17e:	4b0b      	ldr	r3, [pc, #44]	; (800c1ac <global_stdio_init.part.0+0x30>)
 800c180:	4c0b      	ldr	r4, [pc, #44]	; (800c1b0 <global_stdio_init.part.0+0x34>)
 800c182:	4a0c      	ldr	r2, [pc, #48]	; (800c1b4 <global_stdio_init.part.0+0x38>)
 800c184:	601a      	str	r2, [r3, #0]
 800c186:	4620      	mov	r0, r4
 800c188:	2200      	movs	r2, #0
 800c18a:	2104      	movs	r1, #4
 800c18c:	f7ff ffa6 	bl	800c0dc <std>
 800c190:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800c194:	2201      	movs	r2, #1
 800c196:	2109      	movs	r1, #9
 800c198:	f7ff ffa0 	bl	800c0dc <std>
 800c19c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800c1a0:	2202      	movs	r2, #2
 800c1a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1a6:	2112      	movs	r1, #18
 800c1a8:	f7ff bf98 	b.w	800c0dc <std>
 800c1ac:	20000b38 	.word	0x20000b38
 800c1b0:	20000a00 	.word	0x20000a00
 800c1b4:	0800c125 	.word	0x0800c125

0800c1b8 <__sfp_lock_acquire>:
 800c1b8:	4801      	ldr	r0, [pc, #4]	; (800c1c0 <__sfp_lock_acquire+0x8>)
 800c1ba:	f000 b947 	b.w	800c44c <__retarget_lock_acquire_recursive>
 800c1be:	bf00      	nop
 800c1c0:	20000b41 	.word	0x20000b41

0800c1c4 <__sfp_lock_release>:
 800c1c4:	4801      	ldr	r0, [pc, #4]	; (800c1cc <__sfp_lock_release+0x8>)
 800c1c6:	f000 b942 	b.w	800c44e <__retarget_lock_release_recursive>
 800c1ca:	bf00      	nop
 800c1cc:	20000b41 	.word	0x20000b41

0800c1d0 <__sinit>:
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	4604      	mov	r4, r0
 800c1d4:	f7ff fff0 	bl	800c1b8 <__sfp_lock_acquire>
 800c1d8:	6a23      	ldr	r3, [r4, #32]
 800c1da:	b11b      	cbz	r3, 800c1e4 <__sinit+0x14>
 800c1dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c1e0:	f7ff bff0 	b.w	800c1c4 <__sfp_lock_release>
 800c1e4:	4b04      	ldr	r3, [pc, #16]	; (800c1f8 <__sinit+0x28>)
 800c1e6:	6223      	str	r3, [r4, #32]
 800c1e8:	4b04      	ldr	r3, [pc, #16]	; (800c1fc <__sinit+0x2c>)
 800c1ea:	681b      	ldr	r3, [r3, #0]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d1f5      	bne.n	800c1dc <__sinit+0xc>
 800c1f0:	f7ff ffc4 	bl	800c17c <global_stdio_init.part.0>
 800c1f4:	e7f2      	b.n	800c1dc <__sinit+0xc>
 800c1f6:	bf00      	nop
 800c1f8:	0800c13d 	.word	0x0800c13d
 800c1fc:	20000b38 	.word	0x20000b38

0800c200 <_fwalk_sglue>:
 800c200:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c204:	4607      	mov	r7, r0
 800c206:	4688      	mov	r8, r1
 800c208:	4614      	mov	r4, r2
 800c20a:	2600      	movs	r6, #0
 800c20c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c210:	f1b9 0901 	subs.w	r9, r9, #1
 800c214:	d505      	bpl.n	800c222 <_fwalk_sglue+0x22>
 800c216:	6824      	ldr	r4, [r4, #0]
 800c218:	2c00      	cmp	r4, #0
 800c21a:	d1f7      	bne.n	800c20c <_fwalk_sglue+0xc>
 800c21c:	4630      	mov	r0, r6
 800c21e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c222:	89ab      	ldrh	r3, [r5, #12]
 800c224:	2b01      	cmp	r3, #1
 800c226:	d907      	bls.n	800c238 <_fwalk_sglue+0x38>
 800c228:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c22c:	3301      	adds	r3, #1
 800c22e:	d003      	beq.n	800c238 <_fwalk_sglue+0x38>
 800c230:	4629      	mov	r1, r5
 800c232:	4638      	mov	r0, r7
 800c234:	47c0      	blx	r8
 800c236:	4306      	orrs	r6, r0
 800c238:	3568      	adds	r5, #104	; 0x68
 800c23a:	e7e9      	b.n	800c210 <_fwalk_sglue+0x10>

0800c23c <siprintf>:
 800c23c:	b40e      	push	{r1, r2, r3}
 800c23e:	b500      	push	{lr}
 800c240:	b09c      	sub	sp, #112	; 0x70
 800c242:	ab1d      	add	r3, sp, #116	; 0x74
 800c244:	9002      	str	r0, [sp, #8]
 800c246:	9006      	str	r0, [sp, #24]
 800c248:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c24c:	4809      	ldr	r0, [pc, #36]	; (800c274 <siprintf+0x38>)
 800c24e:	9107      	str	r1, [sp, #28]
 800c250:	9104      	str	r1, [sp, #16]
 800c252:	4909      	ldr	r1, [pc, #36]	; (800c278 <siprintf+0x3c>)
 800c254:	f853 2b04 	ldr.w	r2, [r3], #4
 800c258:	9105      	str	r1, [sp, #20]
 800c25a:	6800      	ldr	r0, [r0, #0]
 800c25c:	9301      	str	r3, [sp, #4]
 800c25e:	a902      	add	r1, sp, #8
 800c260:	f002 f906 	bl	800e470 <_svfiprintf_r>
 800c264:	9b02      	ldr	r3, [sp, #8]
 800c266:	2200      	movs	r2, #0
 800c268:	701a      	strb	r2, [r3, #0]
 800c26a:	b01c      	add	sp, #112	; 0x70
 800c26c:	f85d eb04 	ldr.w	lr, [sp], #4
 800c270:	b003      	add	sp, #12
 800c272:	4770      	bx	lr
 800c274:	200001d4 	.word	0x200001d4
 800c278:	ffff0208 	.word	0xffff0208

0800c27c <__sread>:
 800c27c:	b510      	push	{r4, lr}
 800c27e:	460c      	mov	r4, r1
 800c280:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c284:	f000 f894 	bl	800c3b0 <_read_r>
 800c288:	2800      	cmp	r0, #0
 800c28a:	bfab      	itete	ge
 800c28c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c28e:	89a3      	ldrhlt	r3, [r4, #12]
 800c290:	181b      	addge	r3, r3, r0
 800c292:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c296:	bfac      	ite	ge
 800c298:	6563      	strge	r3, [r4, #84]	; 0x54
 800c29a:	81a3      	strhlt	r3, [r4, #12]
 800c29c:	bd10      	pop	{r4, pc}

0800c29e <__swrite>:
 800c29e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c2a2:	461f      	mov	r7, r3
 800c2a4:	898b      	ldrh	r3, [r1, #12]
 800c2a6:	05db      	lsls	r3, r3, #23
 800c2a8:	4605      	mov	r5, r0
 800c2aa:	460c      	mov	r4, r1
 800c2ac:	4616      	mov	r6, r2
 800c2ae:	d505      	bpl.n	800c2bc <__swrite+0x1e>
 800c2b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2b4:	2302      	movs	r3, #2
 800c2b6:	2200      	movs	r2, #0
 800c2b8:	f000 f868 	bl	800c38c <_lseek_r>
 800c2bc:	89a3      	ldrh	r3, [r4, #12]
 800c2be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2c2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c2c6:	81a3      	strh	r3, [r4, #12]
 800c2c8:	4632      	mov	r2, r6
 800c2ca:	463b      	mov	r3, r7
 800c2cc:	4628      	mov	r0, r5
 800c2ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c2d2:	f000 b87f 	b.w	800c3d4 <_write_r>

0800c2d6 <__sseek>:
 800c2d6:	b510      	push	{r4, lr}
 800c2d8:	460c      	mov	r4, r1
 800c2da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2de:	f000 f855 	bl	800c38c <_lseek_r>
 800c2e2:	1c43      	adds	r3, r0, #1
 800c2e4:	89a3      	ldrh	r3, [r4, #12]
 800c2e6:	bf15      	itete	ne
 800c2e8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c2ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c2ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c2f2:	81a3      	strheq	r3, [r4, #12]
 800c2f4:	bf18      	it	ne
 800c2f6:	81a3      	strhne	r3, [r4, #12]
 800c2f8:	bd10      	pop	{r4, pc}

0800c2fa <__sclose>:
 800c2fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c2fe:	f000 b835 	b.w	800c36c <_close_r>

0800c302 <memset>:
 800c302:	4402      	add	r2, r0
 800c304:	4603      	mov	r3, r0
 800c306:	4293      	cmp	r3, r2
 800c308:	d100      	bne.n	800c30c <memset+0xa>
 800c30a:	4770      	bx	lr
 800c30c:	f803 1b01 	strb.w	r1, [r3], #1
 800c310:	e7f9      	b.n	800c306 <memset+0x4>

0800c312 <strncmp>:
 800c312:	b510      	push	{r4, lr}
 800c314:	b16a      	cbz	r2, 800c332 <strncmp+0x20>
 800c316:	3901      	subs	r1, #1
 800c318:	1884      	adds	r4, r0, r2
 800c31a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c31e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800c322:	429a      	cmp	r2, r3
 800c324:	d103      	bne.n	800c32e <strncmp+0x1c>
 800c326:	42a0      	cmp	r0, r4
 800c328:	d001      	beq.n	800c32e <strncmp+0x1c>
 800c32a:	2a00      	cmp	r2, #0
 800c32c:	d1f5      	bne.n	800c31a <strncmp+0x8>
 800c32e:	1ad0      	subs	r0, r2, r3
 800c330:	bd10      	pop	{r4, pc}
 800c332:	4610      	mov	r0, r2
 800c334:	e7fc      	b.n	800c330 <strncmp+0x1e>

0800c336 <strstr>:
 800c336:	780a      	ldrb	r2, [r1, #0]
 800c338:	b570      	push	{r4, r5, r6, lr}
 800c33a:	b96a      	cbnz	r2, 800c358 <strstr+0x22>
 800c33c:	bd70      	pop	{r4, r5, r6, pc}
 800c33e:	429a      	cmp	r2, r3
 800c340:	d109      	bne.n	800c356 <strstr+0x20>
 800c342:	460c      	mov	r4, r1
 800c344:	4605      	mov	r5, r0
 800c346:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d0f6      	beq.n	800c33c <strstr+0x6>
 800c34e:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800c352:	429e      	cmp	r6, r3
 800c354:	d0f7      	beq.n	800c346 <strstr+0x10>
 800c356:	3001      	adds	r0, #1
 800c358:	7803      	ldrb	r3, [r0, #0]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d1ef      	bne.n	800c33e <strstr+0x8>
 800c35e:	4618      	mov	r0, r3
 800c360:	e7ec      	b.n	800c33c <strstr+0x6>
	...

0800c364 <_localeconv_r>:
 800c364:	4800      	ldr	r0, [pc, #0]	; (800c368 <_localeconv_r+0x4>)
 800c366:	4770      	bx	lr
 800c368:	2000010c 	.word	0x2000010c

0800c36c <_close_r>:
 800c36c:	b538      	push	{r3, r4, r5, lr}
 800c36e:	4d06      	ldr	r5, [pc, #24]	; (800c388 <_close_r+0x1c>)
 800c370:	2300      	movs	r3, #0
 800c372:	4604      	mov	r4, r0
 800c374:	4608      	mov	r0, r1
 800c376:	602b      	str	r3, [r5, #0]
 800c378:	f7f6 fb97 	bl	8002aaa <_close>
 800c37c:	1c43      	adds	r3, r0, #1
 800c37e:	d102      	bne.n	800c386 <_close_r+0x1a>
 800c380:	682b      	ldr	r3, [r5, #0]
 800c382:	b103      	cbz	r3, 800c386 <_close_r+0x1a>
 800c384:	6023      	str	r3, [r4, #0]
 800c386:	bd38      	pop	{r3, r4, r5, pc}
 800c388:	20000b3c 	.word	0x20000b3c

0800c38c <_lseek_r>:
 800c38c:	b538      	push	{r3, r4, r5, lr}
 800c38e:	4d07      	ldr	r5, [pc, #28]	; (800c3ac <_lseek_r+0x20>)
 800c390:	4604      	mov	r4, r0
 800c392:	4608      	mov	r0, r1
 800c394:	4611      	mov	r1, r2
 800c396:	2200      	movs	r2, #0
 800c398:	602a      	str	r2, [r5, #0]
 800c39a:	461a      	mov	r2, r3
 800c39c:	f7f6 fbac 	bl	8002af8 <_lseek>
 800c3a0:	1c43      	adds	r3, r0, #1
 800c3a2:	d102      	bne.n	800c3aa <_lseek_r+0x1e>
 800c3a4:	682b      	ldr	r3, [r5, #0]
 800c3a6:	b103      	cbz	r3, 800c3aa <_lseek_r+0x1e>
 800c3a8:	6023      	str	r3, [r4, #0]
 800c3aa:	bd38      	pop	{r3, r4, r5, pc}
 800c3ac:	20000b3c 	.word	0x20000b3c

0800c3b0 <_read_r>:
 800c3b0:	b538      	push	{r3, r4, r5, lr}
 800c3b2:	4d07      	ldr	r5, [pc, #28]	; (800c3d0 <_read_r+0x20>)
 800c3b4:	4604      	mov	r4, r0
 800c3b6:	4608      	mov	r0, r1
 800c3b8:	4611      	mov	r1, r2
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	602a      	str	r2, [r5, #0]
 800c3be:	461a      	mov	r2, r3
 800c3c0:	f7f6 fb3a 	bl	8002a38 <_read>
 800c3c4:	1c43      	adds	r3, r0, #1
 800c3c6:	d102      	bne.n	800c3ce <_read_r+0x1e>
 800c3c8:	682b      	ldr	r3, [r5, #0]
 800c3ca:	b103      	cbz	r3, 800c3ce <_read_r+0x1e>
 800c3cc:	6023      	str	r3, [r4, #0]
 800c3ce:	bd38      	pop	{r3, r4, r5, pc}
 800c3d0:	20000b3c 	.word	0x20000b3c

0800c3d4 <_write_r>:
 800c3d4:	b538      	push	{r3, r4, r5, lr}
 800c3d6:	4d07      	ldr	r5, [pc, #28]	; (800c3f4 <_write_r+0x20>)
 800c3d8:	4604      	mov	r4, r0
 800c3da:	4608      	mov	r0, r1
 800c3dc:	4611      	mov	r1, r2
 800c3de:	2200      	movs	r2, #0
 800c3e0:	602a      	str	r2, [r5, #0]
 800c3e2:	461a      	mov	r2, r3
 800c3e4:	f7f6 fb45 	bl	8002a72 <_write>
 800c3e8:	1c43      	adds	r3, r0, #1
 800c3ea:	d102      	bne.n	800c3f2 <_write_r+0x1e>
 800c3ec:	682b      	ldr	r3, [r5, #0]
 800c3ee:	b103      	cbz	r3, 800c3f2 <_write_r+0x1e>
 800c3f0:	6023      	str	r3, [r4, #0]
 800c3f2:	bd38      	pop	{r3, r4, r5, pc}
 800c3f4:	20000b3c 	.word	0x20000b3c

0800c3f8 <__errno>:
 800c3f8:	4b01      	ldr	r3, [pc, #4]	; (800c400 <__errno+0x8>)
 800c3fa:	6818      	ldr	r0, [r3, #0]
 800c3fc:	4770      	bx	lr
 800c3fe:	bf00      	nop
 800c400:	200001d4 	.word	0x200001d4

0800c404 <__libc_init_array>:
 800c404:	b570      	push	{r4, r5, r6, lr}
 800c406:	4d0d      	ldr	r5, [pc, #52]	; (800c43c <__libc_init_array+0x38>)
 800c408:	4c0d      	ldr	r4, [pc, #52]	; (800c440 <__libc_init_array+0x3c>)
 800c40a:	1b64      	subs	r4, r4, r5
 800c40c:	10a4      	asrs	r4, r4, #2
 800c40e:	2600      	movs	r6, #0
 800c410:	42a6      	cmp	r6, r4
 800c412:	d109      	bne.n	800c428 <__libc_init_array+0x24>
 800c414:	4d0b      	ldr	r5, [pc, #44]	; (800c444 <__libc_init_array+0x40>)
 800c416:	4c0c      	ldr	r4, [pc, #48]	; (800c448 <__libc_init_array+0x44>)
 800c418:	f002 fd26 	bl	800ee68 <_init>
 800c41c:	1b64      	subs	r4, r4, r5
 800c41e:	10a4      	asrs	r4, r4, #2
 800c420:	2600      	movs	r6, #0
 800c422:	42a6      	cmp	r6, r4
 800c424:	d105      	bne.n	800c432 <__libc_init_array+0x2e>
 800c426:	bd70      	pop	{r4, r5, r6, pc}
 800c428:	f855 3b04 	ldr.w	r3, [r5], #4
 800c42c:	4798      	blx	r3
 800c42e:	3601      	adds	r6, #1
 800c430:	e7ee      	b.n	800c410 <__libc_init_array+0xc>
 800c432:	f855 3b04 	ldr.w	r3, [r5], #4
 800c436:	4798      	blx	r3
 800c438:	3601      	adds	r6, #1
 800c43a:	e7f2      	b.n	800c422 <__libc_init_array+0x1e>
 800c43c:	0800f34c 	.word	0x0800f34c
 800c440:	0800f34c 	.word	0x0800f34c
 800c444:	0800f34c 	.word	0x0800f34c
 800c448:	0800f350 	.word	0x0800f350

0800c44c <__retarget_lock_acquire_recursive>:
 800c44c:	4770      	bx	lr

0800c44e <__retarget_lock_release_recursive>:
 800c44e:	4770      	bx	lr

0800c450 <memcpy>:
 800c450:	440a      	add	r2, r1
 800c452:	4291      	cmp	r1, r2
 800c454:	f100 33ff 	add.w	r3, r0, #4294967295
 800c458:	d100      	bne.n	800c45c <memcpy+0xc>
 800c45a:	4770      	bx	lr
 800c45c:	b510      	push	{r4, lr}
 800c45e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c462:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c466:	4291      	cmp	r1, r2
 800c468:	d1f9      	bne.n	800c45e <memcpy+0xe>
 800c46a:	bd10      	pop	{r4, pc}
 800c46c:	0000      	movs	r0, r0
	...

0800c470 <nan>:
 800c470:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c478 <nan+0x8>
 800c474:	4770      	bx	lr
 800c476:	bf00      	nop
 800c478:	00000000 	.word	0x00000000
 800c47c:	7ff80000 	.word	0x7ff80000

0800c480 <quorem>:
 800c480:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c484:	6903      	ldr	r3, [r0, #16]
 800c486:	690c      	ldr	r4, [r1, #16]
 800c488:	42a3      	cmp	r3, r4
 800c48a:	4607      	mov	r7, r0
 800c48c:	db7e      	blt.n	800c58c <quorem+0x10c>
 800c48e:	3c01      	subs	r4, #1
 800c490:	f101 0814 	add.w	r8, r1, #20
 800c494:	f100 0514 	add.w	r5, r0, #20
 800c498:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c49c:	9301      	str	r3, [sp, #4]
 800c49e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800c4a2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c4a6:	3301      	adds	r3, #1
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800c4ae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800c4b2:	fbb2 f6f3 	udiv	r6, r2, r3
 800c4b6:	d331      	bcc.n	800c51c <quorem+0x9c>
 800c4b8:	f04f 0e00 	mov.w	lr, #0
 800c4bc:	4640      	mov	r0, r8
 800c4be:	46ac      	mov	ip, r5
 800c4c0:	46f2      	mov	sl, lr
 800c4c2:	f850 2b04 	ldr.w	r2, [r0], #4
 800c4c6:	b293      	uxth	r3, r2
 800c4c8:	fb06 e303 	mla	r3, r6, r3, lr
 800c4cc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c4d0:	0c1a      	lsrs	r2, r3, #16
 800c4d2:	b29b      	uxth	r3, r3
 800c4d4:	ebaa 0303 	sub.w	r3, sl, r3
 800c4d8:	f8dc a000 	ldr.w	sl, [ip]
 800c4dc:	fa13 f38a 	uxtah	r3, r3, sl
 800c4e0:	fb06 220e 	mla	r2, r6, lr, r2
 800c4e4:	9300      	str	r3, [sp, #0]
 800c4e6:	9b00      	ldr	r3, [sp, #0]
 800c4e8:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800c4ec:	b292      	uxth	r2, r2
 800c4ee:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800c4f2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c4f6:	f8bd 3000 	ldrh.w	r3, [sp]
 800c4fa:	4581      	cmp	r9, r0
 800c4fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c500:	f84c 3b04 	str.w	r3, [ip], #4
 800c504:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800c508:	d2db      	bcs.n	800c4c2 <quorem+0x42>
 800c50a:	f855 300b 	ldr.w	r3, [r5, fp]
 800c50e:	b92b      	cbnz	r3, 800c51c <quorem+0x9c>
 800c510:	9b01      	ldr	r3, [sp, #4]
 800c512:	3b04      	subs	r3, #4
 800c514:	429d      	cmp	r5, r3
 800c516:	461a      	mov	r2, r3
 800c518:	d32c      	bcc.n	800c574 <quorem+0xf4>
 800c51a:	613c      	str	r4, [r7, #16]
 800c51c:	4638      	mov	r0, r7
 800c51e:	f001 fd59 	bl	800dfd4 <__mcmp>
 800c522:	2800      	cmp	r0, #0
 800c524:	db22      	blt.n	800c56c <quorem+0xec>
 800c526:	3601      	adds	r6, #1
 800c528:	4629      	mov	r1, r5
 800c52a:	2000      	movs	r0, #0
 800c52c:	f858 2b04 	ldr.w	r2, [r8], #4
 800c530:	f8d1 c000 	ldr.w	ip, [r1]
 800c534:	b293      	uxth	r3, r2
 800c536:	1ac3      	subs	r3, r0, r3
 800c538:	0c12      	lsrs	r2, r2, #16
 800c53a:	fa13 f38c 	uxtah	r3, r3, ip
 800c53e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800c542:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c546:	b29b      	uxth	r3, r3
 800c548:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c54c:	45c1      	cmp	r9, r8
 800c54e:	f841 3b04 	str.w	r3, [r1], #4
 800c552:	ea4f 4022 	mov.w	r0, r2, asr #16
 800c556:	d2e9      	bcs.n	800c52c <quorem+0xac>
 800c558:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c55c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c560:	b922      	cbnz	r2, 800c56c <quorem+0xec>
 800c562:	3b04      	subs	r3, #4
 800c564:	429d      	cmp	r5, r3
 800c566:	461a      	mov	r2, r3
 800c568:	d30a      	bcc.n	800c580 <quorem+0x100>
 800c56a:	613c      	str	r4, [r7, #16]
 800c56c:	4630      	mov	r0, r6
 800c56e:	b003      	add	sp, #12
 800c570:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c574:	6812      	ldr	r2, [r2, #0]
 800c576:	3b04      	subs	r3, #4
 800c578:	2a00      	cmp	r2, #0
 800c57a:	d1ce      	bne.n	800c51a <quorem+0x9a>
 800c57c:	3c01      	subs	r4, #1
 800c57e:	e7c9      	b.n	800c514 <quorem+0x94>
 800c580:	6812      	ldr	r2, [r2, #0]
 800c582:	3b04      	subs	r3, #4
 800c584:	2a00      	cmp	r2, #0
 800c586:	d1f0      	bne.n	800c56a <quorem+0xea>
 800c588:	3c01      	subs	r4, #1
 800c58a:	e7eb      	b.n	800c564 <quorem+0xe4>
 800c58c:	2000      	movs	r0, #0
 800c58e:	e7ee      	b.n	800c56e <quorem+0xee>

0800c590 <_dtoa_r>:
 800c590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c594:	ed2d 8b04 	vpush	{d8-d9}
 800c598:	69c5      	ldr	r5, [r0, #28]
 800c59a:	b093      	sub	sp, #76	; 0x4c
 800c59c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800c5a0:	ec57 6b10 	vmov	r6, r7, d0
 800c5a4:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c5a8:	9107      	str	r1, [sp, #28]
 800c5aa:	4604      	mov	r4, r0
 800c5ac:	920a      	str	r2, [sp, #40]	; 0x28
 800c5ae:	930d      	str	r3, [sp, #52]	; 0x34
 800c5b0:	b975      	cbnz	r5, 800c5d0 <_dtoa_r+0x40>
 800c5b2:	2010      	movs	r0, #16
 800c5b4:	f001 f982 	bl	800d8bc <malloc>
 800c5b8:	4602      	mov	r2, r0
 800c5ba:	61e0      	str	r0, [r4, #28]
 800c5bc:	b920      	cbnz	r0, 800c5c8 <_dtoa_r+0x38>
 800c5be:	4bae      	ldr	r3, [pc, #696]	; (800c878 <_dtoa_r+0x2e8>)
 800c5c0:	21ef      	movs	r1, #239	; 0xef
 800c5c2:	48ae      	ldr	r0, [pc, #696]	; (800c87c <_dtoa_r+0x2ec>)
 800c5c4:	f002 f92a 	bl	800e81c <__assert_func>
 800c5c8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c5cc:	6005      	str	r5, [r0, #0]
 800c5ce:	60c5      	str	r5, [r0, #12]
 800c5d0:	69e3      	ldr	r3, [r4, #28]
 800c5d2:	6819      	ldr	r1, [r3, #0]
 800c5d4:	b151      	cbz	r1, 800c5ec <_dtoa_r+0x5c>
 800c5d6:	685a      	ldr	r2, [r3, #4]
 800c5d8:	604a      	str	r2, [r1, #4]
 800c5da:	2301      	movs	r3, #1
 800c5dc:	4093      	lsls	r3, r2
 800c5de:	608b      	str	r3, [r1, #8]
 800c5e0:	4620      	mov	r0, r4
 800c5e2:	f001 fa71 	bl	800dac8 <_Bfree>
 800c5e6:	69e3      	ldr	r3, [r4, #28]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	601a      	str	r2, [r3, #0]
 800c5ec:	1e3b      	subs	r3, r7, #0
 800c5ee:	bfbb      	ittet	lt
 800c5f0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800c5f4:	9303      	strlt	r3, [sp, #12]
 800c5f6:	2300      	movge	r3, #0
 800c5f8:	2201      	movlt	r2, #1
 800c5fa:	bfac      	ite	ge
 800c5fc:	f8c8 3000 	strge.w	r3, [r8]
 800c600:	f8c8 2000 	strlt.w	r2, [r8]
 800c604:	4b9e      	ldr	r3, [pc, #632]	; (800c880 <_dtoa_r+0x2f0>)
 800c606:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c60a:	ea33 0308 	bics.w	r3, r3, r8
 800c60e:	d11b      	bne.n	800c648 <_dtoa_r+0xb8>
 800c610:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c612:	f242 730f 	movw	r3, #9999	; 0x270f
 800c616:	6013      	str	r3, [r2, #0]
 800c618:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800c61c:	4333      	orrs	r3, r6
 800c61e:	f000 8593 	beq.w	800d148 <_dtoa_r+0xbb8>
 800c622:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c624:	b963      	cbnz	r3, 800c640 <_dtoa_r+0xb0>
 800c626:	4b97      	ldr	r3, [pc, #604]	; (800c884 <_dtoa_r+0x2f4>)
 800c628:	e027      	b.n	800c67a <_dtoa_r+0xea>
 800c62a:	4b97      	ldr	r3, [pc, #604]	; (800c888 <_dtoa_r+0x2f8>)
 800c62c:	9300      	str	r3, [sp, #0]
 800c62e:	3308      	adds	r3, #8
 800c630:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c632:	6013      	str	r3, [r2, #0]
 800c634:	9800      	ldr	r0, [sp, #0]
 800c636:	b013      	add	sp, #76	; 0x4c
 800c638:	ecbd 8b04 	vpop	{d8-d9}
 800c63c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c640:	4b90      	ldr	r3, [pc, #576]	; (800c884 <_dtoa_r+0x2f4>)
 800c642:	9300      	str	r3, [sp, #0]
 800c644:	3303      	adds	r3, #3
 800c646:	e7f3      	b.n	800c630 <_dtoa_r+0xa0>
 800c648:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c64c:	2200      	movs	r2, #0
 800c64e:	ec51 0b17 	vmov	r0, r1, d7
 800c652:	eeb0 8a47 	vmov.f32	s16, s14
 800c656:	eef0 8a67 	vmov.f32	s17, s15
 800c65a:	2300      	movs	r3, #0
 800c65c:	f7f4 fa34 	bl	8000ac8 <__aeabi_dcmpeq>
 800c660:	4681      	mov	r9, r0
 800c662:	b160      	cbz	r0, 800c67e <_dtoa_r+0xee>
 800c664:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c666:	2301      	movs	r3, #1
 800c668:	6013      	str	r3, [r2, #0]
 800c66a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c66c:	2b00      	cmp	r3, #0
 800c66e:	f000 8568 	beq.w	800d142 <_dtoa_r+0xbb2>
 800c672:	4b86      	ldr	r3, [pc, #536]	; (800c88c <_dtoa_r+0x2fc>)
 800c674:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c676:	6013      	str	r3, [r2, #0]
 800c678:	3b01      	subs	r3, #1
 800c67a:	9300      	str	r3, [sp, #0]
 800c67c:	e7da      	b.n	800c634 <_dtoa_r+0xa4>
 800c67e:	aa10      	add	r2, sp, #64	; 0x40
 800c680:	a911      	add	r1, sp, #68	; 0x44
 800c682:	4620      	mov	r0, r4
 800c684:	eeb0 0a48 	vmov.f32	s0, s16
 800c688:	eef0 0a68 	vmov.f32	s1, s17
 800c68c:	f001 fdb8 	bl	800e200 <__d2b>
 800c690:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800c694:	4682      	mov	sl, r0
 800c696:	2d00      	cmp	r5, #0
 800c698:	d07f      	beq.n	800c79a <_dtoa_r+0x20a>
 800c69a:	ee18 3a90 	vmov	r3, s17
 800c69e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c6a2:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800c6a6:	ec51 0b18 	vmov	r0, r1, d8
 800c6aa:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c6ae:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c6b2:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800c6b6:	4619      	mov	r1, r3
 800c6b8:	2200      	movs	r2, #0
 800c6ba:	4b75      	ldr	r3, [pc, #468]	; (800c890 <_dtoa_r+0x300>)
 800c6bc:	f7f3 fde4 	bl	8000288 <__aeabi_dsub>
 800c6c0:	a367      	add	r3, pc, #412	; (adr r3, 800c860 <_dtoa_r+0x2d0>)
 800c6c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6c6:	f7f3 ff97 	bl	80005f8 <__aeabi_dmul>
 800c6ca:	a367      	add	r3, pc, #412	; (adr r3, 800c868 <_dtoa_r+0x2d8>)
 800c6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6d0:	f7f3 fddc 	bl	800028c <__adddf3>
 800c6d4:	4606      	mov	r6, r0
 800c6d6:	4628      	mov	r0, r5
 800c6d8:	460f      	mov	r7, r1
 800c6da:	f7f3 ff23 	bl	8000524 <__aeabi_i2d>
 800c6de:	a364      	add	r3, pc, #400	; (adr r3, 800c870 <_dtoa_r+0x2e0>)
 800c6e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c6e4:	f7f3 ff88 	bl	80005f8 <__aeabi_dmul>
 800c6e8:	4602      	mov	r2, r0
 800c6ea:	460b      	mov	r3, r1
 800c6ec:	4630      	mov	r0, r6
 800c6ee:	4639      	mov	r1, r7
 800c6f0:	f7f3 fdcc 	bl	800028c <__adddf3>
 800c6f4:	4606      	mov	r6, r0
 800c6f6:	460f      	mov	r7, r1
 800c6f8:	f7f4 fa2e 	bl	8000b58 <__aeabi_d2iz>
 800c6fc:	2200      	movs	r2, #0
 800c6fe:	4683      	mov	fp, r0
 800c700:	2300      	movs	r3, #0
 800c702:	4630      	mov	r0, r6
 800c704:	4639      	mov	r1, r7
 800c706:	f7f4 f9e9 	bl	8000adc <__aeabi_dcmplt>
 800c70a:	b148      	cbz	r0, 800c720 <_dtoa_r+0x190>
 800c70c:	4658      	mov	r0, fp
 800c70e:	f7f3 ff09 	bl	8000524 <__aeabi_i2d>
 800c712:	4632      	mov	r2, r6
 800c714:	463b      	mov	r3, r7
 800c716:	f7f4 f9d7 	bl	8000ac8 <__aeabi_dcmpeq>
 800c71a:	b908      	cbnz	r0, 800c720 <_dtoa_r+0x190>
 800c71c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c720:	f1bb 0f16 	cmp.w	fp, #22
 800c724:	d857      	bhi.n	800c7d6 <_dtoa_r+0x246>
 800c726:	4b5b      	ldr	r3, [pc, #364]	; (800c894 <_dtoa_r+0x304>)
 800c728:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c730:	ec51 0b18 	vmov	r0, r1, d8
 800c734:	f7f4 f9d2 	bl	8000adc <__aeabi_dcmplt>
 800c738:	2800      	cmp	r0, #0
 800c73a:	d04e      	beq.n	800c7da <_dtoa_r+0x24a>
 800c73c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c740:	2300      	movs	r3, #0
 800c742:	930c      	str	r3, [sp, #48]	; 0x30
 800c744:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c746:	1b5b      	subs	r3, r3, r5
 800c748:	1e5a      	subs	r2, r3, #1
 800c74a:	bf45      	ittet	mi
 800c74c:	f1c3 0301 	rsbmi	r3, r3, #1
 800c750:	9305      	strmi	r3, [sp, #20]
 800c752:	2300      	movpl	r3, #0
 800c754:	2300      	movmi	r3, #0
 800c756:	9206      	str	r2, [sp, #24]
 800c758:	bf54      	ite	pl
 800c75a:	9305      	strpl	r3, [sp, #20]
 800c75c:	9306      	strmi	r3, [sp, #24]
 800c75e:	f1bb 0f00 	cmp.w	fp, #0
 800c762:	db3c      	blt.n	800c7de <_dtoa_r+0x24e>
 800c764:	9b06      	ldr	r3, [sp, #24]
 800c766:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800c76a:	445b      	add	r3, fp
 800c76c:	9306      	str	r3, [sp, #24]
 800c76e:	2300      	movs	r3, #0
 800c770:	9308      	str	r3, [sp, #32]
 800c772:	9b07      	ldr	r3, [sp, #28]
 800c774:	2b09      	cmp	r3, #9
 800c776:	d868      	bhi.n	800c84a <_dtoa_r+0x2ba>
 800c778:	2b05      	cmp	r3, #5
 800c77a:	bfc4      	itt	gt
 800c77c:	3b04      	subgt	r3, #4
 800c77e:	9307      	strgt	r3, [sp, #28]
 800c780:	9b07      	ldr	r3, [sp, #28]
 800c782:	f1a3 0302 	sub.w	r3, r3, #2
 800c786:	bfcc      	ite	gt
 800c788:	2500      	movgt	r5, #0
 800c78a:	2501      	movle	r5, #1
 800c78c:	2b03      	cmp	r3, #3
 800c78e:	f200 8085 	bhi.w	800c89c <_dtoa_r+0x30c>
 800c792:	e8df f003 	tbb	[pc, r3]
 800c796:	3b2e      	.short	0x3b2e
 800c798:	5839      	.short	0x5839
 800c79a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c79e:	441d      	add	r5, r3
 800c7a0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c7a4:	2b20      	cmp	r3, #32
 800c7a6:	bfc1      	itttt	gt
 800c7a8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c7ac:	fa08 f803 	lslgt.w	r8, r8, r3
 800c7b0:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800c7b4:	fa26 f303 	lsrgt.w	r3, r6, r3
 800c7b8:	bfd6      	itet	le
 800c7ba:	f1c3 0320 	rsble	r3, r3, #32
 800c7be:	ea48 0003 	orrgt.w	r0, r8, r3
 800c7c2:	fa06 f003 	lslle.w	r0, r6, r3
 800c7c6:	f7f3 fe9d 	bl	8000504 <__aeabi_ui2d>
 800c7ca:	2201      	movs	r2, #1
 800c7cc:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800c7d0:	3d01      	subs	r5, #1
 800c7d2:	920e      	str	r2, [sp, #56]	; 0x38
 800c7d4:	e76f      	b.n	800c6b6 <_dtoa_r+0x126>
 800c7d6:	2301      	movs	r3, #1
 800c7d8:	e7b3      	b.n	800c742 <_dtoa_r+0x1b2>
 800c7da:	900c      	str	r0, [sp, #48]	; 0x30
 800c7dc:	e7b2      	b.n	800c744 <_dtoa_r+0x1b4>
 800c7de:	9b05      	ldr	r3, [sp, #20]
 800c7e0:	eba3 030b 	sub.w	r3, r3, fp
 800c7e4:	9305      	str	r3, [sp, #20]
 800c7e6:	f1cb 0300 	rsb	r3, fp, #0
 800c7ea:	9308      	str	r3, [sp, #32]
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	930b      	str	r3, [sp, #44]	; 0x2c
 800c7f0:	e7bf      	b.n	800c772 <_dtoa_r+0x1e2>
 800c7f2:	2300      	movs	r3, #0
 800c7f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c7f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	dc52      	bgt.n	800c8a2 <_dtoa_r+0x312>
 800c7fc:	2301      	movs	r3, #1
 800c7fe:	9301      	str	r3, [sp, #4]
 800c800:	9304      	str	r3, [sp, #16]
 800c802:	461a      	mov	r2, r3
 800c804:	920a      	str	r2, [sp, #40]	; 0x28
 800c806:	e00b      	b.n	800c820 <_dtoa_r+0x290>
 800c808:	2301      	movs	r3, #1
 800c80a:	e7f3      	b.n	800c7f4 <_dtoa_r+0x264>
 800c80c:	2300      	movs	r3, #0
 800c80e:	9309      	str	r3, [sp, #36]	; 0x24
 800c810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c812:	445b      	add	r3, fp
 800c814:	9301      	str	r3, [sp, #4]
 800c816:	3301      	adds	r3, #1
 800c818:	2b01      	cmp	r3, #1
 800c81a:	9304      	str	r3, [sp, #16]
 800c81c:	bfb8      	it	lt
 800c81e:	2301      	movlt	r3, #1
 800c820:	69e0      	ldr	r0, [r4, #28]
 800c822:	2100      	movs	r1, #0
 800c824:	2204      	movs	r2, #4
 800c826:	f102 0614 	add.w	r6, r2, #20
 800c82a:	429e      	cmp	r6, r3
 800c82c:	d93d      	bls.n	800c8aa <_dtoa_r+0x31a>
 800c82e:	6041      	str	r1, [r0, #4]
 800c830:	4620      	mov	r0, r4
 800c832:	f001 f909 	bl	800da48 <_Balloc>
 800c836:	9000      	str	r0, [sp, #0]
 800c838:	2800      	cmp	r0, #0
 800c83a:	d139      	bne.n	800c8b0 <_dtoa_r+0x320>
 800c83c:	4b16      	ldr	r3, [pc, #88]	; (800c898 <_dtoa_r+0x308>)
 800c83e:	4602      	mov	r2, r0
 800c840:	f240 11af 	movw	r1, #431	; 0x1af
 800c844:	e6bd      	b.n	800c5c2 <_dtoa_r+0x32>
 800c846:	2301      	movs	r3, #1
 800c848:	e7e1      	b.n	800c80e <_dtoa_r+0x27e>
 800c84a:	2501      	movs	r5, #1
 800c84c:	2300      	movs	r3, #0
 800c84e:	9307      	str	r3, [sp, #28]
 800c850:	9509      	str	r5, [sp, #36]	; 0x24
 800c852:	f04f 33ff 	mov.w	r3, #4294967295
 800c856:	9301      	str	r3, [sp, #4]
 800c858:	9304      	str	r3, [sp, #16]
 800c85a:	2200      	movs	r2, #0
 800c85c:	2312      	movs	r3, #18
 800c85e:	e7d1      	b.n	800c804 <_dtoa_r+0x274>
 800c860:	636f4361 	.word	0x636f4361
 800c864:	3fd287a7 	.word	0x3fd287a7
 800c868:	8b60c8b3 	.word	0x8b60c8b3
 800c86c:	3fc68a28 	.word	0x3fc68a28
 800c870:	509f79fb 	.word	0x509f79fb
 800c874:	3fd34413 	.word	0x3fd34413
 800c878:	0800efb9 	.word	0x0800efb9
 800c87c:	0800efd0 	.word	0x0800efd0
 800c880:	7ff00000 	.word	0x7ff00000
 800c884:	0800efb5 	.word	0x0800efb5
 800c888:	0800efac 	.word	0x0800efac
 800c88c:	0800ef81 	.word	0x0800ef81
 800c890:	3ff80000 	.word	0x3ff80000
 800c894:	0800f120 	.word	0x0800f120
 800c898:	0800f028 	.word	0x0800f028
 800c89c:	2301      	movs	r3, #1
 800c89e:	9309      	str	r3, [sp, #36]	; 0x24
 800c8a0:	e7d7      	b.n	800c852 <_dtoa_r+0x2c2>
 800c8a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8a4:	9301      	str	r3, [sp, #4]
 800c8a6:	9304      	str	r3, [sp, #16]
 800c8a8:	e7ba      	b.n	800c820 <_dtoa_r+0x290>
 800c8aa:	3101      	adds	r1, #1
 800c8ac:	0052      	lsls	r2, r2, #1
 800c8ae:	e7ba      	b.n	800c826 <_dtoa_r+0x296>
 800c8b0:	69e3      	ldr	r3, [r4, #28]
 800c8b2:	9a00      	ldr	r2, [sp, #0]
 800c8b4:	601a      	str	r2, [r3, #0]
 800c8b6:	9b04      	ldr	r3, [sp, #16]
 800c8b8:	2b0e      	cmp	r3, #14
 800c8ba:	f200 80a8 	bhi.w	800ca0e <_dtoa_r+0x47e>
 800c8be:	2d00      	cmp	r5, #0
 800c8c0:	f000 80a5 	beq.w	800ca0e <_dtoa_r+0x47e>
 800c8c4:	f1bb 0f00 	cmp.w	fp, #0
 800c8c8:	dd38      	ble.n	800c93c <_dtoa_r+0x3ac>
 800c8ca:	4bc0      	ldr	r3, [pc, #768]	; (800cbcc <_dtoa_r+0x63c>)
 800c8cc:	f00b 020f 	and.w	r2, fp, #15
 800c8d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c8d4:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800c8d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c8dc:	ea4f 182b 	mov.w	r8, fp, asr #4
 800c8e0:	d019      	beq.n	800c916 <_dtoa_r+0x386>
 800c8e2:	4bbb      	ldr	r3, [pc, #748]	; (800cbd0 <_dtoa_r+0x640>)
 800c8e4:	ec51 0b18 	vmov	r0, r1, d8
 800c8e8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c8ec:	f7f3 ffae 	bl	800084c <__aeabi_ddiv>
 800c8f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c8f4:	f008 080f 	and.w	r8, r8, #15
 800c8f8:	2503      	movs	r5, #3
 800c8fa:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800cbd0 <_dtoa_r+0x640>
 800c8fe:	f1b8 0f00 	cmp.w	r8, #0
 800c902:	d10a      	bne.n	800c91a <_dtoa_r+0x38a>
 800c904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c908:	4632      	mov	r2, r6
 800c90a:	463b      	mov	r3, r7
 800c90c:	f7f3 ff9e 	bl	800084c <__aeabi_ddiv>
 800c910:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c914:	e02b      	b.n	800c96e <_dtoa_r+0x3de>
 800c916:	2502      	movs	r5, #2
 800c918:	e7ef      	b.n	800c8fa <_dtoa_r+0x36a>
 800c91a:	f018 0f01 	tst.w	r8, #1
 800c91e:	d008      	beq.n	800c932 <_dtoa_r+0x3a2>
 800c920:	4630      	mov	r0, r6
 800c922:	4639      	mov	r1, r7
 800c924:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c928:	f7f3 fe66 	bl	80005f8 <__aeabi_dmul>
 800c92c:	3501      	adds	r5, #1
 800c92e:	4606      	mov	r6, r0
 800c930:	460f      	mov	r7, r1
 800c932:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c936:	f109 0908 	add.w	r9, r9, #8
 800c93a:	e7e0      	b.n	800c8fe <_dtoa_r+0x36e>
 800c93c:	f000 809f 	beq.w	800ca7e <_dtoa_r+0x4ee>
 800c940:	f1cb 0600 	rsb	r6, fp, #0
 800c944:	4ba1      	ldr	r3, [pc, #644]	; (800cbcc <_dtoa_r+0x63c>)
 800c946:	4fa2      	ldr	r7, [pc, #648]	; (800cbd0 <_dtoa_r+0x640>)
 800c948:	f006 020f 	and.w	r2, r6, #15
 800c94c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c950:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c954:	ec51 0b18 	vmov	r0, r1, d8
 800c958:	f7f3 fe4e 	bl	80005f8 <__aeabi_dmul>
 800c95c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c960:	1136      	asrs	r6, r6, #4
 800c962:	2300      	movs	r3, #0
 800c964:	2502      	movs	r5, #2
 800c966:	2e00      	cmp	r6, #0
 800c968:	d17e      	bne.n	800ca68 <_dtoa_r+0x4d8>
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d1d0      	bne.n	800c910 <_dtoa_r+0x380>
 800c96e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c970:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c974:	2b00      	cmp	r3, #0
 800c976:	f000 8084 	beq.w	800ca82 <_dtoa_r+0x4f2>
 800c97a:	4b96      	ldr	r3, [pc, #600]	; (800cbd4 <_dtoa_r+0x644>)
 800c97c:	2200      	movs	r2, #0
 800c97e:	4640      	mov	r0, r8
 800c980:	4649      	mov	r1, r9
 800c982:	f7f4 f8ab 	bl	8000adc <__aeabi_dcmplt>
 800c986:	2800      	cmp	r0, #0
 800c988:	d07b      	beq.n	800ca82 <_dtoa_r+0x4f2>
 800c98a:	9b04      	ldr	r3, [sp, #16]
 800c98c:	2b00      	cmp	r3, #0
 800c98e:	d078      	beq.n	800ca82 <_dtoa_r+0x4f2>
 800c990:	9b01      	ldr	r3, [sp, #4]
 800c992:	2b00      	cmp	r3, #0
 800c994:	dd39      	ble.n	800ca0a <_dtoa_r+0x47a>
 800c996:	4b90      	ldr	r3, [pc, #576]	; (800cbd8 <_dtoa_r+0x648>)
 800c998:	2200      	movs	r2, #0
 800c99a:	4640      	mov	r0, r8
 800c99c:	4649      	mov	r1, r9
 800c99e:	f7f3 fe2b 	bl	80005f8 <__aeabi_dmul>
 800c9a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9a6:	9e01      	ldr	r6, [sp, #4]
 800c9a8:	f10b 37ff 	add.w	r7, fp, #4294967295
 800c9ac:	3501      	adds	r5, #1
 800c9ae:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800c9b2:	4628      	mov	r0, r5
 800c9b4:	f7f3 fdb6 	bl	8000524 <__aeabi_i2d>
 800c9b8:	4642      	mov	r2, r8
 800c9ba:	464b      	mov	r3, r9
 800c9bc:	f7f3 fe1c 	bl	80005f8 <__aeabi_dmul>
 800c9c0:	4b86      	ldr	r3, [pc, #536]	; (800cbdc <_dtoa_r+0x64c>)
 800c9c2:	2200      	movs	r2, #0
 800c9c4:	f7f3 fc62 	bl	800028c <__adddf3>
 800c9c8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c9cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c9d0:	9303      	str	r3, [sp, #12]
 800c9d2:	2e00      	cmp	r6, #0
 800c9d4:	d158      	bne.n	800ca88 <_dtoa_r+0x4f8>
 800c9d6:	4b82      	ldr	r3, [pc, #520]	; (800cbe0 <_dtoa_r+0x650>)
 800c9d8:	2200      	movs	r2, #0
 800c9da:	4640      	mov	r0, r8
 800c9dc:	4649      	mov	r1, r9
 800c9de:	f7f3 fc53 	bl	8000288 <__aeabi_dsub>
 800c9e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c9e6:	4680      	mov	r8, r0
 800c9e8:	4689      	mov	r9, r1
 800c9ea:	f7f4 f895 	bl	8000b18 <__aeabi_dcmpgt>
 800c9ee:	2800      	cmp	r0, #0
 800c9f0:	f040 8296 	bne.w	800cf20 <_dtoa_r+0x990>
 800c9f4:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c9f8:	4640      	mov	r0, r8
 800c9fa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c9fe:	4649      	mov	r1, r9
 800ca00:	f7f4 f86c 	bl	8000adc <__aeabi_dcmplt>
 800ca04:	2800      	cmp	r0, #0
 800ca06:	f040 8289 	bne.w	800cf1c <_dtoa_r+0x98c>
 800ca0a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ca0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f2c0 814e 	blt.w	800ccb2 <_dtoa_r+0x722>
 800ca16:	f1bb 0f0e 	cmp.w	fp, #14
 800ca1a:	f300 814a 	bgt.w	800ccb2 <_dtoa_r+0x722>
 800ca1e:	4b6b      	ldr	r3, [pc, #428]	; (800cbcc <_dtoa_r+0x63c>)
 800ca20:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ca24:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ca28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	f280 80dc 	bge.w	800cbe8 <_dtoa_r+0x658>
 800ca30:	9b04      	ldr	r3, [sp, #16]
 800ca32:	2b00      	cmp	r3, #0
 800ca34:	f300 80d8 	bgt.w	800cbe8 <_dtoa_r+0x658>
 800ca38:	f040 826f 	bne.w	800cf1a <_dtoa_r+0x98a>
 800ca3c:	4b68      	ldr	r3, [pc, #416]	; (800cbe0 <_dtoa_r+0x650>)
 800ca3e:	2200      	movs	r2, #0
 800ca40:	4640      	mov	r0, r8
 800ca42:	4649      	mov	r1, r9
 800ca44:	f7f3 fdd8 	bl	80005f8 <__aeabi_dmul>
 800ca48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ca4c:	f7f4 f85a 	bl	8000b04 <__aeabi_dcmpge>
 800ca50:	9e04      	ldr	r6, [sp, #16]
 800ca52:	4637      	mov	r7, r6
 800ca54:	2800      	cmp	r0, #0
 800ca56:	f040 8245 	bne.w	800cee4 <_dtoa_r+0x954>
 800ca5a:	9d00      	ldr	r5, [sp, #0]
 800ca5c:	2331      	movs	r3, #49	; 0x31
 800ca5e:	f805 3b01 	strb.w	r3, [r5], #1
 800ca62:	f10b 0b01 	add.w	fp, fp, #1
 800ca66:	e241      	b.n	800ceec <_dtoa_r+0x95c>
 800ca68:	07f2      	lsls	r2, r6, #31
 800ca6a:	d505      	bpl.n	800ca78 <_dtoa_r+0x4e8>
 800ca6c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ca70:	f7f3 fdc2 	bl	80005f8 <__aeabi_dmul>
 800ca74:	3501      	adds	r5, #1
 800ca76:	2301      	movs	r3, #1
 800ca78:	1076      	asrs	r6, r6, #1
 800ca7a:	3708      	adds	r7, #8
 800ca7c:	e773      	b.n	800c966 <_dtoa_r+0x3d6>
 800ca7e:	2502      	movs	r5, #2
 800ca80:	e775      	b.n	800c96e <_dtoa_r+0x3de>
 800ca82:	9e04      	ldr	r6, [sp, #16]
 800ca84:	465f      	mov	r7, fp
 800ca86:	e792      	b.n	800c9ae <_dtoa_r+0x41e>
 800ca88:	9900      	ldr	r1, [sp, #0]
 800ca8a:	4b50      	ldr	r3, [pc, #320]	; (800cbcc <_dtoa_r+0x63c>)
 800ca8c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ca90:	4431      	add	r1, r6
 800ca92:	9102      	str	r1, [sp, #8]
 800ca94:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ca96:	eeb0 9a47 	vmov.f32	s18, s14
 800ca9a:	eef0 9a67 	vmov.f32	s19, s15
 800ca9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800caa2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800caa6:	2900      	cmp	r1, #0
 800caa8:	d044      	beq.n	800cb34 <_dtoa_r+0x5a4>
 800caaa:	494e      	ldr	r1, [pc, #312]	; (800cbe4 <_dtoa_r+0x654>)
 800caac:	2000      	movs	r0, #0
 800caae:	f7f3 fecd 	bl	800084c <__aeabi_ddiv>
 800cab2:	ec53 2b19 	vmov	r2, r3, d9
 800cab6:	f7f3 fbe7 	bl	8000288 <__aeabi_dsub>
 800caba:	9d00      	ldr	r5, [sp, #0]
 800cabc:	ec41 0b19 	vmov	d9, r0, r1
 800cac0:	4649      	mov	r1, r9
 800cac2:	4640      	mov	r0, r8
 800cac4:	f7f4 f848 	bl	8000b58 <__aeabi_d2iz>
 800cac8:	4606      	mov	r6, r0
 800caca:	f7f3 fd2b 	bl	8000524 <__aeabi_i2d>
 800cace:	4602      	mov	r2, r0
 800cad0:	460b      	mov	r3, r1
 800cad2:	4640      	mov	r0, r8
 800cad4:	4649      	mov	r1, r9
 800cad6:	f7f3 fbd7 	bl	8000288 <__aeabi_dsub>
 800cada:	3630      	adds	r6, #48	; 0x30
 800cadc:	f805 6b01 	strb.w	r6, [r5], #1
 800cae0:	ec53 2b19 	vmov	r2, r3, d9
 800cae4:	4680      	mov	r8, r0
 800cae6:	4689      	mov	r9, r1
 800cae8:	f7f3 fff8 	bl	8000adc <__aeabi_dcmplt>
 800caec:	2800      	cmp	r0, #0
 800caee:	d164      	bne.n	800cbba <_dtoa_r+0x62a>
 800caf0:	4642      	mov	r2, r8
 800caf2:	464b      	mov	r3, r9
 800caf4:	4937      	ldr	r1, [pc, #220]	; (800cbd4 <_dtoa_r+0x644>)
 800caf6:	2000      	movs	r0, #0
 800caf8:	f7f3 fbc6 	bl	8000288 <__aeabi_dsub>
 800cafc:	ec53 2b19 	vmov	r2, r3, d9
 800cb00:	f7f3 ffec 	bl	8000adc <__aeabi_dcmplt>
 800cb04:	2800      	cmp	r0, #0
 800cb06:	f040 80b6 	bne.w	800cc76 <_dtoa_r+0x6e6>
 800cb0a:	9b02      	ldr	r3, [sp, #8]
 800cb0c:	429d      	cmp	r5, r3
 800cb0e:	f43f af7c 	beq.w	800ca0a <_dtoa_r+0x47a>
 800cb12:	4b31      	ldr	r3, [pc, #196]	; (800cbd8 <_dtoa_r+0x648>)
 800cb14:	ec51 0b19 	vmov	r0, r1, d9
 800cb18:	2200      	movs	r2, #0
 800cb1a:	f7f3 fd6d 	bl	80005f8 <__aeabi_dmul>
 800cb1e:	4b2e      	ldr	r3, [pc, #184]	; (800cbd8 <_dtoa_r+0x648>)
 800cb20:	ec41 0b19 	vmov	d9, r0, r1
 800cb24:	2200      	movs	r2, #0
 800cb26:	4640      	mov	r0, r8
 800cb28:	4649      	mov	r1, r9
 800cb2a:	f7f3 fd65 	bl	80005f8 <__aeabi_dmul>
 800cb2e:	4680      	mov	r8, r0
 800cb30:	4689      	mov	r9, r1
 800cb32:	e7c5      	b.n	800cac0 <_dtoa_r+0x530>
 800cb34:	ec51 0b17 	vmov	r0, r1, d7
 800cb38:	f7f3 fd5e 	bl	80005f8 <__aeabi_dmul>
 800cb3c:	9b02      	ldr	r3, [sp, #8]
 800cb3e:	9d00      	ldr	r5, [sp, #0]
 800cb40:	930f      	str	r3, [sp, #60]	; 0x3c
 800cb42:	ec41 0b19 	vmov	d9, r0, r1
 800cb46:	4649      	mov	r1, r9
 800cb48:	4640      	mov	r0, r8
 800cb4a:	f7f4 f805 	bl	8000b58 <__aeabi_d2iz>
 800cb4e:	4606      	mov	r6, r0
 800cb50:	f7f3 fce8 	bl	8000524 <__aeabi_i2d>
 800cb54:	3630      	adds	r6, #48	; 0x30
 800cb56:	4602      	mov	r2, r0
 800cb58:	460b      	mov	r3, r1
 800cb5a:	4640      	mov	r0, r8
 800cb5c:	4649      	mov	r1, r9
 800cb5e:	f7f3 fb93 	bl	8000288 <__aeabi_dsub>
 800cb62:	f805 6b01 	strb.w	r6, [r5], #1
 800cb66:	9b02      	ldr	r3, [sp, #8]
 800cb68:	429d      	cmp	r5, r3
 800cb6a:	4680      	mov	r8, r0
 800cb6c:	4689      	mov	r9, r1
 800cb6e:	f04f 0200 	mov.w	r2, #0
 800cb72:	d124      	bne.n	800cbbe <_dtoa_r+0x62e>
 800cb74:	4b1b      	ldr	r3, [pc, #108]	; (800cbe4 <_dtoa_r+0x654>)
 800cb76:	ec51 0b19 	vmov	r0, r1, d9
 800cb7a:	f7f3 fb87 	bl	800028c <__adddf3>
 800cb7e:	4602      	mov	r2, r0
 800cb80:	460b      	mov	r3, r1
 800cb82:	4640      	mov	r0, r8
 800cb84:	4649      	mov	r1, r9
 800cb86:	f7f3 ffc7 	bl	8000b18 <__aeabi_dcmpgt>
 800cb8a:	2800      	cmp	r0, #0
 800cb8c:	d173      	bne.n	800cc76 <_dtoa_r+0x6e6>
 800cb8e:	ec53 2b19 	vmov	r2, r3, d9
 800cb92:	4914      	ldr	r1, [pc, #80]	; (800cbe4 <_dtoa_r+0x654>)
 800cb94:	2000      	movs	r0, #0
 800cb96:	f7f3 fb77 	bl	8000288 <__aeabi_dsub>
 800cb9a:	4602      	mov	r2, r0
 800cb9c:	460b      	mov	r3, r1
 800cb9e:	4640      	mov	r0, r8
 800cba0:	4649      	mov	r1, r9
 800cba2:	f7f3 ff9b 	bl	8000adc <__aeabi_dcmplt>
 800cba6:	2800      	cmp	r0, #0
 800cba8:	f43f af2f 	beq.w	800ca0a <_dtoa_r+0x47a>
 800cbac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800cbae:	1e6b      	subs	r3, r5, #1
 800cbb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbb2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800cbb6:	2b30      	cmp	r3, #48	; 0x30
 800cbb8:	d0f8      	beq.n	800cbac <_dtoa_r+0x61c>
 800cbba:	46bb      	mov	fp, r7
 800cbbc:	e04a      	b.n	800cc54 <_dtoa_r+0x6c4>
 800cbbe:	4b06      	ldr	r3, [pc, #24]	; (800cbd8 <_dtoa_r+0x648>)
 800cbc0:	f7f3 fd1a 	bl	80005f8 <__aeabi_dmul>
 800cbc4:	4680      	mov	r8, r0
 800cbc6:	4689      	mov	r9, r1
 800cbc8:	e7bd      	b.n	800cb46 <_dtoa_r+0x5b6>
 800cbca:	bf00      	nop
 800cbcc:	0800f120 	.word	0x0800f120
 800cbd0:	0800f0f8 	.word	0x0800f0f8
 800cbd4:	3ff00000 	.word	0x3ff00000
 800cbd8:	40240000 	.word	0x40240000
 800cbdc:	401c0000 	.word	0x401c0000
 800cbe0:	40140000 	.word	0x40140000
 800cbe4:	3fe00000 	.word	0x3fe00000
 800cbe8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800cbec:	9d00      	ldr	r5, [sp, #0]
 800cbee:	4642      	mov	r2, r8
 800cbf0:	464b      	mov	r3, r9
 800cbf2:	4630      	mov	r0, r6
 800cbf4:	4639      	mov	r1, r7
 800cbf6:	f7f3 fe29 	bl	800084c <__aeabi_ddiv>
 800cbfa:	f7f3 ffad 	bl	8000b58 <__aeabi_d2iz>
 800cbfe:	9001      	str	r0, [sp, #4]
 800cc00:	f7f3 fc90 	bl	8000524 <__aeabi_i2d>
 800cc04:	4642      	mov	r2, r8
 800cc06:	464b      	mov	r3, r9
 800cc08:	f7f3 fcf6 	bl	80005f8 <__aeabi_dmul>
 800cc0c:	4602      	mov	r2, r0
 800cc0e:	460b      	mov	r3, r1
 800cc10:	4630      	mov	r0, r6
 800cc12:	4639      	mov	r1, r7
 800cc14:	f7f3 fb38 	bl	8000288 <__aeabi_dsub>
 800cc18:	9e01      	ldr	r6, [sp, #4]
 800cc1a:	9f04      	ldr	r7, [sp, #16]
 800cc1c:	3630      	adds	r6, #48	; 0x30
 800cc1e:	f805 6b01 	strb.w	r6, [r5], #1
 800cc22:	9e00      	ldr	r6, [sp, #0]
 800cc24:	1bae      	subs	r6, r5, r6
 800cc26:	42b7      	cmp	r7, r6
 800cc28:	4602      	mov	r2, r0
 800cc2a:	460b      	mov	r3, r1
 800cc2c:	d134      	bne.n	800cc98 <_dtoa_r+0x708>
 800cc2e:	f7f3 fb2d 	bl	800028c <__adddf3>
 800cc32:	4642      	mov	r2, r8
 800cc34:	464b      	mov	r3, r9
 800cc36:	4606      	mov	r6, r0
 800cc38:	460f      	mov	r7, r1
 800cc3a:	f7f3 ff6d 	bl	8000b18 <__aeabi_dcmpgt>
 800cc3e:	b9c8      	cbnz	r0, 800cc74 <_dtoa_r+0x6e4>
 800cc40:	4642      	mov	r2, r8
 800cc42:	464b      	mov	r3, r9
 800cc44:	4630      	mov	r0, r6
 800cc46:	4639      	mov	r1, r7
 800cc48:	f7f3 ff3e 	bl	8000ac8 <__aeabi_dcmpeq>
 800cc4c:	b110      	cbz	r0, 800cc54 <_dtoa_r+0x6c4>
 800cc4e:	9b01      	ldr	r3, [sp, #4]
 800cc50:	07db      	lsls	r3, r3, #31
 800cc52:	d40f      	bmi.n	800cc74 <_dtoa_r+0x6e4>
 800cc54:	4651      	mov	r1, sl
 800cc56:	4620      	mov	r0, r4
 800cc58:	f000 ff36 	bl	800dac8 <_Bfree>
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cc60:	702b      	strb	r3, [r5, #0]
 800cc62:	f10b 0301 	add.w	r3, fp, #1
 800cc66:	6013      	str	r3, [r2, #0]
 800cc68:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	f43f ace2 	beq.w	800c634 <_dtoa_r+0xa4>
 800cc70:	601d      	str	r5, [r3, #0]
 800cc72:	e4df      	b.n	800c634 <_dtoa_r+0xa4>
 800cc74:	465f      	mov	r7, fp
 800cc76:	462b      	mov	r3, r5
 800cc78:	461d      	mov	r5, r3
 800cc7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc7e:	2a39      	cmp	r2, #57	; 0x39
 800cc80:	d106      	bne.n	800cc90 <_dtoa_r+0x700>
 800cc82:	9a00      	ldr	r2, [sp, #0]
 800cc84:	429a      	cmp	r2, r3
 800cc86:	d1f7      	bne.n	800cc78 <_dtoa_r+0x6e8>
 800cc88:	9900      	ldr	r1, [sp, #0]
 800cc8a:	2230      	movs	r2, #48	; 0x30
 800cc8c:	3701      	adds	r7, #1
 800cc8e:	700a      	strb	r2, [r1, #0]
 800cc90:	781a      	ldrb	r2, [r3, #0]
 800cc92:	3201      	adds	r2, #1
 800cc94:	701a      	strb	r2, [r3, #0]
 800cc96:	e790      	b.n	800cbba <_dtoa_r+0x62a>
 800cc98:	4ba3      	ldr	r3, [pc, #652]	; (800cf28 <_dtoa_r+0x998>)
 800cc9a:	2200      	movs	r2, #0
 800cc9c:	f7f3 fcac 	bl	80005f8 <__aeabi_dmul>
 800cca0:	2200      	movs	r2, #0
 800cca2:	2300      	movs	r3, #0
 800cca4:	4606      	mov	r6, r0
 800cca6:	460f      	mov	r7, r1
 800cca8:	f7f3 ff0e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ccac:	2800      	cmp	r0, #0
 800ccae:	d09e      	beq.n	800cbee <_dtoa_r+0x65e>
 800ccb0:	e7d0      	b.n	800cc54 <_dtoa_r+0x6c4>
 800ccb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ccb4:	2a00      	cmp	r2, #0
 800ccb6:	f000 80ca 	beq.w	800ce4e <_dtoa_r+0x8be>
 800ccba:	9a07      	ldr	r2, [sp, #28]
 800ccbc:	2a01      	cmp	r2, #1
 800ccbe:	f300 80ad 	bgt.w	800ce1c <_dtoa_r+0x88c>
 800ccc2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ccc4:	2a00      	cmp	r2, #0
 800ccc6:	f000 80a5 	beq.w	800ce14 <_dtoa_r+0x884>
 800ccca:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ccce:	9e08      	ldr	r6, [sp, #32]
 800ccd0:	9d05      	ldr	r5, [sp, #20]
 800ccd2:	9a05      	ldr	r2, [sp, #20]
 800ccd4:	441a      	add	r2, r3
 800ccd6:	9205      	str	r2, [sp, #20]
 800ccd8:	9a06      	ldr	r2, [sp, #24]
 800ccda:	2101      	movs	r1, #1
 800ccdc:	441a      	add	r2, r3
 800ccde:	4620      	mov	r0, r4
 800cce0:	9206      	str	r2, [sp, #24]
 800cce2:	f000 fff1 	bl	800dcc8 <__i2b>
 800cce6:	4607      	mov	r7, r0
 800cce8:	b165      	cbz	r5, 800cd04 <_dtoa_r+0x774>
 800ccea:	9b06      	ldr	r3, [sp, #24]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	dd09      	ble.n	800cd04 <_dtoa_r+0x774>
 800ccf0:	42ab      	cmp	r3, r5
 800ccf2:	9a05      	ldr	r2, [sp, #20]
 800ccf4:	bfa8      	it	ge
 800ccf6:	462b      	movge	r3, r5
 800ccf8:	1ad2      	subs	r2, r2, r3
 800ccfa:	9205      	str	r2, [sp, #20]
 800ccfc:	9a06      	ldr	r2, [sp, #24]
 800ccfe:	1aed      	subs	r5, r5, r3
 800cd00:	1ad3      	subs	r3, r2, r3
 800cd02:	9306      	str	r3, [sp, #24]
 800cd04:	9b08      	ldr	r3, [sp, #32]
 800cd06:	b1f3      	cbz	r3, 800cd46 <_dtoa_r+0x7b6>
 800cd08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	f000 80a3 	beq.w	800ce56 <_dtoa_r+0x8c6>
 800cd10:	2e00      	cmp	r6, #0
 800cd12:	dd10      	ble.n	800cd36 <_dtoa_r+0x7a6>
 800cd14:	4639      	mov	r1, r7
 800cd16:	4632      	mov	r2, r6
 800cd18:	4620      	mov	r0, r4
 800cd1a:	f001 f895 	bl	800de48 <__pow5mult>
 800cd1e:	4652      	mov	r2, sl
 800cd20:	4601      	mov	r1, r0
 800cd22:	4607      	mov	r7, r0
 800cd24:	4620      	mov	r0, r4
 800cd26:	f000 ffe5 	bl	800dcf4 <__multiply>
 800cd2a:	4651      	mov	r1, sl
 800cd2c:	4680      	mov	r8, r0
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f000 feca 	bl	800dac8 <_Bfree>
 800cd34:	46c2      	mov	sl, r8
 800cd36:	9b08      	ldr	r3, [sp, #32]
 800cd38:	1b9a      	subs	r2, r3, r6
 800cd3a:	d004      	beq.n	800cd46 <_dtoa_r+0x7b6>
 800cd3c:	4651      	mov	r1, sl
 800cd3e:	4620      	mov	r0, r4
 800cd40:	f001 f882 	bl	800de48 <__pow5mult>
 800cd44:	4682      	mov	sl, r0
 800cd46:	2101      	movs	r1, #1
 800cd48:	4620      	mov	r0, r4
 800cd4a:	f000 ffbd 	bl	800dcc8 <__i2b>
 800cd4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd50:	2b00      	cmp	r3, #0
 800cd52:	4606      	mov	r6, r0
 800cd54:	f340 8081 	ble.w	800ce5a <_dtoa_r+0x8ca>
 800cd58:	461a      	mov	r2, r3
 800cd5a:	4601      	mov	r1, r0
 800cd5c:	4620      	mov	r0, r4
 800cd5e:	f001 f873 	bl	800de48 <__pow5mult>
 800cd62:	9b07      	ldr	r3, [sp, #28]
 800cd64:	2b01      	cmp	r3, #1
 800cd66:	4606      	mov	r6, r0
 800cd68:	dd7a      	ble.n	800ce60 <_dtoa_r+0x8d0>
 800cd6a:	f04f 0800 	mov.w	r8, #0
 800cd6e:	6933      	ldr	r3, [r6, #16]
 800cd70:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800cd74:	6918      	ldr	r0, [r3, #16]
 800cd76:	f000 ff59 	bl	800dc2c <__hi0bits>
 800cd7a:	f1c0 0020 	rsb	r0, r0, #32
 800cd7e:	9b06      	ldr	r3, [sp, #24]
 800cd80:	4418      	add	r0, r3
 800cd82:	f010 001f 	ands.w	r0, r0, #31
 800cd86:	f000 8094 	beq.w	800ceb2 <_dtoa_r+0x922>
 800cd8a:	f1c0 0320 	rsb	r3, r0, #32
 800cd8e:	2b04      	cmp	r3, #4
 800cd90:	f340 8085 	ble.w	800ce9e <_dtoa_r+0x90e>
 800cd94:	9b05      	ldr	r3, [sp, #20]
 800cd96:	f1c0 001c 	rsb	r0, r0, #28
 800cd9a:	4403      	add	r3, r0
 800cd9c:	9305      	str	r3, [sp, #20]
 800cd9e:	9b06      	ldr	r3, [sp, #24]
 800cda0:	4403      	add	r3, r0
 800cda2:	4405      	add	r5, r0
 800cda4:	9306      	str	r3, [sp, #24]
 800cda6:	9b05      	ldr	r3, [sp, #20]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	dd05      	ble.n	800cdb8 <_dtoa_r+0x828>
 800cdac:	4651      	mov	r1, sl
 800cdae:	461a      	mov	r2, r3
 800cdb0:	4620      	mov	r0, r4
 800cdb2:	f001 f8a3 	bl	800defc <__lshift>
 800cdb6:	4682      	mov	sl, r0
 800cdb8:	9b06      	ldr	r3, [sp, #24]
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	dd05      	ble.n	800cdca <_dtoa_r+0x83a>
 800cdbe:	4631      	mov	r1, r6
 800cdc0:	461a      	mov	r2, r3
 800cdc2:	4620      	mov	r0, r4
 800cdc4:	f001 f89a 	bl	800defc <__lshift>
 800cdc8:	4606      	mov	r6, r0
 800cdca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cdcc:	2b00      	cmp	r3, #0
 800cdce:	d072      	beq.n	800ceb6 <_dtoa_r+0x926>
 800cdd0:	4631      	mov	r1, r6
 800cdd2:	4650      	mov	r0, sl
 800cdd4:	f001 f8fe 	bl	800dfd4 <__mcmp>
 800cdd8:	2800      	cmp	r0, #0
 800cdda:	da6c      	bge.n	800ceb6 <_dtoa_r+0x926>
 800cddc:	2300      	movs	r3, #0
 800cdde:	4651      	mov	r1, sl
 800cde0:	220a      	movs	r2, #10
 800cde2:	4620      	mov	r0, r4
 800cde4:	f000 fe92 	bl	800db0c <__multadd>
 800cde8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cdea:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cdee:	4682      	mov	sl, r0
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	f000 81b0 	beq.w	800d156 <_dtoa_r+0xbc6>
 800cdf6:	2300      	movs	r3, #0
 800cdf8:	4639      	mov	r1, r7
 800cdfa:	220a      	movs	r2, #10
 800cdfc:	4620      	mov	r0, r4
 800cdfe:	f000 fe85 	bl	800db0c <__multadd>
 800ce02:	9b01      	ldr	r3, [sp, #4]
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	4607      	mov	r7, r0
 800ce08:	f300 8096 	bgt.w	800cf38 <_dtoa_r+0x9a8>
 800ce0c:	9b07      	ldr	r3, [sp, #28]
 800ce0e:	2b02      	cmp	r3, #2
 800ce10:	dc59      	bgt.n	800cec6 <_dtoa_r+0x936>
 800ce12:	e091      	b.n	800cf38 <_dtoa_r+0x9a8>
 800ce14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ce16:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800ce1a:	e758      	b.n	800ccce <_dtoa_r+0x73e>
 800ce1c:	9b04      	ldr	r3, [sp, #16]
 800ce1e:	1e5e      	subs	r6, r3, #1
 800ce20:	9b08      	ldr	r3, [sp, #32]
 800ce22:	42b3      	cmp	r3, r6
 800ce24:	bfbf      	itttt	lt
 800ce26:	9b08      	ldrlt	r3, [sp, #32]
 800ce28:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800ce2a:	9608      	strlt	r6, [sp, #32]
 800ce2c:	1af3      	sublt	r3, r6, r3
 800ce2e:	bfb4      	ite	lt
 800ce30:	18d2      	addlt	r2, r2, r3
 800ce32:	1b9e      	subge	r6, r3, r6
 800ce34:	9b04      	ldr	r3, [sp, #16]
 800ce36:	bfbc      	itt	lt
 800ce38:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800ce3a:	2600      	movlt	r6, #0
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	bfb7      	itett	lt
 800ce40:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800ce44:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800ce48:	1a9d      	sublt	r5, r3, r2
 800ce4a:	2300      	movlt	r3, #0
 800ce4c:	e741      	b.n	800ccd2 <_dtoa_r+0x742>
 800ce4e:	9e08      	ldr	r6, [sp, #32]
 800ce50:	9d05      	ldr	r5, [sp, #20]
 800ce52:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800ce54:	e748      	b.n	800cce8 <_dtoa_r+0x758>
 800ce56:	9a08      	ldr	r2, [sp, #32]
 800ce58:	e770      	b.n	800cd3c <_dtoa_r+0x7ac>
 800ce5a:	9b07      	ldr	r3, [sp, #28]
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	dc19      	bgt.n	800ce94 <_dtoa_r+0x904>
 800ce60:	9b02      	ldr	r3, [sp, #8]
 800ce62:	b9bb      	cbnz	r3, 800ce94 <_dtoa_r+0x904>
 800ce64:	9b03      	ldr	r3, [sp, #12]
 800ce66:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ce6a:	b99b      	cbnz	r3, 800ce94 <_dtoa_r+0x904>
 800ce6c:	9b03      	ldr	r3, [sp, #12]
 800ce6e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ce72:	0d1b      	lsrs	r3, r3, #20
 800ce74:	051b      	lsls	r3, r3, #20
 800ce76:	b183      	cbz	r3, 800ce9a <_dtoa_r+0x90a>
 800ce78:	9b05      	ldr	r3, [sp, #20]
 800ce7a:	3301      	adds	r3, #1
 800ce7c:	9305      	str	r3, [sp, #20]
 800ce7e:	9b06      	ldr	r3, [sp, #24]
 800ce80:	3301      	adds	r3, #1
 800ce82:	9306      	str	r3, [sp, #24]
 800ce84:	f04f 0801 	mov.w	r8, #1
 800ce88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	f47f af6f 	bne.w	800cd6e <_dtoa_r+0x7de>
 800ce90:	2001      	movs	r0, #1
 800ce92:	e774      	b.n	800cd7e <_dtoa_r+0x7ee>
 800ce94:	f04f 0800 	mov.w	r8, #0
 800ce98:	e7f6      	b.n	800ce88 <_dtoa_r+0x8f8>
 800ce9a:	4698      	mov	r8, r3
 800ce9c:	e7f4      	b.n	800ce88 <_dtoa_r+0x8f8>
 800ce9e:	d082      	beq.n	800cda6 <_dtoa_r+0x816>
 800cea0:	9a05      	ldr	r2, [sp, #20]
 800cea2:	331c      	adds	r3, #28
 800cea4:	441a      	add	r2, r3
 800cea6:	9205      	str	r2, [sp, #20]
 800cea8:	9a06      	ldr	r2, [sp, #24]
 800ceaa:	441a      	add	r2, r3
 800ceac:	441d      	add	r5, r3
 800ceae:	9206      	str	r2, [sp, #24]
 800ceb0:	e779      	b.n	800cda6 <_dtoa_r+0x816>
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	e7f4      	b.n	800cea0 <_dtoa_r+0x910>
 800ceb6:	9b04      	ldr	r3, [sp, #16]
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	dc37      	bgt.n	800cf2c <_dtoa_r+0x99c>
 800cebc:	9b07      	ldr	r3, [sp, #28]
 800cebe:	2b02      	cmp	r3, #2
 800cec0:	dd34      	ble.n	800cf2c <_dtoa_r+0x99c>
 800cec2:	9b04      	ldr	r3, [sp, #16]
 800cec4:	9301      	str	r3, [sp, #4]
 800cec6:	9b01      	ldr	r3, [sp, #4]
 800cec8:	b963      	cbnz	r3, 800cee4 <_dtoa_r+0x954>
 800ceca:	4631      	mov	r1, r6
 800cecc:	2205      	movs	r2, #5
 800cece:	4620      	mov	r0, r4
 800ced0:	f000 fe1c 	bl	800db0c <__multadd>
 800ced4:	4601      	mov	r1, r0
 800ced6:	4606      	mov	r6, r0
 800ced8:	4650      	mov	r0, sl
 800ceda:	f001 f87b 	bl	800dfd4 <__mcmp>
 800cede:	2800      	cmp	r0, #0
 800cee0:	f73f adbb 	bgt.w	800ca5a <_dtoa_r+0x4ca>
 800cee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800cee6:	9d00      	ldr	r5, [sp, #0]
 800cee8:	ea6f 0b03 	mvn.w	fp, r3
 800ceec:	f04f 0800 	mov.w	r8, #0
 800cef0:	4631      	mov	r1, r6
 800cef2:	4620      	mov	r0, r4
 800cef4:	f000 fde8 	bl	800dac8 <_Bfree>
 800cef8:	2f00      	cmp	r7, #0
 800cefa:	f43f aeab 	beq.w	800cc54 <_dtoa_r+0x6c4>
 800cefe:	f1b8 0f00 	cmp.w	r8, #0
 800cf02:	d005      	beq.n	800cf10 <_dtoa_r+0x980>
 800cf04:	45b8      	cmp	r8, r7
 800cf06:	d003      	beq.n	800cf10 <_dtoa_r+0x980>
 800cf08:	4641      	mov	r1, r8
 800cf0a:	4620      	mov	r0, r4
 800cf0c:	f000 fddc 	bl	800dac8 <_Bfree>
 800cf10:	4639      	mov	r1, r7
 800cf12:	4620      	mov	r0, r4
 800cf14:	f000 fdd8 	bl	800dac8 <_Bfree>
 800cf18:	e69c      	b.n	800cc54 <_dtoa_r+0x6c4>
 800cf1a:	2600      	movs	r6, #0
 800cf1c:	4637      	mov	r7, r6
 800cf1e:	e7e1      	b.n	800cee4 <_dtoa_r+0x954>
 800cf20:	46bb      	mov	fp, r7
 800cf22:	4637      	mov	r7, r6
 800cf24:	e599      	b.n	800ca5a <_dtoa_r+0x4ca>
 800cf26:	bf00      	nop
 800cf28:	40240000 	.word	0x40240000
 800cf2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf2e:	2b00      	cmp	r3, #0
 800cf30:	f000 80c8 	beq.w	800d0c4 <_dtoa_r+0xb34>
 800cf34:	9b04      	ldr	r3, [sp, #16]
 800cf36:	9301      	str	r3, [sp, #4]
 800cf38:	2d00      	cmp	r5, #0
 800cf3a:	dd05      	ble.n	800cf48 <_dtoa_r+0x9b8>
 800cf3c:	4639      	mov	r1, r7
 800cf3e:	462a      	mov	r2, r5
 800cf40:	4620      	mov	r0, r4
 800cf42:	f000 ffdb 	bl	800defc <__lshift>
 800cf46:	4607      	mov	r7, r0
 800cf48:	f1b8 0f00 	cmp.w	r8, #0
 800cf4c:	d05b      	beq.n	800d006 <_dtoa_r+0xa76>
 800cf4e:	6879      	ldr	r1, [r7, #4]
 800cf50:	4620      	mov	r0, r4
 800cf52:	f000 fd79 	bl	800da48 <_Balloc>
 800cf56:	4605      	mov	r5, r0
 800cf58:	b928      	cbnz	r0, 800cf66 <_dtoa_r+0x9d6>
 800cf5a:	4b83      	ldr	r3, [pc, #524]	; (800d168 <_dtoa_r+0xbd8>)
 800cf5c:	4602      	mov	r2, r0
 800cf5e:	f240 21ef 	movw	r1, #751	; 0x2ef
 800cf62:	f7ff bb2e 	b.w	800c5c2 <_dtoa_r+0x32>
 800cf66:	693a      	ldr	r2, [r7, #16]
 800cf68:	3202      	adds	r2, #2
 800cf6a:	0092      	lsls	r2, r2, #2
 800cf6c:	f107 010c 	add.w	r1, r7, #12
 800cf70:	300c      	adds	r0, #12
 800cf72:	f7ff fa6d 	bl	800c450 <memcpy>
 800cf76:	2201      	movs	r2, #1
 800cf78:	4629      	mov	r1, r5
 800cf7a:	4620      	mov	r0, r4
 800cf7c:	f000 ffbe 	bl	800defc <__lshift>
 800cf80:	9b00      	ldr	r3, [sp, #0]
 800cf82:	3301      	adds	r3, #1
 800cf84:	9304      	str	r3, [sp, #16]
 800cf86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf8a:	4413      	add	r3, r2
 800cf8c:	9308      	str	r3, [sp, #32]
 800cf8e:	9b02      	ldr	r3, [sp, #8]
 800cf90:	f003 0301 	and.w	r3, r3, #1
 800cf94:	46b8      	mov	r8, r7
 800cf96:	9306      	str	r3, [sp, #24]
 800cf98:	4607      	mov	r7, r0
 800cf9a:	9b04      	ldr	r3, [sp, #16]
 800cf9c:	4631      	mov	r1, r6
 800cf9e:	3b01      	subs	r3, #1
 800cfa0:	4650      	mov	r0, sl
 800cfa2:	9301      	str	r3, [sp, #4]
 800cfa4:	f7ff fa6c 	bl	800c480 <quorem>
 800cfa8:	4641      	mov	r1, r8
 800cfaa:	9002      	str	r0, [sp, #8]
 800cfac:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800cfb0:	4650      	mov	r0, sl
 800cfb2:	f001 f80f 	bl	800dfd4 <__mcmp>
 800cfb6:	463a      	mov	r2, r7
 800cfb8:	9005      	str	r0, [sp, #20]
 800cfba:	4631      	mov	r1, r6
 800cfbc:	4620      	mov	r0, r4
 800cfbe:	f001 f825 	bl	800e00c <__mdiff>
 800cfc2:	68c2      	ldr	r2, [r0, #12]
 800cfc4:	4605      	mov	r5, r0
 800cfc6:	bb02      	cbnz	r2, 800d00a <_dtoa_r+0xa7a>
 800cfc8:	4601      	mov	r1, r0
 800cfca:	4650      	mov	r0, sl
 800cfcc:	f001 f802 	bl	800dfd4 <__mcmp>
 800cfd0:	4602      	mov	r2, r0
 800cfd2:	4629      	mov	r1, r5
 800cfd4:	4620      	mov	r0, r4
 800cfd6:	9209      	str	r2, [sp, #36]	; 0x24
 800cfd8:	f000 fd76 	bl	800dac8 <_Bfree>
 800cfdc:	9b07      	ldr	r3, [sp, #28]
 800cfde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cfe0:	9d04      	ldr	r5, [sp, #16]
 800cfe2:	ea43 0102 	orr.w	r1, r3, r2
 800cfe6:	9b06      	ldr	r3, [sp, #24]
 800cfe8:	4319      	orrs	r1, r3
 800cfea:	d110      	bne.n	800d00e <_dtoa_r+0xa7e>
 800cfec:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800cff0:	d029      	beq.n	800d046 <_dtoa_r+0xab6>
 800cff2:	9b05      	ldr	r3, [sp, #20]
 800cff4:	2b00      	cmp	r3, #0
 800cff6:	dd02      	ble.n	800cffe <_dtoa_r+0xa6e>
 800cff8:	9b02      	ldr	r3, [sp, #8]
 800cffa:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800cffe:	9b01      	ldr	r3, [sp, #4]
 800d000:	f883 9000 	strb.w	r9, [r3]
 800d004:	e774      	b.n	800cef0 <_dtoa_r+0x960>
 800d006:	4638      	mov	r0, r7
 800d008:	e7ba      	b.n	800cf80 <_dtoa_r+0x9f0>
 800d00a:	2201      	movs	r2, #1
 800d00c:	e7e1      	b.n	800cfd2 <_dtoa_r+0xa42>
 800d00e:	9b05      	ldr	r3, [sp, #20]
 800d010:	2b00      	cmp	r3, #0
 800d012:	db04      	blt.n	800d01e <_dtoa_r+0xa8e>
 800d014:	9907      	ldr	r1, [sp, #28]
 800d016:	430b      	orrs	r3, r1
 800d018:	9906      	ldr	r1, [sp, #24]
 800d01a:	430b      	orrs	r3, r1
 800d01c:	d120      	bne.n	800d060 <_dtoa_r+0xad0>
 800d01e:	2a00      	cmp	r2, #0
 800d020:	dded      	ble.n	800cffe <_dtoa_r+0xa6e>
 800d022:	4651      	mov	r1, sl
 800d024:	2201      	movs	r2, #1
 800d026:	4620      	mov	r0, r4
 800d028:	f000 ff68 	bl	800defc <__lshift>
 800d02c:	4631      	mov	r1, r6
 800d02e:	4682      	mov	sl, r0
 800d030:	f000 ffd0 	bl	800dfd4 <__mcmp>
 800d034:	2800      	cmp	r0, #0
 800d036:	dc03      	bgt.n	800d040 <_dtoa_r+0xab0>
 800d038:	d1e1      	bne.n	800cffe <_dtoa_r+0xa6e>
 800d03a:	f019 0f01 	tst.w	r9, #1
 800d03e:	d0de      	beq.n	800cffe <_dtoa_r+0xa6e>
 800d040:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d044:	d1d8      	bne.n	800cff8 <_dtoa_r+0xa68>
 800d046:	9a01      	ldr	r2, [sp, #4]
 800d048:	2339      	movs	r3, #57	; 0x39
 800d04a:	7013      	strb	r3, [r2, #0]
 800d04c:	462b      	mov	r3, r5
 800d04e:	461d      	mov	r5, r3
 800d050:	3b01      	subs	r3, #1
 800d052:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d056:	2a39      	cmp	r2, #57	; 0x39
 800d058:	d06c      	beq.n	800d134 <_dtoa_r+0xba4>
 800d05a:	3201      	adds	r2, #1
 800d05c:	701a      	strb	r2, [r3, #0]
 800d05e:	e747      	b.n	800cef0 <_dtoa_r+0x960>
 800d060:	2a00      	cmp	r2, #0
 800d062:	dd07      	ble.n	800d074 <_dtoa_r+0xae4>
 800d064:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800d068:	d0ed      	beq.n	800d046 <_dtoa_r+0xab6>
 800d06a:	9a01      	ldr	r2, [sp, #4]
 800d06c:	f109 0301 	add.w	r3, r9, #1
 800d070:	7013      	strb	r3, [r2, #0]
 800d072:	e73d      	b.n	800cef0 <_dtoa_r+0x960>
 800d074:	9b04      	ldr	r3, [sp, #16]
 800d076:	9a08      	ldr	r2, [sp, #32]
 800d078:	f803 9c01 	strb.w	r9, [r3, #-1]
 800d07c:	4293      	cmp	r3, r2
 800d07e:	d043      	beq.n	800d108 <_dtoa_r+0xb78>
 800d080:	4651      	mov	r1, sl
 800d082:	2300      	movs	r3, #0
 800d084:	220a      	movs	r2, #10
 800d086:	4620      	mov	r0, r4
 800d088:	f000 fd40 	bl	800db0c <__multadd>
 800d08c:	45b8      	cmp	r8, r7
 800d08e:	4682      	mov	sl, r0
 800d090:	f04f 0300 	mov.w	r3, #0
 800d094:	f04f 020a 	mov.w	r2, #10
 800d098:	4641      	mov	r1, r8
 800d09a:	4620      	mov	r0, r4
 800d09c:	d107      	bne.n	800d0ae <_dtoa_r+0xb1e>
 800d09e:	f000 fd35 	bl	800db0c <__multadd>
 800d0a2:	4680      	mov	r8, r0
 800d0a4:	4607      	mov	r7, r0
 800d0a6:	9b04      	ldr	r3, [sp, #16]
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	9304      	str	r3, [sp, #16]
 800d0ac:	e775      	b.n	800cf9a <_dtoa_r+0xa0a>
 800d0ae:	f000 fd2d 	bl	800db0c <__multadd>
 800d0b2:	4639      	mov	r1, r7
 800d0b4:	4680      	mov	r8, r0
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	220a      	movs	r2, #10
 800d0ba:	4620      	mov	r0, r4
 800d0bc:	f000 fd26 	bl	800db0c <__multadd>
 800d0c0:	4607      	mov	r7, r0
 800d0c2:	e7f0      	b.n	800d0a6 <_dtoa_r+0xb16>
 800d0c4:	9b04      	ldr	r3, [sp, #16]
 800d0c6:	9301      	str	r3, [sp, #4]
 800d0c8:	9d00      	ldr	r5, [sp, #0]
 800d0ca:	4631      	mov	r1, r6
 800d0cc:	4650      	mov	r0, sl
 800d0ce:	f7ff f9d7 	bl	800c480 <quorem>
 800d0d2:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800d0d6:	9b00      	ldr	r3, [sp, #0]
 800d0d8:	f805 9b01 	strb.w	r9, [r5], #1
 800d0dc:	1aea      	subs	r2, r5, r3
 800d0de:	9b01      	ldr	r3, [sp, #4]
 800d0e0:	4293      	cmp	r3, r2
 800d0e2:	dd07      	ble.n	800d0f4 <_dtoa_r+0xb64>
 800d0e4:	4651      	mov	r1, sl
 800d0e6:	2300      	movs	r3, #0
 800d0e8:	220a      	movs	r2, #10
 800d0ea:	4620      	mov	r0, r4
 800d0ec:	f000 fd0e 	bl	800db0c <__multadd>
 800d0f0:	4682      	mov	sl, r0
 800d0f2:	e7ea      	b.n	800d0ca <_dtoa_r+0xb3a>
 800d0f4:	9b01      	ldr	r3, [sp, #4]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	bfc8      	it	gt
 800d0fa:	461d      	movgt	r5, r3
 800d0fc:	9b00      	ldr	r3, [sp, #0]
 800d0fe:	bfd8      	it	le
 800d100:	2501      	movle	r5, #1
 800d102:	441d      	add	r5, r3
 800d104:	f04f 0800 	mov.w	r8, #0
 800d108:	4651      	mov	r1, sl
 800d10a:	2201      	movs	r2, #1
 800d10c:	4620      	mov	r0, r4
 800d10e:	f000 fef5 	bl	800defc <__lshift>
 800d112:	4631      	mov	r1, r6
 800d114:	4682      	mov	sl, r0
 800d116:	f000 ff5d 	bl	800dfd4 <__mcmp>
 800d11a:	2800      	cmp	r0, #0
 800d11c:	dc96      	bgt.n	800d04c <_dtoa_r+0xabc>
 800d11e:	d102      	bne.n	800d126 <_dtoa_r+0xb96>
 800d120:	f019 0f01 	tst.w	r9, #1
 800d124:	d192      	bne.n	800d04c <_dtoa_r+0xabc>
 800d126:	462b      	mov	r3, r5
 800d128:	461d      	mov	r5, r3
 800d12a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d12e:	2a30      	cmp	r2, #48	; 0x30
 800d130:	d0fa      	beq.n	800d128 <_dtoa_r+0xb98>
 800d132:	e6dd      	b.n	800cef0 <_dtoa_r+0x960>
 800d134:	9a00      	ldr	r2, [sp, #0]
 800d136:	429a      	cmp	r2, r3
 800d138:	d189      	bne.n	800d04e <_dtoa_r+0xabe>
 800d13a:	f10b 0b01 	add.w	fp, fp, #1
 800d13e:	2331      	movs	r3, #49	; 0x31
 800d140:	e796      	b.n	800d070 <_dtoa_r+0xae0>
 800d142:	4b0a      	ldr	r3, [pc, #40]	; (800d16c <_dtoa_r+0xbdc>)
 800d144:	f7ff ba99 	b.w	800c67a <_dtoa_r+0xea>
 800d148:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	f47f aa6d 	bne.w	800c62a <_dtoa_r+0x9a>
 800d150:	4b07      	ldr	r3, [pc, #28]	; (800d170 <_dtoa_r+0xbe0>)
 800d152:	f7ff ba92 	b.w	800c67a <_dtoa_r+0xea>
 800d156:	9b01      	ldr	r3, [sp, #4]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	dcb5      	bgt.n	800d0c8 <_dtoa_r+0xb38>
 800d15c:	9b07      	ldr	r3, [sp, #28]
 800d15e:	2b02      	cmp	r3, #2
 800d160:	f73f aeb1 	bgt.w	800cec6 <_dtoa_r+0x936>
 800d164:	e7b0      	b.n	800d0c8 <_dtoa_r+0xb38>
 800d166:	bf00      	nop
 800d168:	0800f028 	.word	0x0800f028
 800d16c:	0800ef80 	.word	0x0800ef80
 800d170:	0800efac 	.word	0x0800efac

0800d174 <_free_r>:
 800d174:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d176:	2900      	cmp	r1, #0
 800d178:	d044      	beq.n	800d204 <_free_r+0x90>
 800d17a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d17e:	9001      	str	r0, [sp, #4]
 800d180:	2b00      	cmp	r3, #0
 800d182:	f1a1 0404 	sub.w	r4, r1, #4
 800d186:	bfb8      	it	lt
 800d188:	18e4      	addlt	r4, r4, r3
 800d18a:	f000 fc51 	bl	800da30 <__malloc_lock>
 800d18e:	4a1e      	ldr	r2, [pc, #120]	; (800d208 <_free_r+0x94>)
 800d190:	9801      	ldr	r0, [sp, #4]
 800d192:	6813      	ldr	r3, [r2, #0]
 800d194:	b933      	cbnz	r3, 800d1a4 <_free_r+0x30>
 800d196:	6063      	str	r3, [r4, #4]
 800d198:	6014      	str	r4, [r2, #0]
 800d19a:	b003      	add	sp, #12
 800d19c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d1a0:	f000 bc4c 	b.w	800da3c <__malloc_unlock>
 800d1a4:	42a3      	cmp	r3, r4
 800d1a6:	d908      	bls.n	800d1ba <_free_r+0x46>
 800d1a8:	6825      	ldr	r5, [r4, #0]
 800d1aa:	1961      	adds	r1, r4, r5
 800d1ac:	428b      	cmp	r3, r1
 800d1ae:	bf01      	itttt	eq
 800d1b0:	6819      	ldreq	r1, [r3, #0]
 800d1b2:	685b      	ldreq	r3, [r3, #4]
 800d1b4:	1949      	addeq	r1, r1, r5
 800d1b6:	6021      	streq	r1, [r4, #0]
 800d1b8:	e7ed      	b.n	800d196 <_free_r+0x22>
 800d1ba:	461a      	mov	r2, r3
 800d1bc:	685b      	ldr	r3, [r3, #4]
 800d1be:	b10b      	cbz	r3, 800d1c4 <_free_r+0x50>
 800d1c0:	42a3      	cmp	r3, r4
 800d1c2:	d9fa      	bls.n	800d1ba <_free_r+0x46>
 800d1c4:	6811      	ldr	r1, [r2, #0]
 800d1c6:	1855      	adds	r5, r2, r1
 800d1c8:	42a5      	cmp	r5, r4
 800d1ca:	d10b      	bne.n	800d1e4 <_free_r+0x70>
 800d1cc:	6824      	ldr	r4, [r4, #0]
 800d1ce:	4421      	add	r1, r4
 800d1d0:	1854      	adds	r4, r2, r1
 800d1d2:	42a3      	cmp	r3, r4
 800d1d4:	6011      	str	r1, [r2, #0]
 800d1d6:	d1e0      	bne.n	800d19a <_free_r+0x26>
 800d1d8:	681c      	ldr	r4, [r3, #0]
 800d1da:	685b      	ldr	r3, [r3, #4]
 800d1dc:	6053      	str	r3, [r2, #4]
 800d1de:	440c      	add	r4, r1
 800d1e0:	6014      	str	r4, [r2, #0]
 800d1e2:	e7da      	b.n	800d19a <_free_r+0x26>
 800d1e4:	d902      	bls.n	800d1ec <_free_r+0x78>
 800d1e6:	230c      	movs	r3, #12
 800d1e8:	6003      	str	r3, [r0, #0]
 800d1ea:	e7d6      	b.n	800d19a <_free_r+0x26>
 800d1ec:	6825      	ldr	r5, [r4, #0]
 800d1ee:	1961      	adds	r1, r4, r5
 800d1f0:	428b      	cmp	r3, r1
 800d1f2:	bf04      	itt	eq
 800d1f4:	6819      	ldreq	r1, [r3, #0]
 800d1f6:	685b      	ldreq	r3, [r3, #4]
 800d1f8:	6063      	str	r3, [r4, #4]
 800d1fa:	bf04      	itt	eq
 800d1fc:	1949      	addeq	r1, r1, r5
 800d1fe:	6021      	streq	r1, [r4, #0]
 800d200:	6054      	str	r4, [r2, #4]
 800d202:	e7ca      	b.n	800d19a <_free_r+0x26>
 800d204:	b003      	add	sp, #12
 800d206:	bd30      	pop	{r4, r5, pc}
 800d208:	20000b44 	.word	0x20000b44

0800d20c <rshift>:
 800d20c:	6903      	ldr	r3, [r0, #16]
 800d20e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d212:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d216:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d21a:	f100 0414 	add.w	r4, r0, #20
 800d21e:	dd45      	ble.n	800d2ac <rshift+0xa0>
 800d220:	f011 011f 	ands.w	r1, r1, #31
 800d224:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d228:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d22c:	d10c      	bne.n	800d248 <rshift+0x3c>
 800d22e:	f100 0710 	add.w	r7, r0, #16
 800d232:	4629      	mov	r1, r5
 800d234:	42b1      	cmp	r1, r6
 800d236:	d334      	bcc.n	800d2a2 <rshift+0x96>
 800d238:	1a9b      	subs	r3, r3, r2
 800d23a:	009b      	lsls	r3, r3, #2
 800d23c:	1eea      	subs	r2, r5, #3
 800d23e:	4296      	cmp	r6, r2
 800d240:	bf38      	it	cc
 800d242:	2300      	movcc	r3, #0
 800d244:	4423      	add	r3, r4
 800d246:	e015      	b.n	800d274 <rshift+0x68>
 800d248:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d24c:	f1c1 0820 	rsb	r8, r1, #32
 800d250:	40cf      	lsrs	r7, r1
 800d252:	f105 0e04 	add.w	lr, r5, #4
 800d256:	46a1      	mov	r9, r4
 800d258:	4576      	cmp	r6, lr
 800d25a:	46f4      	mov	ip, lr
 800d25c:	d815      	bhi.n	800d28a <rshift+0x7e>
 800d25e:	1a9a      	subs	r2, r3, r2
 800d260:	0092      	lsls	r2, r2, #2
 800d262:	3a04      	subs	r2, #4
 800d264:	3501      	adds	r5, #1
 800d266:	42ae      	cmp	r6, r5
 800d268:	bf38      	it	cc
 800d26a:	2200      	movcc	r2, #0
 800d26c:	18a3      	adds	r3, r4, r2
 800d26e:	50a7      	str	r7, [r4, r2]
 800d270:	b107      	cbz	r7, 800d274 <rshift+0x68>
 800d272:	3304      	adds	r3, #4
 800d274:	1b1a      	subs	r2, r3, r4
 800d276:	42a3      	cmp	r3, r4
 800d278:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800d27c:	bf08      	it	eq
 800d27e:	2300      	moveq	r3, #0
 800d280:	6102      	str	r2, [r0, #16]
 800d282:	bf08      	it	eq
 800d284:	6143      	streq	r3, [r0, #20]
 800d286:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d28a:	f8dc c000 	ldr.w	ip, [ip]
 800d28e:	fa0c fc08 	lsl.w	ip, ip, r8
 800d292:	ea4c 0707 	orr.w	r7, ip, r7
 800d296:	f849 7b04 	str.w	r7, [r9], #4
 800d29a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800d29e:	40cf      	lsrs	r7, r1
 800d2a0:	e7da      	b.n	800d258 <rshift+0x4c>
 800d2a2:	f851 cb04 	ldr.w	ip, [r1], #4
 800d2a6:	f847 cf04 	str.w	ip, [r7, #4]!
 800d2aa:	e7c3      	b.n	800d234 <rshift+0x28>
 800d2ac:	4623      	mov	r3, r4
 800d2ae:	e7e1      	b.n	800d274 <rshift+0x68>

0800d2b0 <__hexdig_fun>:
 800d2b0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800d2b4:	2b09      	cmp	r3, #9
 800d2b6:	d802      	bhi.n	800d2be <__hexdig_fun+0xe>
 800d2b8:	3820      	subs	r0, #32
 800d2ba:	b2c0      	uxtb	r0, r0
 800d2bc:	4770      	bx	lr
 800d2be:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800d2c2:	2b05      	cmp	r3, #5
 800d2c4:	d801      	bhi.n	800d2ca <__hexdig_fun+0x1a>
 800d2c6:	3847      	subs	r0, #71	; 0x47
 800d2c8:	e7f7      	b.n	800d2ba <__hexdig_fun+0xa>
 800d2ca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800d2ce:	2b05      	cmp	r3, #5
 800d2d0:	d801      	bhi.n	800d2d6 <__hexdig_fun+0x26>
 800d2d2:	3827      	subs	r0, #39	; 0x27
 800d2d4:	e7f1      	b.n	800d2ba <__hexdig_fun+0xa>
 800d2d6:	2000      	movs	r0, #0
 800d2d8:	4770      	bx	lr
	...

0800d2dc <__gethex>:
 800d2dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e0:	4617      	mov	r7, r2
 800d2e2:	680a      	ldr	r2, [r1, #0]
 800d2e4:	b085      	sub	sp, #20
 800d2e6:	f102 0b02 	add.w	fp, r2, #2
 800d2ea:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800d2ee:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800d2f2:	4681      	mov	r9, r0
 800d2f4:	468a      	mov	sl, r1
 800d2f6:	9302      	str	r3, [sp, #8]
 800d2f8:	32fe      	adds	r2, #254	; 0xfe
 800d2fa:	eb02 030b 	add.w	r3, r2, fp
 800d2fe:	46d8      	mov	r8, fp
 800d300:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800d304:	9301      	str	r3, [sp, #4]
 800d306:	2830      	cmp	r0, #48	; 0x30
 800d308:	d0f7      	beq.n	800d2fa <__gethex+0x1e>
 800d30a:	f7ff ffd1 	bl	800d2b0 <__hexdig_fun>
 800d30e:	4604      	mov	r4, r0
 800d310:	2800      	cmp	r0, #0
 800d312:	d138      	bne.n	800d386 <__gethex+0xaa>
 800d314:	49a7      	ldr	r1, [pc, #668]	; (800d5b4 <__gethex+0x2d8>)
 800d316:	2201      	movs	r2, #1
 800d318:	4640      	mov	r0, r8
 800d31a:	f7fe fffa 	bl	800c312 <strncmp>
 800d31e:	4606      	mov	r6, r0
 800d320:	2800      	cmp	r0, #0
 800d322:	d169      	bne.n	800d3f8 <__gethex+0x11c>
 800d324:	f898 0001 	ldrb.w	r0, [r8, #1]
 800d328:	465d      	mov	r5, fp
 800d32a:	f7ff ffc1 	bl	800d2b0 <__hexdig_fun>
 800d32e:	2800      	cmp	r0, #0
 800d330:	d064      	beq.n	800d3fc <__gethex+0x120>
 800d332:	465a      	mov	r2, fp
 800d334:	7810      	ldrb	r0, [r2, #0]
 800d336:	2830      	cmp	r0, #48	; 0x30
 800d338:	4690      	mov	r8, r2
 800d33a:	f102 0201 	add.w	r2, r2, #1
 800d33e:	d0f9      	beq.n	800d334 <__gethex+0x58>
 800d340:	f7ff ffb6 	bl	800d2b0 <__hexdig_fun>
 800d344:	2301      	movs	r3, #1
 800d346:	fab0 f480 	clz	r4, r0
 800d34a:	0964      	lsrs	r4, r4, #5
 800d34c:	465e      	mov	r6, fp
 800d34e:	9301      	str	r3, [sp, #4]
 800d350:	4642      	mov	r2, r8
 800d352:	4615      	mov	r5, r2
 800d354:	3201      	adds	r2, #1
 800d356:	7828      	ldrb	r0, [r5, #0]
 800d358:	f7ff ffaa 	bl	800d2b0 <__hexdig_fun>
 800d35c:	2800      	cmp	r0, #0
 800d35e:	d1f8      	bne.n	800d352 <__gethex+0x76>
 800d360:	4994      	ldr	r1, [pc, #592]	; (800d5b4 <__gethex+0x2d8>)
 800d362:	2201      	movs	r2, #1
 800d364:	4628      	mov	r0, r5
 800d366:	f7fe ffd4 	bl	800c312 <strncmp>
 800d36a:	b978      	cbnz	r0, 800d38c <__gethex+0xb0>
 800d36c:	b946      	cbnz	r6, 800d380 <__gethex+0xa4>
 800d36e:	1c6e      	adds	r6, r5, #1
 800d370:	4632      	mov	r2, r6
 800d372:	4615      	mov	r5, r2
 800d374:	3201      	adds	r2, #1
 800d376:	7828      	ldrb	r0, [r5, #0]
 800d378:	f7ff ff9a 	bl	800d2b0 <__hexdig_fun>
 800d37c:	2800      	cmp	r0, #0
 800d37e:	d1f8      	bne.n	800d372 <__gethex+0x96>
 800d380:	1b73      	subs	r3, r6, r5
 800d382:	009e      	lsls	r6, r3, #2
 800d384:	e004      	b.n	800d390 <__gethex+0xb4>
 800d386:	2400      	movs	r4, #0
 800d388:	4626      	mov	r6, r4
 800d38a:	e7e1      	b.n	800d350 <__gethex+0x74>
 800d38c:	2e00      	cmp	r6, #0
 800d38e:	d1f7      	bne.n	800d380 <__gethex+0xa4>
 800d390:	782b      	ldrb	r3, [r5, #0]
 800d392:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800d396:	2b50      	cmp	r3, #80	; 0x50
 800d398:	d13d      	bne.n	800d416 <__gethex+0x13a>
 800d39a:	786b      	ldrb	r3, [r5, #1]
 800d39c:	2b2b      	cmp	r3, #43	; 0x2b
 800d39e:	d02f      	beq.n	800d400 <__gethex+0x124>
 800d3a0:	2b2d      	cmp	r3, #45	; 0x2d
 800d3a2:	d031      	beq.n	800d408 <__gethex+0x12c>
 800d3a4:	1c69      	adds	r1, r5, #1
 800d3a6:	f04f 0b00 	mov.w	fp, #0
 800d3aa:	7808      	ldrb	r0, [r1, #0]
 800d3ac:	f7ff ff80 	bl	800d2b0 <__hexdig_fun>
 800d3b0:	1e42      	subs	r2, r0, #1
 800d3b2:	b2d2      	uxtb	r2, r2
 800d3b4:	2a18      	cmp	r2, #24
 800d3b6:	d82e      	bhi.n	800d416 <__gethex+0x13a>
 800d3b8:	f1a0 0210 	sub.w	r2, r0, #16
 800d3bc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800d3c0:	f7ff ff76 	bl	800d2b0 <__hexdig_fun>
 800d3c4:	f100 3cff 	add.w	ip, r0, #4294967295
 800d3c8:	fa5f fc8c 	uxtb.w	ip, ip
 800d3cc:	f1bc 0f18 	cmp.w	ip, #24
 800d3d0:	d91d      	bls.n	800d40e <__gethex+0x132>
 800d3d2:	f1bb 0f00 	cmp.w	fp, #0
 800d3d6:	d000      	beq.n	800d3da <__gethex+0xfe>
 800d3d8:	4252      	negs	r2, r2
 800d3da:	4416      	add	r6, r2
 800d3dc:	f8ca 1000 	str.w	r1, [sl]
 800d3e0:	b1dc      	cbz	r4, 800d41a <__gethex+0x13e>
 800d3e2:	9b01      	ldr	r3, [sp, #4]
 800d3e4:	2b00      	cmp	r3, #0
 800d3e6:	bf14      	ite	ne
 800d3e8:	f04f 0800 	movne.w	r8, #0
 800d3ec:	f04f 0806 	moveq.w	r8, #6
 800d3f0:	4640      	mov	r0, r8
 800d3f2:	b005      	add	sp, #20
 800d3f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3f8:	4645      	mov	r5, r8
 800d3fa:	4626      	mov	r6, r4
 800d3fc:	2401      	movs	r4, #1
 800d3fe:	e7c7      	b.n	800d390 <__gethex+0xb4>
 800d400:	f04f 0b00 	mov.w	fp, #0
 800d404:	1ca9      	adds	r1, r5, #2
 800d406:	e7d0      	b.n	800d3aa <__gethex+0xce>
 800d408:	f04f 0b01 	mov.w	fp, #1
 800d40c:	e7fa      	b.n	800d404 <__gethex+0x128>
 800d40e:	230a      	movs	r3, #10
 800d410:	fb03 0002 	mla	r0, r3, r2, r0
 800d414:	e7d0      	b.n	800d3b8 <__gethex+0xdc>
 800d416:	4629      	mov	r1, r5
 800d418:	e7e0      	b.n	800d3dc <__gethex+0x100>
 800d41a:	eba5 0308 	sub.w	r3, r5, r8
 800d41e:	3b01      	subs	r3, #1
 800d420:	4621      	mov	r1, r4
 800d422:	2b07      	cmp	r3, #7
 800d424:	dc0a      	bgt.n	800d43c <__gethex+0x160>
 800d426:	4648      	mov	r0, r9
 800d428:	f000 fb0e 	bl	800da48 <_Balloc>
 800d42c:	4604      	mov	r4, r0
 800d42e:	b940      	cbnz	r0, 800d442 <__gethex+0x166>
 800d430:	4b61      	ldr	r3, [pc, #388]	; (800d5b8 <__gethex+0x2dc>)
 800d432:	4602      	mov	r2, r0
 800d434:	21e4      	movs	r1, #228	; 0xe4
 800d436:	4861      	ldr	r0, [pc, #388]	; (800d5bc <__gethex+0x2e0>)
 800d438:	f001 f9f0 	bl	800e81c <__assert_func>
 800d43c:	3101      	adds	r1, #1
 800d43e:	105b      	asrs	r3, r3, #1
 800d440:	e7ef      	b.n	800d422 <__gethex+0x146>
 800d442:	f100 0a14 	add.w	sl, r0, #20
 800d446:	2300      	movs	r3, #0
 800d448:	495a      	ldr	r1, [pc, #360]	; (800d5b4 <__gethex+0x2d8>)
 800d44a:	f8cd a004 	str.w	sl, [sp, #4]
 800d44e:	469b      	mov	fp, r3
 800d450:	45a8      	cmp	r8, r5
 800d452:	d342      	bcc.n	800d4da <__gethex+0x1fe>
 800d454:	9801      	ldr	r0, [sp, #4]
 800d456:	f840 bb04 	str.w	fp, [r0], #4
 800d45a:	eba0 000a 	sub.w	r0, r0, sl
 800d45e:	1080      	asrs	r0, r0, #2
 800d460:	6120      	str	r0, [r4, #16]
 800d462:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800d466:	4658      	mov	r0, fp
 800d468:	f000 fbe0 	bl	800dc2c <__hi0bits>
 800d46c:	683d      	ldr	r5, [r7, #0]
 800d46e:	eba8 0000 	sub.w	r0, r8, r0
 800d472:	42a8      	cmp	r0, r5
 800d474:	dd59      	ble.n	800d52a <__gethex+0x24e>
 800d476:	eba0 0805 	sub.w	r8, r0, r5
 800d47a:	4641      	mov	r1, r8
 800d47c:	4620      	mov	r0, r4
 800d47e:	f000 ff6f 	bl	800e360 <__any_on>
 800d482:	4683      	mov	fp, r0
 800d484:	b1b8      	cbz	r0, 800d4b6 <__gethex+0x1da>
 800d486:	f108 33ff 	add.w	r3, r8, #4294967295
 800d48a:	1159      	asrs	r1, r3, #5
 800d48c:	f003 021f 	and.w	r2, r3, #31
 800d490:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800d494:	f04f 0b01 	mov.w	fp, #1
 800d498:	fa0b f202 	lsl.w	r2, fp, r2
 800d49c:	420a      	tst	r2, r1
 800d49e:	d00a      	beq.n	800d4b6 <__gethex+0x1da>
 800d4a0:	455b      	cmp	r3, fp
 800d4a2:	dd06      	ble.n	800d4b2 <__gethex+0x1d6>
 800d4a4:	f1a8 0102 	sub.w	r1, r8, #2
 800d4a8:	4620      	mov	r0, r4
 800d4aa:	f000 ff59 	bl	800e360 <__any_on>
 800d4ae:	2800      	cmp	r0, #0
 800d4b0:	d138      	bne.n	800d524 <__gethex+0x248>
 800d4b2:	f04f 0b02 	mov.w	fp, #2
 800d4b6:	4641      	mov	r1, r8
 800d4b8:	4620      	mov	r0, r4
 800d4ba:	f7ff fea7 	bl	800d20c <rshift>
 800d4be:	4446      	add	r6, r8
 800d4c0:	68bb      	ldr	r3, [r7, #8]
 800d4c2:	42b3      	cmp	r3, r6
 800d4c4:	da41      	bge.n	800d54a <__gethex+0x26e>
 800d4c6:	4621      	mov	r1, r4
 800d4c8:	4648      	mov	r0, r9
 800d4ca:	f000 fafd 	bl	800dac8 <_Bfree>
 800d4ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	6013      	str	r3, [r2, #0]
 800d4d4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800d4d8:	e78a      	b.n	800d3f0 <__gethex+0x114>
 800d4da:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800d4de:	2a2e      	cmp	r2, #46	; 0x2e
 800d4e0:	d014      	beq.n	800d50c <__gethex+0x230>
 800d4e2:	2b20      	cmp	r3, #32
 800d4e4:	d106      	bne.n	800d4f4 <__gethex+0x218>
 800d4e6:	9b01      	ldr	r3, [sp, #4]
 800d4e8:	f843 bb04 	str.w	fp, [r3], #4
 800d4ec:	f04f 0b00 	mov.w	fp, #0
 800d4f0:	9301      	str	r3, [sp, #4]
 800d4f2:	465b      	mov	r3, fp
 800d4f4:	7828      	ldrb	r0, [r5, #0]
 800d4f6:	9303      	str	r3, [sp, #12]
 800d4f8:	f7ff feda 	bl	800d2b0 <__hexdig_fun>
 800d4fc:	9b03      	ldr	r3, [sp, #12]
 800d4fe:	f000 000f 	and.w	r0, r0, #15
 800d502:	4098      	lsls	r0, r3
 800d504:	ea4b 0b00 	orr.w	fp, fp, r0
 800d508:	3304      	adds	r3, #4
 800d50a:	e7a1      	b.n	800d450 <__gethex+0x174>
 800d50c:	45a8      	cmp	r8, r5
 800d50e:	d8e8      	bhi.n	800d4e2 <__gethex+0x206>
 800d510:	2201      	movs	r2, #1
 800d512:	4628      	mov	r0, r5
 800d514:	9303      	str	r3, [sp, #12]
 800d516:	f7fe fefc 	bl	800c312 <strncmp>
 800d51a:	4926      	ldr	r1, [pc, #152]	; (800d5b4 <__gethex+0x2d8>)
 800d51c:	9b03      	ldr	r3, [sp, #12]
 800d51e:	2800      	cmp	r0, #0
 800d520:	d1df      	bne.n	800d4e2 <__gethex+0x206>
 800d522:	e795      	b.n	800d450 <__gethex+0x174>
 800d524:	f04f 0b03 	mov.w	fp, #3
 800d528:	e7c5      	b.n	800d4b6 <__gethex+0x1da>
 800d52a:	da0b      	bge.n	800d544 <__gethex+0x268>
 800d52c:	eba5 0800 	sub.w	r8, r5, r0
 800d530:	4621      	mov	r1, r4
 800d532:	4642      	mov	r2, r8
 800d534:	4648      	mov	r0, r9
 800d536:	f000 fce1 	bl	800defc <__lshift>
 800d53a:	eba6 0608 	sub.w	r6, r6, r8
 800d53e:	4604      	mov	r4, r0
 800d540:	f100 0a14 	add.w	sl, r0, #20
 800d544:	f04f 0b00 	mov.w	fp, #0
 800d548:	e7ba      	b.n	800d4c0 <__gethex+0x1e4>
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	42b3      	cmp	r3, r6
 800d54e:	dd73      	ble.n	800d638 <__gethex+0x35c>
 800d550:	1b9e      	subs	r6, r3, r6
 800d552:	42b5      	cmp	r5, r6
 800d554:	dc34      	bgt.n	800d5c0 <__gethex+0x2e4>
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	2b02      	cmp	r3, #2
 800d55a:	d023      	beq.n	800d5a4 <__gethex+0x2c8>
 800d55c:	2b03      	cmp	r3, #3
 800d55e:	d025      	beq.n	800d5ac <__gethex+0x2d0>
 800d560:	2b01      	cmp	r3, #1
 800d562:	d115      	bne.n	800d590 <__gethex+0x2b4>
 800d564:	42b5      	cmp	r5, r6
 800d566:	d113      	bne.n	800d590 <__gethex+0x2b4>
 800d568:	2d01      	cmp	r5, #1
 800d56a:	d10b      	bne.n	800d584 <__gethex+0x2a8>
 800d56c:	9a02      	ldr	r2, [sp, #8]
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	6013      	str	r3, [r2, #0]
 800d572:	2301      	movs	r3, #1
 800d574:	6123      	str	r3, [r4, #16]
 800d576:	f8ca 3000 	str.w	r3, [sl]
 800d57a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d57c:	f04f 0862 	mov.w	r8, #98	; 0x62
 800d580:	601c      	str	r4, [r3, #0]
 800d582:	e735      	b.n	800d3f0 <__gethex+0x114>
 800d584:	1e69      	subs	r1, r5, #1
 800d586:	4620      	mov	r0, r4
 800d588:	f000 feea 	bl	800e360 <__any_on>
 800d58c:	2800      	cmp	r0, #0
 800d58e:	d1ed      	bne.n	800d56c <__gethex+0x290>
 800d590:	4621      	mov	r1, r4
 800d592:	4648      	mov	r0, r9
 800d594:	f000 fa98 	bl	800dac8 <_Bfree>
 800d598:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d59a:	2300      	movs	r3, #0
 800d59c:	6013      	str	r3, [r2, #0]
 800d59e:	f04f 0850 	mov.w	r8, #80	; 0x50
 800d5a2:	e725      	b.n	800d3f0 <__gethex+0x114>
 800d5a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d1f2      	bne.n	800d590 <__gethex+0x2b4>
 800d5aa:	e7df      	b.n	800d56c <__gethex+0x290>
 800d5ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d1dc      	bne.n	800d56c <__gethex+0x290>
 800d5b2:	e7ed      	b.n	800d590 <__gethex+0x2b4>
 800d5b4:	0800ef18 	.word	0x0800ef18
 800d5b8:	0800f028 	.word	0x0800f028
 800d5bc:	0800f039 	.word	0x0800f039
 800d5c0:	f106 38ff 	add.w	r8, r6, #4294967295
 800d5c4:	f1bb 0f00 	cmp.w	fp, #0
 800d5c8:	d133      	bne.n	800d632 <__gethex+0x356>
 800d5ca:	f1b8 0f00 	cmp.w	r8, #0
 800d5ce:	d004      	beq.n	800d5da <__gethex+0x2fe>
 800d5d0:	4641      	mov	r1, r8
 800d5d2:	4620      	mov	r0, r4
 800d5d4:	f000 fec4 	bl	800e360 <__any_on>
 800d5d8:	4683      	mov	fp, r0
 800d5da:	ea4f 1268 	mov.w	r2, r8, asr #5
 800d5de:	2301      	movs	r3, #1
 800d5e0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800d5e4:	f008 081f 	and.w	r8, r8, #31
 800d5e8:	fa03 f308 	lsl.w	r3, r3, r8
 800d5ec:	4213      	tst	r3, r2
 800d5ee:	4631      	mov	r1, r6
 800d5f0:	4620      	mov	r0, r4
 800d5f2:	bf18      	it	ne
 800d5f4:	f04b 0b02 	orrne.w	fp, fp, #2
 800d5f8:	1bad      	subs	r5, r5, r6
 800d5fa:	f7ff fe07 	bl	800d20c <rshift>
 800d5fe:	687e      	ldr	r6, [r7, #4]
 800d600:	f04f 0802 	mov.w	r8, #2
 800d604:	f1bb 0f00 	cmp.w	fp, #0
 800d608:	d04a      	beq.n	800d6a0 <__gethex+0x3c4>
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2b02      	cmp	r3, #2
 800d60e:	d016      	beq.n	800d63e <__gethex+0x362>
 800d610:	2b03      	cmp	r3, #3
 800d612:	d018      	beq.n	800d646 <__gethex+0x36a>
 800d614:	2b01      	cmp	r3, #1
 800d616:	d109      	bne.n	800d62c <__gethex+0x350>
 800d618:	f01b 0f02 	tst.w	fp, #2
 800d61c:	d006      	beq.n	800d62c <__gethex+0x350>
 800d61e:	f8da 3000 	ldr.w	r3, [sl]
 800d622:	ea4b 0b03 	orr.w	fp, fp, r3
 800d626:	f01b 0f01 	tst.w	fp, #1
 800d62a:	d10f      	bne.n	800d64c <__gethex+0x370>
 800d62c:	f048 0810 	orr.w	r8, r8, #16
 800d630:	e036      	b.n	800d6a0 <__gethex+0x3c4>
 800d632:	f04f 0b01 	mov.w	fp, #1
 800d636:	e7d0      	b.n	800d5da <__gethex+0x2fe>
 800d638:	f04f 0801 	mov.w	r8, #1
 800d63c:	e7e2      	b.n	800d604 <__gethex+0x328>
 800d63e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d640:	f1c3 0301 	rsb	r3, r3, #1
 800d644:	930f      	str	r3, [sp, #60]	; 0x3c
 800d646:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d0ef      	beq.n	800d62c <__gethex+0x350>
 800d64c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800d650:	f104 0214 	add.w	r2, r4, #20
 800d654:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800d658:	9301      	str	r3, [sp, #4]
 800d65a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800d65e:	2300      	movs	r3, #0
 800d660:	4694      	mov	ip, r2
 800d662:	f852 1b04 	ldr.w	r1, [r2], #4
 800d666:	f1b1 3fff 	cmp.w	r1, #4294967295
 800d66a:	d01e      	beq.n	800d6aa <__gethex+0x3ce>
 800d66c:	3101      	adds	r1, #1
 800d66e:	f8cc 1000 	str.w	r1, [ip]
 800d672:	f1b8 0f02 	cmp.w	r8, #2
 800d676:	f104 0214 	add.w	r2, r4, #20
 800d67a:	d13d      	bne.n	800d6f8 <__gethex+0x41c>
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	3b01      	subs	r3, #1
 800d680:	42ab      	cmp	r3, r5
 800d682:	d10b      	bne.n	800d69c <__gethex+0x3c0>
 800d684:	1169      	asrs	r1, r5, #5
 800d686:	2301      	movs	r3, #1
 800d688:	f005 051f 	and.w	r5, r5, #31
 800d68c:	fa03 f505 	lsl.w	r5, r3, r5
 800d690:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d694:	421d      	tst	r5, r3
 800d696:	bf18      	it	ne
 800d698:	f04f 0801 	movne.w	r8, #1
 800d69c:	f048 0820 	orr.w	r8, r8, #32
 800d6a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d6a2:	601c      	str	r4, [r3, #0]
 800d6a4:	9b02      	ldr	r3, [sp, #8]
 800d6a6:	601e      	str	r6, [r3, #0]
 800d6a8:	e6a2      	b.n	800d3f0 <__gethex+0x114>
 800d6aa:	4290      	cmp	r0, r2
 800d6ac:	f842 3c04 	str.w	r3, [r2, #-4]
 800d6b0:	d8d6      	bhi.n	800d660 <__gethex+0x384>
 800d6b2:	68a2      	ldr	r2, [r4, #8]
 800d6b4:	4593      	cmp	fp, r2
 800d6b6:	db17      	blt.n	800d6e8 <__gethex+0x40c>
 800d6b8:	6861      	ldr	r1, [r4, #4]
 800d6ba:	4648      	mov	r0, r9
 800d6bc:	3101      	adds	r1, #1
 800d6be:	f000 f9c3 	bl	800da48 <_Balloc>
 800d6c2:	4682      	mov	sl, r0
 800d6c4:	b918      	cbnz	r0, 800d6ce <__gethex+0x3f2>
 800d6c6:	4b1b      	ldr	r3, [pc, #108]	; (800d734 <__gethex+0x458>)
 800d6c8:	4602      	mov	r2, r0
 800d6ca:	2184      	movs	r1, #132	; 0x84
 800d6cc:	e6b3      	b.n	800d436 <__gethex+0x15a>
 800d6ce:	6922      	ldr	r2, [r4, #16]
 800d6d0:	3202      	adds	r2, #2
 800d6d2:	f104 010c 	add.w	r1, r4, #12
 800d6d6:	0092      	lsls	r2, r2, #2
 800d6d8:	300c      	adds	r0, #12
 800d6da:	f7fe feb9 	bl	800c450 <memcpy>
 800d6de:	4621      	mov	r1, r4
 800d6e0:	4648      	mov	r0, r9
 800d6e2:	f000 f9f1 	bl	800dac8 <_Bfree>
 800d6e6:	4654      	mov	r4, sl
 800d6e8:	6922      	ldr	r2, [r4, #16]
 800d6ea:	1c51      	adds	r1, r2, #1
 800d6ec:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d6f0:	6121      	str	r1, [r4, #16]
 800d6f2:	2101      	movs	r1, #1
 800d6f4:	6151      	str	r1, [r2, #20]
 800d6f6:	e7bc      	b.n	800d672 <__gethex+0x396>
 800d6f8:	6921      	ldr	r1, [r4, #16]
 800d6fa:	4559      	cmp	r1, fp
 800d6fc:	dd0b      	ble.n	800d716 <__gethex+0x43a>
 800d6fe:	2101      	movs	r1, #1
 800d700:	4620      	mov	r0, r4
 800d702:	f7ff fd83 	bl	800d20c <rshift>
 800d706:	68bb      	ldr	r3, [r7, #8]
 800d708:	3601      	adds	r6, #1
 800d70a:	42b3      	cmp	r3, r6
 800d70c:	f6ff aedb 	blt.w	800d4c6 <__gethex+0x1ea>
 800d710:	f04f 0801 	mov.w	r8, #1
 800d714:	e7c2      	b.n	800d69c <__gethex+0x3c0>
 800d716:	f015 051f 	ands.w	r5, r5, #31
 800d71a:	d0f9      	beq.n	800d710 <__gethex+0x434>
 800d71c:	9b01      	ldr	r3, [sp, #4]
 800d71e:	441a      	add	r2, r3
 800d720:	f1c5 0520 	rsb	r5, r5, #32
 800d724:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800d728:	f000 fa80 	bl	800dc2c <__hi0bits>
 800d72c:	42a8      	cmp	r0, r5
 800d72e:	dbe6      	blt.n	800d6fe <__gethex+0x422>
 800d730:	e7ee      	b.n	800d710 <__gethex+0x434>
 800d732:	bf00      	nop
 800d734:	0800f028 	.word	0x0800f028

0800d738 <L_shift>:
 800d738:	f1c2 0208 	rsb	r2, r2, #8
 800d73c:	0092      	lsls	r2, r2, #2
 800d73e:	b570      	push	{r4, r5, r6, lr}
 800d740:	f1c2 0620 	rsb	r6, r2, #32
 800d744:	6843      	ldr	r3, [r0, #4]
 800d746:	6804      	ldr	r4, [r0, #0]
 800d748:	fa03 f506 	lsl.w	r5, r3, r6
 800d74c:	432c      	orrs	r4, r5
 800d74e:	40d3      	lsrs	r3, r2
 800d750:	6004      	str	r4, [r0, #0]
 800d752:	f840 3f04 	str.w	r3, [r0, #4]!
 800d756:	4288      	cmp	r0, r1
 800d758:	d3f4      	bcc.n	800d744 <L_shift+0xc>
 800d75a:	bd70      	pop	{r4, r5, r6, pc}

0800d75c <__match>:
 800d75c:	b530      	push	{r4, r5, lr}
 800d75e:	6803      	ldr	r3, [r0, #0]
 800d760:	3301      	adds	r3, #1
 800d762:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d766:	b914      	cbnz	r4, 800d76e <__match+0x12>
 800d768:	6003      	str	r3, [r0, #0]
 800d76a:	2001      	movs	r0, #1
 800d76c:	bd30      	pop	{r4, r5, pc}
 800d76e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d772:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800d776:	2d19      	cmp	r5, #25
 800d778:	bf98      	it	ls
 800d77a:	3220      	addls	r2, #32
 800d77c:	42a2      	cmp	r2, r4
 800d77e:	d0f0      	beq.n	800d762 <__match+0x6>
 800d780:	2000      	movs	r0, #0
 800d782:	e7f3      	b.n	800d76c <__match+0x10>

0800d784 <__hexnan>:
 800d784:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d788:	680b      	ldr	r3, [r1, #0]
 800d78a:	6801      	ldr	r1, [r0, #0]
 800d78c:	115e      	asrs	r6, r3, #5
 800d78e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800d792:	f013 031f 	ands.w	r3, r3, #31
 800d796:	b087      	sub	sp, #28
 800d798:	bf18      	it	ne
 800d79a:	3604      	addne	r6, #4
 800d79c:	2500      	movs	r5, #0
 800d79e:	1f37      	subs	r7, r6, #4
 800d7a0:	4682      	mov	sl, r0
 800d7a2:	4690      	mov	r8, r2
 800d7a4:	9301      	str	r3, [sp, #4]
 800d7a6:	f846 5c04 	str.w	r5, [r6, #-4]
 800d7aa:	46b9      	mov	r9, r7
 800d7ac:	463c      	mov	r4, r7
 800d7ae:	9502      	str	r5, [sp, #8]
 800d7b0:	46ab      	mov	fp, r5
 800d7b2:	784a      	ldrb	r2, [r1, #1]
 800d7b4:	1c4b      	adds	r3, r1, #1
 800d7b6:	9303      	str	r3, [sp, #12]
 800d7b8:	b342      	cbz	r2, 800d80c <__hexnan+0x88>
 800d7ba:	4610      	mov	r0, r2
 800d7bc:	9105      	str	r1, [sp, #20]
 800d7be:	9204      	str	r2, [sp, #16]
 800d7c0:	f7ff fd76 	bl	800d2b0 <__hexdig_fun>
 800d7c4:	2800      	cmp	r0, #0
 800d7c6:	d14f      	bne.n	800d868 <__hexnan+0xe4>
 800d7c8:	9a04      	ldr	r2, [sp, #16]
 800d7ca:	9905      	ldr	r1, [sp, #20]
 800d7cc:	2a20      	cmp	r2, #32
 800d7ce:	d818      	bhi.n	800d802 <__hexnan+0x7e>
 800d7d0:	9b02      	ldr	r3, [sp, #8]
 800d7d2:	459b      	cmp	fp, r3
 800d7d4:	dd13      	ble.n	800d7fe <__hexnan+0x7a>
 800d7d6:	454c      	cmp	r4, r9
 800d7d8:	d206      	bcs.n	800d7e8 <__hexnan+0x64>
 800d7da:	2d07      	cmp	r5, #7
 800d7dc:	dc04      	bgt.n	800d7e8 <__hexnan+0x64>
 800d7de:	462a      	mov	r2, r5
 800d7e0:	4649      	mov	r1, r9
 800d7e2:	4620      	mov	r0, r4
 800d7e4:	f7ff ffa8 	bl	800d738 <L_shift>
 800d7e8:	4544      	cmp	r4, r8
 800d7ea:	d950      	bls.n	800d88e <__hexnan+0x10a>
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	f1a4 0904 	sub.w	r9, r4, #4
 800d7f2:	f844 3c04 	str.w	r3, [r4, #-4]
 800d7f6:	f8cd b008 	str.w	fp, [sp, #8]
 800d7fa:	464c      	mov	r4, r9
 800d7fc:	461d      	mov	r5, r3
 800d7fe:	9903      	ldr	r1, [sp, #12]
 800d800:	e7d7      	b.n	800d7b2 <__hexnan+0x2e>
 800d802:	2a29      	cmp	r2, #41	; 0x29
 800d804:	d155      	bne.n	800d8b2 <__hexnan+0x12e>
 800d806:	3102      	adds	r1, #2
 800d808:	f8ca 1000 	str.w	r1, [sl]
 800d80c:	f1bb 0f00 	cmp.w	fp, #0
 800d810:	d04f      	beq.n	800d8b2 <__hexnan+0x12e>
 800d812:	454c      	cmp	r4, r9
 800d814:	d206      	bcs.n	800d824 <__hexnan+0xa0>
 800d816:	2d07      	cmp	r5, #7
 800d818:	dc04      	bgt.n	800d824 <__hexnan+0xa0>
 800d81a:	462a      	mov	r2, r5
 800d81c:	4649      	mov	r1, r9
 800d81e:	4620      	mov	r0, r4
 800d820:	f7ff ff8a 	bl	800d738 <L_shift>
 800d824:	4544      	cmp	r4, r8
 800d826:	d934      	bls.n	800d892 <__hexnan+0x10e>
 800d828:	f1a8 0204 	sub.w	r2, r8, #4
 800d82c:	4623      	mov	r3, r4
 800d82e:	f853 1b04 	ldr.w	r1, [r3], #4
 800d832:	f842 1f04 	str.w	r1, [r2, #4]!
 800d836:	429f      	cmp	r7, r3
 800d838:	d2f9      	bcs.n	800d82e <__hexnan+0xaa>
 800d83a:	1b3b      	subs	r3, r7, r4
 800d83c:	f023 0303 	bic.w	r3, r3, #3
 800d840:	3304      	adds	r3, #4
 800d842:	3e03      	subs	r6, #3
 800d844:	3401      	adds	r4, #1
 800d846:	42a6      	cmp	r6, r4
 800d848:	bf38      	it	cc
 800d84a:	2304      	movcc	r3, #4
 800d84c:	4443      	add	r3, r8
 800d84e:	2200      	movs	r2, #0
 800d850:	f843 2b04 	str.w	r2, [r3], #4
 800d854:	429f      	cmp	r7, r3
 800d856:	d2fb      	bcs.n	800d850 <__hexnan+0xcc>
 800d858:	683b      	ldr	r3, [r7, #0]
 800d85a:	b91b      	cbnz	r3, 800d864 <__hexnan+0xe0>
 800d85c:	4547      	cmp	r7, r8
 800d85e:	d126      	bne.n	800d8ae <__hexnan+0x12a>
 800d860:	2301      	movs	r3, #1
 800d862:	603b      	str	r3, [r7, #0]
 800d864:	2005      	movs	r0, #5
 800d866:	e025      	b.n	800d8b4 <__hexnan+0x130>
 800d868:	3501      	adds	r5, #1
 800d86a:	2d08      	cmp	r5, #8
 800d86c:	f10b 0b01 	add.w	fp, fp, #1
 800d870:	dd06      	ble.n	800d880 <__hexnan+0xfc>
 800d872:	4544      	cmp	r4, r8
 800d874:	d9c3      	bls.n	800d7fe <__hexnan+0x7a>
 800d876:	2300      	movs	r3, #0
 800d878:	f844 3c04 	str.w	r3, [r4, #-4]
 800d87c:	2501      	movs	r5, #1
 800d87e:	3c04      	subs	r4, #4
 800d880:	6822      	ldr	r2, [r4, #0]
 800d882:	f000 000f 	and.w	r0, r0, #15
 800d886:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800d88a:	6020      	str	r0, [r4, #0]
 800d88c:	e7b7      	b.n	800d7fe <__hexnan+0x7a>
 800d88e:	2508      	movs	r5, #8
 800d890:	e7b5      	b.n	800d7fe <__hexnan+0x7a>
 800d892:	9b01      	ldr	r3, [sp, #4]
 800d894:	2b00      	cmp	r3, #0
 800d896:	d0df      	beq.n	800d858 <__hexnan+0xd4>
 800d898:	f1c3 0320 	rsb	r3, r3, #32
 800d89c:	f04f 32ff 	mov.w	r2, #4294967295
 800d8a0:	40da      	lsrs	r2, r3
 800d8a2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800d8a6:	4013      	ands	r3, r2
 800d8a8:	f846 3c04 	str.w	r3, [r6, #-4]
 800d8ac:	e7d4      	b.n	800d858 <__hexnan+0xd4>
 800d8ae:	3f04      	subs	r7, #4
 800d8b0:	e7d2      	b.n	800d858 <__hexnan+0xd4>
 800d8b2:	2004      	movs	r0, #4
 800d8b4:	b007      	add	sp, #28
 800d8b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800d8bc <malloc>:
 800d8bc:	4b02      	ldr	r3, [pc, #8]	; (800d8c8 <malloc+0xc>)
 800d8be:	4601      	mov	r1, r0
 800d8c0:	6818      	ldr	r0, [r3, #0]
 800d8c2:	f000 b823 	b.w	800d90c <_malloc_r>
 800d8c6:	bf00      	nop
 800d8c8:	200001d4 	.word	0x200001d4

0800d8cc <sbrk_aligned>:
 800d8cc:	b570      	push	{r4, r5, r6, lr}
 800d8ce:	4e0e      	ldr	r6, [pc, #56]	; (800d908 <sbrk_aligned+0x3c>)
 800d8d0:	460c      	mov	r4, r1
 800d8d2:	6831      	ldr	r1, [r6, #0]
 800d8d4:	4605      	mov	r5, r0
 800d8d6:	b911      	cbnz	r1, 800d8de <sbrk_aligned+0x12>
 800d8d8:	f000 ff90 	bl	800e7fc <_sbrk_r>
 800d8dc:	6030      	str	r0, [r6, #0]
 800d8de:	4621      	mov	r1, r4
 800d8e0:	4628      	mov	r0, r5
 800d8e2:	f000 ff8b 	bl	800e7fc <_sbrk_r>
 800d8e6:	1c43      	adds	r3, r0, #1
 800d8e8:	d00a      	beq.n	800d900 <sbrk_aligned+0x34>
 800d8ea:	1cc4      	adds	r4, r0, #3
 800d8ec:	f024 0403 	bic.w	r4, r4, #3
 800d8f0:	42a0      	cmp	r0, r4
 800d8f2:	d007      	beq.n	800d904 <sbrk_aligned+0x38>
 800d8f4:	1a21      	subs	r1, r4, r0
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	f000 ff80 	bl	800e7fc <_sbrk_r>
 800d8fc:	3001      	adds	r0, #1
 800d8fe:	d101      	bne.n	800d904 <sbrk_aligned+0x38>
 800d900:	f04f 34ff 	mov.w	r4, #4294967295
 800d904:	4620      	mov	r0, r4
 800d906:	bd70      	pop	{r4, r5, r6, pc}
 800d908:	20000b48 	.word	0x20000b48

0800d90c <_malloc_r>:
 800d90c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d910:	1ccd      	adds	r5, r1, #3
 800d912:	f025 0503 	bic.w	r5, r5, #3
 800d916:	3508      	adds	r5, #8
 800d918:	2d0c      	cmp	r5, #12
 800d91a:	bf38      	it	cc
 800d91c:	250c      	movcc	r5, #12
 800d91e:	2d00      	cmp	r5, #0
 800d920:	4607      	mov	r7, r0
 800d922:	db01      	blt.n	800d928 <_malloc_r+0x1c>
 800d924:	42a9      	cmp	r1, r5
 800d926:	d905      	bls.n	800d934 <_malloc_r+0x28>
 800d928:	230c      	movs	r3, #12
 800d92a:	603b      	str	r3, [r7, #0]
 800d92c:	2600      	movs	r6, #0
 800d92e:	4630      	mov	r0, r6
 800d930:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d934:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800da08 <_malloc_r+0xfc>
 800d938:	f000 f87a 	bl	800da30 <__malloc_lock>
 800d93c:	f8d8 3000 	ldr.w	r3, [r8]
 800d940:	461c      	mov	r4, r3
 800d942:	bb5c      	cbnz	r4, 800d99c <_malloc_r+0x90>
 800d944:	4629      	mov	r1, r5
 800d946:	4638      	mov	r0, r7
 800d948:	f7ff ffc0 	bl	800d8cc <sbrk_aligned>
 800d94c:	1c43      	adds	r3, r0, #1
 800d94e:	4604      	mov	r4, r0
 800d950:	d155      	bne.n	800d9fe <_malloc_r+0xf2>
 800d952:	f8d8 4000 	ldr.w	r4, [r8]
 800d956:	4626      	mov	r6, r4
 800d958:	2e00      	cmp	r6, #0
 800d95a:	d145      	bne.n	800d9e8 <_malloc_r+0xdc>
 800d95c:	2c00      	cmp	r4, #0
 800d95e:	d048      	beq.n	800d9f2 <_malloc_r+0xe6>
 800d960:	6823      	ldr	r3, [r4, #0]
 800d962:	4631      	mov	r1, r6
 800d964:	4638      	mov	r0, r7
 800d966:	eb04 0903 	add.w	r9, r4, r3
 800d96a:	f000 ff47 	bl	800e7fc <_sbrk_r>
 800d96e:	4581      	cmp	r9, r0
 800d970:	d13f      	bne.n	800d9f2 <_malloc_r+0xe6>
 800d972:	6821      	ldr	r1, [r4, #0]
 800d974:	1a6d      	subs	r5, r5, r1
 800d976:	4629      	mov	r1, r5
 800d978:	4638      	mov	r0, r7
 800d97a:	f7ff ffa7 	bl	800d8cc <sbrk_aligned>
 800d97e:	3001      	adds	r0, #1
 800d980:	d037      	beq.n	800d9f2 <_malloc_r+0xe6>
 800d982:	6823      	ldr	r3, [r4, #0]
 800d984:	442b      	add	r3, r5
 800d986:	6023      	str	r3, [r4, #0]
 800d988:	f8d8 3000 	ldr.w	r3, [r8]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	d038      	beq.n	800da02 <_malloc_r+0xf6>
 800d990:	685a      	ldr	r2, [r3, #4]
 800d992:	42a2      	cmp	r2, r4
 800d994:	d12b      	bne.n	800d9ee <_malloc_r+0xe2>
 800d996:	2200      	movs	r2, #0
 800d998:	605a      	str	r2, [r3, #4]
 800d99a:	e00f      	b.n	800d9bc <_malloc_r+0xb0>
 800d99c:	6822      	ldr	r2, [r4, #0]
 800d99e:	1b52      	subs	r2, r2, r5
 800d9a0:	d41f      	bmi.n	800d9e2 <_malloc_r+0xd6>
 800d9a2:	2a0b      	cmp	r2, #11
 800d9a4:	d917      	bls.n	800d9d6 <_malloc_r+0xca>
 800d9a6:	1961      	adds	r1, r4, r5
 800d9a8:	42a3      	cmp	r3, r4
 800d9aa:	6025      	str	r5, [r4, #0]
 800d9ac:	bf18      	it	ne
 800d9ae:	6059      	strne	r1, [r3, #4]
 800d9b0:	6863      	ldr	r3, [r4, #4]
 800d9b2:	bf08      	it	eq
 800d9b4:	f8c8 1000 	streq.w	r1, [r8]
 800d9b8:	5162      	str	r2, [r4, r5]
 800d9ba:	604b      	str	r3, [r1, #4]
 800d9bc:	4638      	mov	r0, r7
 800d9be:	f104 060b 	add.w	r6, r4, #11
 800d9c2:	f000 f83b 	bl	800da3c <__malloc_unlock>
 800d9c6:	f026 0607 	bic.w	r6, r6, #7
 800d9ca:	1d23      	adds	r3, r4, #4
 800d9cc:	1af2      	subs	r2, r6, r3
 800d9ce:	d0ae      	beq.n	800d92e <_malloc_r+0x22>
 800d9d0:	1b9b      	subs	r3, r3, r6
 800d9d2:	50a3      	str	r3, [r4, r2]
 800d9d4:	e7ab      	b.n	800d92e <_malloc_r+0x22>
 800d9d6:	42a3      	cmp	r3, r4
 800d9d8:	6862      	ldr	r2, [r4, #4]
 800d9da:	d1dd      	bne.n	800d998 <_malloc_r+0x8c>
 800d9dc:	f8c8 2000 	str.w	r2, [r8]
 800d9e0:	e7ec      	b.n	800d9bc <_malloc_r+0xb0>
 800d9e2:	4623      	mov	r3, r4
 800d9e4:	6864      	ldr	r4, [r4, #4]
 800d9e6:	e7ac      	b.n	800d942 <_malloc_r+0x36>
 800d9e8:	4634      	mov	r4, r6
 800d9ea:	6876      	ldr	r6, [r6, #4]
 800d9ec:	e7b4      	b.n	800d958 <_malloc_r+0x4c>
 800d9ee:	4613      	mov	r3, r2
 800d9f0:	e7cc      	b.n	800d98c <_malloc_r+0x80>
 800d9f2:	230c      	movs	r3, #12
 800d9f4:	603b      	str	r3, [r7, #0]
 800d9f6:	4638      	mov	r0, r7
 800d9f8:	f000 f820 	bl	800da3c <__malloc_unlock>
 800d9fc:	e797      	b.n	800d92e <_malloc_r+0x22>
 800d9fe:	6025      	str	r5, [r4, #0]
 800da00:	e7dc      	b.n	800d9bc <_malloc_r+0xb0>
 800da02:	605b      	str	r3, [r3, #4]
 800da04:	deff      	udf	#255	; 0xff
 800da06:	bf00      	nop
 800da08:	20000b44 	.word	0x20000b44

0800da0c <__ascii_mbtowc>:
 800da0c:	b082      	sub	sp, #8
 800da0e:	b901      	cbnz	r1, 800da12 <__ascii_mbtowc+0x6>
 800da10:	a901      	add	r1, sp, #4
 800da12:	b142      	cbz	r2, 800da26 <__ascii_mbtowc+0x1a>
 800da14:	b14b      	cbz	r3, 800da2a <__ascii_mbtowc+0x1e>
 800da16:	7813      	ldrb	r3, [r2, #0]
 800da18:	600b      	str	r3, [r1, #0]
 800da1a:	7812      	ldrb	r2, [r2, #0]
 800da1c:	1e10      	subs	r0, r2, #0
 800da1e:	bf18      	it	ne
 800da20:	2001      	movne	r0, #1
 800da22:	b002      	add	sp, #8
 800da24:	4770      	bx	lr
 800da26:	4610      	mov	r0, r2
 800da28:	e7fb      	b.n	800da22 <__ascii_mbtowc+0x16>
 800da2a:	f06f 0001 	mvn.w	r0, #1
 800da2e:	e7f8      	b.n	800da22 <__ascii_mbtowc+0x16>

0800da30 <__malloc_lock>:
 800da30:	4801      	ldr	r0, [pc, #4]	; (800da38 <__malloc_lock+0x8>)
 800da32:	f7fe bd0b 	b.w	800c44c <__retarget_lock_acquire_recursive>
 800da36:	bf00      	nop
 800da38:	20000b40 	.word	0x20000b40

0800da3c <__malloc_unlock>:
 800da3c:	4801      	ldr	r0, [pc, #4]	; (800da44 <__malloc_unlock+0x8>)
 800da3e:	f7fe bd06 	b.w	800c44e <__retarget_lock_release_recursive>
 800da42:	bf00      	nop
 800da44:	20000b40 	.word	0x20000b40

0800da48 <_Balloc>:
 800da48:	b570      	push	{r4, r5, r6, lr}
 800da4a:	69c6      	ldr	r6, [r0, #28]
 800da4c:	4604      	mov	r4, r0
 800da4e:	460d      	mov	r5, r1
 800da50:	b976      	cbnz	r6, 800da70 <_Balloc+0x28>
 800da52:	2010      	movs	r0, #16
 800da54:	f7ff ff32 	bl	800d8bc <malloc>
 800da58:	4602      	mov	r2, r0
 800da5a:	61e0      	str	r0, [r4, #28]
 800da5c:	b920      	cbnz	r0, 800da68 <_Balloc+0x20>
 800da5e:	4b18      	ldr	r3, [pc, #96]	; (800dac0 <_Balloc+0x78>)
 800da60:	4818      	ldr	r0, [pc, #96]	; (800dac4 <_Balloc+0x7c>)
 800da62:	216b      	movs	r1, #107	; 0x6b
 800da64:	f000 feda 	bl	800e81c <__assert_func>
 800da68:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800da6c:	6006      	str	r6, [r0, #0]
 800da6e:	60c6      	str	r6, [r0, #12]
 800da70:	69e6      	ldr	r6, [r4, #28]
 800da72:	68f3      	ldr	r3, [r6, #12]
 800da74:	b183      	cbz	r3, 800da98 <_Balloc+0x50>
 800da76:	69e3      	ldr	r3, [r4, #28]
 800da78:	68db      	ldr	r3, [r3, #12]
 800da7a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800da7e:	b9b8      	cbnz	r0, 800dab0 <_Balloc+0x68>
 800da80:	2101      	movs	r1, #1
 800da82:	fa01 f605 	lsl.w	r6, r1, r5
 800da86:	1d72      	adds	r2, r6, #5
 800da88:	0092      	lsls	r2, r2, #2
 800da8a:	4620      	mov	r0, r4
 800da8c:	f000 fee4 	bl	800e858 <_calloc_r>
 800da90:	b160      	cbz	r0, 800daac <_Balloc+0x64>
 800da92:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800da96:	e00e      	b.n	800dab6 <_Balloc+0x6e>
 800da98:	2221      	movs	r2, #33	; 0x21
 800da9a:	2104      	movs	r1, #4
 800da9c:	4620      	mov	r0, r4
 800da9e:	f000 fedb 	bl	800e858 <_calloc_r>
 800daa2:	69e3      	ldr	r3, [r4, #28]
 800daa4:	60f0      	str	r0, [r6, #12]
 800daa6:	68db      	ldr	r3, [r3, #12]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d1e4      	bne.n	800da76 <_Balloc+0x2e>
 800daac:	2000      	movs	r0, #0
 800daae:	bd70      	pop	{r4, r5, r6, pc}
 800dab0:	6802      	ldr	r2, [r0, #0]
 800dab2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dab6:	2300      	movs	r3, #0
 800dab8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dabc:	e7f7      	b.n	800daae <_Balloc+0x66>
 800dabe:	bf00      	nop
 800dac0:	0800efb9 	.word	0x0800efb9
 800dac4:	0800f099 	.word	0x0800f099

0800dac8 <_Bfree>:
 800dac8:	b570      	push	{r4, r5, r6, lr}
 800daca:	69c6      	ldr	r6, [r0, #28]
 800dacc:	4605      	mov	r5, r0
 800dace:	460c      	mov	r4, r1
 800dad0:	b976      	cbnz	r6, 800daf0 <_Bfree+0x28>
 800dad2:	2010      	movs	r0, #16
 800dad4:	f7ff fef2 	bl	800d8bc <malloc>
 800dad8:	4602      	mov	r2, r0
 800dada:	61e8      	str	r0, [r5, #28]
 800dadc:	b920      	cbnz	r0, 800dae8 <_Bfree+0x20>
 800dade:	4b09      	ldr	r3, [pc, #36]	; (800db04 <_Bfree+0x3c>)
 800dae0:	4809      	ldr	r0, [pc, #36]	; (800db08 <_Bfree+0x40>)
 800dae2:	218f      	movs	r1, #143	; 0x8f
 800dae4:	f000 fe9a 	bl	800e81c <__assert_func>
 800dae8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800daec:	6006      	str	r6, [r0, #0]
 800daee:	60c6      	str	r6, [r0, #12]
 800daf0:	b13c      	cbz	r4, 800db02 <_Bfree+0x3a>
 800daf2:	69eb      	ldr	r3, [r5, #28]
 800daf4:	6862      	ldr	r2, [r4, #4]
 800daf6:	68db      	ldr	r3, [r3, #12]
 800daf8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800dafc:	6021      	str	r1, [r4, #0]
 800dafe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800db02:	bd70      	pop	{r4, r5, r6, pc}
 800db04:	0800efb9 	.word	0x0800efb9
 800db08:	0800f099 	.word	0x0800f099

0800db0c <__multadd>:
 800db0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db10:	690d      	ldr	r5, [r1, #16]
 800db12:	4607      	mov	r7, r0
 800db14:	460c      	mov	r4, r1
 800db16:	461e      	mov	r6, r3
 800db18:	f101 0c14 	add.w	ip, r1, #20
 800db1c:	2000      	movs	r0, #0
 800db1e:	f8dc 3000 	ldr.w	r3, [ip]
 800db22:	b299      	uxth	r1, r3
 800db24:	fb02 6101 	mla	r1, r2, r1, r6
 800db28:	0c1e      	lsrs	r6, r3, #16
 800db2a:	0c0b      	lsrs	r3, r1, #16
 800db2c:	fb02 3306 	mla	r3, r2, r6, r3
 800db30:	b289      	uxth	r1, r1
 800db32:	3001      	adds	r0, #1
 800db34:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800db38:	4285      	cmp	r5, r0
 800db3a:	f84c 1b04 	str.w	r1, [ip], #4
 800db3e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800db42:	dcec      	bgt.n	800db1e <__multadd+0x12>
 800db44:	b30e      	cbz	r6, 800db8a <__multadd+0x7e>
 800db46:	68a3      	ldr	r3, [r4, #8]
 800db48:	42ab      	cmp	r3, r5
 800db4a:	dc19      	bgt.n	800db80 <__multadd+0x74>
 800db4c:	6861      	ldr	r1, [r4, #4]
 800db4e:	4638      	mov	r0, r7
 800db50:	3101      	adds	r1, #1
 800db52:	f7ff ff79 	bl	800da48 <_Balloc>
 800db56:	4680      	mov	r8, r0
 800db58:	b928      	cbnz	r0, 800db66 <__multadd+0x5a>
 800db5a:	4602      	mov	r2, r0
 800db5c:	4b0c      	ldr	r3, [pc, #48]	; (800db90 <__multadd+0x84>)
 800db5e:	480d      	ldr	r0, [pc, #52]	; (800db94 <__multadd+0x88>)
 800db60:	21ba      	movs	r1, #186	; 0xba
 800db62:	f000 fe5b 	bl	800e81c <__assert_func>
 800db66:	6922      	ldr	r2, [r4, #16]
 800db68:	3202      	adds	r2, #2
 800db6a:	f104 010c 	add.w	r1, r4, #12
 800db6e:	0092      	lsls	r2, r2, #2
 800db70:	300c      	adds	r0, #12
 800db72:	f7fe fc6d 	bl	800c450 <memcpy>
 800db76:	4621      	mov	r1, r4
 800db78:	4638      	mov	r0, r7
 800db7a:	f7ff ffa5 	bl	800dac8 <_Bfree>
 800db7e:	4644      	mov	r4, r8
 800db80:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800db84:	3501      	adds	r5, #1
 800db86:	615e      	str	r6, [r3, #20]
 800db88:	6125      	str	r5, [r4, #16]
 800db8a:	4620      	mov	r0, r4
 800db8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800db90:	0800f028 	.word	0x0800f028
 800db94:	0800f099 	.word	0x0800f099

0800db98 <__s2b>:
 800db98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db9c:	460c      	mov	r4, r1
 800db9e:	4615      	mov	r5, r2
 800dba0:	461f      	mov	r7, r3
 800dba2:	2209      	movs	r2, #9
 800dba4:	3308      	adds	r3, #8
 800dba6:	4606      	mov	r6, r0
 800dba8:	fb93 f3f2 	sdiv	r3, r3, r2
 800dbac:	2100      	movs	r1, #0
 800dbae:	2201      	movs	r2, #1
 800dbb0:	429a      	cmp	r2, r3
 800dbb2:	db09      	blt.n	800dbc8 <__s2b+0x30>
 800dbb4:	4630      	mov	r0, r6
 800dbb6:	f7ff ff47 	bl	800da48 <_Balloc>
 800dbba:	b940      	cbnz	r0, 800dbce <__s2b+0x36>
 800dbbc:	4602      	mov	r2, r0
 800dbbe:	4b19      	ldr	r3, [pc, #100]	; (800dc24 <__s2b+0x8c>)
 800dbc0:	4819      	ldr	r0, [pc, #100]	; (800dc28 <__s2b+0x90>)
 800dbc2:	21d3      	movs	r1, #211	; 0xd3
 800dbc4:	f000 fe2a 	bl	800e81c <__assert_func>
 800dbc8:	0052      	lsls	r2, r2, #1
 800dbca:	3101      	adds	r1, #1
 800dbcc:	e7f0      	b.n	800dbb0 <__s2b+0x18>
 800dbce:	9b08      	ldr	r3, [sp, #32]
 800dbd0:	6143      	str	r3, [r0, #20]
 800dbd2:	2d09      	cmp	r5, #9
 800dbd4:	f04f 0301 	mov.w	r3, #1
 800dbd8:	6103      	str	r3, [r0, #16]
 800dbda:	dd16      	ble.n	800dc0a <__s2b+0x72>
 800dbdc:	f104 0909 	add.w	r9, r4, #9
 800dbe0:	46c8      	mov	r8, r9
 800dbe2:	442c      	add	r4, r5
 800dbe4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800dbe8:	4601      	mov	r1, r0
 800dbea:	3b30      	subs	r3, #48	; 0x30
 800dbec:	220a      	movs	r2, #10
 800dbee:	4630      	mov	r0, r6
 800dbf0:	f7ff ff8c 	bl	800db0c <__multadd>
 800dbf4:	45a0      	cmp	r8, r4
 800dbf6:	d1f5      	bne.n	800dbe4 <__s2b+0x4c>
 800dbf8:	f1a5 0408 	sub.w	r4, r5, #8
 800dbfc:	444c      	add	r4, r9
 800dbfe:	1b2d      	subs	r5, r5, r4
 800dc00:	1963      	adds	r3, r4, r5
 800dc02:	42bb      	cmp	r3, r7
 800dc04:	db04      	blt.n	800dc10 <__s2b+0x78>
 800dc06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc0a:	340a      	adds	r4, #10
 800dc0c:	2509      	movs	r5, #9
 800dc0e:	e7f6      	b.n	800dbfe <__s2b+0x66>
 800dc10:	f814 3b01 	ldrb.w	r3, [r4], #1
 800dc14:	4601      	mov	r1, r0
 800dc16:	3b30      	subs	r3, #48	; 0x30
 800dc18:	220a      	movs	r2, #10
 800dc1a:	4630      	mov	r0, r6
 800dc1c:	f7ff ff76 	bl	800db0c <__multadd>
 800dc20:	e7ee      	b.n	800dc00 <__s2b+0x68>
 800dc22:	bf00      	nop
 800dc24:	0800f028 	.word	0x0800f028
 800dc28:	0800f099 	.word	0x0800f099

0800dc2c <__hi0bits>:
 800dc2c:	0c03      	lsrs	r3, r0, #16
 800dc2e:	041b      	lsls	r3, r3, #16
 800dc30:	b9d3      	cbnz	r3, 800dc68 <__hi0bits+0x3c>
 800dc32:	0400      	lsls	r0, r0, #16
 800dc34:	2310      	movs	r3, #16
 800dc36:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800dc3a:	bf04      	itt	eq
 800dc3c:	0200      	lsleq	r0, r0, #8
 800dc3e:	3308      	addeq	r3, #8
 800dc40:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800dc44:	bf04      	itt	eq
 800dc46:	0100      	lsleq	r0, r0, #4
 800dc48:	3304      	addeq	r3, #4
 800dc4a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800dc4e:	bf04      	itt	eq
 800dc50:	0080      	lsleq	r0, r0, #2
 800dc52:	3302      	addeq	r3, #2
 800dc54:	2800      	cmp	r0, #0
 800dc56:	db05      	blt.n	800dc64 <__hi0bits+0x38>
 800dc58:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800dc5c:	f103 0301 	add.w	r3, r3, #1
 800dc60:	bf08      	it	eq
 800dc62:	2320      	moveq	r3, #32
 800dc64:	4618      	mov	r0, r3
 800dc66:	4770      	bx	lr
 800dc68:	2300      	movs	r3, #0
 800dc6a:	e7e4      	b.n	800dc36 <__hi0bits+0xa>

0800dc6c <__lo0bits>:
 800dc6c:	6803      	ldr	r3, [r0, #0]
 800dc6e:	f013 0207 	ands.w	r2, r3, #7
 800dc72:	d00c      	beq.n	800dc8e <__lo0bits+0x22>
 800dc74:	07d9      	lsls	r1, r3, #31
 800dc76:	d422      	bmi.n	800dcbe <__lo0bits+0x52>
 800dc78:	079a      	lsls	r2, r3, #30
 800dc7a:	bf49      	itett	mi
 800dc7c:	085b      	lsrmi	r3, r3, #1
 800dc7e:	089b      	lsrpl	r3, r3, #2
 800dc80:	6003      	strmi	r3, [r0, #0]
 800dc82:	2201      	movmi	r2, #1
 800dc84:	bf5c      	itt	pl
 800dc86:	6003      	strpl	r3, [r0, #0]
 800dc88:	2202      	movpl	r2, #2
 800dc8a:	4610      	mov	r0, r2
 800dc8c:	4770      	bx	lr
 800dc8e:	b299      	uxth	r1, r3
 800dc90:	b909      	cbnz	r1, 800dc96 <__lo0bits+0x2a>
 800dc92:	0c1b      	lsrs	r3, r3, #16
 800dc94:	2210      	movs	r2, #16
 800dc96:	b2d9      	uxtb	r1, r3
 800dc98:	b909      	cbnz	r1, 800dc9e <__lo0bits+0x32>
 800dc9a:	3208      	adds	r2, #8
 800dc9c:	0a1b      	lsrs	r3, r3, #8
 800dc9e:	0719      	lsls	r1, r3, #28
 800dca0:	bf04      	itt	eq
 800dca2:	091b      	lsreq	r3, r3, #4
 800dca4:	3204      	addeq	r2, #4
 800dca6:	0799      	lsls	r1, r3, #30
 800dca8:	bf04      	itt	eq
 800dcaa:	089b      	lsreq	r3, r3, #2
 800dcac:	3202      	addeq	r2, #2
 800dcae:	07d9      	lsls	r1, r3, #31
 800dcb0:	d403      	bmi.n	800dcba <__lo0bits+0x4e>
 800dcb2:	085b      	lsrs	r3, r3, #1
 800dcb4:	f102 0201 	add.w	r2, r2, #1
 800dcb8:	d003      	beq.n	800dcc2 <__lo0bits+0x56>
 800dcba:	6003      	str	r3, [r0, #0]
 800dcbc:	e7e5      	b.n	800dc8a <__lo0bits+0x1e>
 800dcbe:	2200      	movs	r2, #0
 800dcc0:	e7e3      	b.n	800dc8a <__lo0bits+0x1e>
 800dcc2:	2220      	movs	r2, #32
 800dcc4:	e7e1      	b.n	800dc8a <__lo0bits+0x1e>
	...

0800dcc8 <__i2b>:
 800dcc8:	b510      	push	{r4, lr}
 800dcca:	460c      	mov	r4, r1
 800dccc:	2101      	movs	r1, #1
 800dcce:	f7ff febb 	bl	800da48 <_Balloc>
 800dcd2:	4602      	mov	r2, r0
 800dcd4:	b928      	cbnz	r0, 800dce2 <__i2b+0x1a>
 800dcd6:	4b05      	ldr	r3, [pc, #20]	; (800dcec <__i2b+0x24>)
 800dcd8:	4805      	ldr	r0, [pc, #20]	; (800dcf0 <__i2b+0x28>)
 800dcda:	f240 1145 	movw	r1, #325	; 0x145
 800dcde:	f000 fd9d 	bl	800e81c <__assert_func>
 800dce2:	2301      	movs	r3, #1
 800dce4:	6144      	str	r4, [r0, #20]
 800dce6:	6103      	str	r3, [r0, #16]
 800dce8:	bd10      	pop	{r4, pc}
 800dcea:	bf00      	nop
 800dcec:	0800f028 	.word	0x0800f028
 800dcf0:	0800f099 	.word	0x0800f099

0800dcf4 <__multiply>:
 800dcf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcf8:	4691      	mov	r9, r2
 800dcfa:	690a      	ldr	r2, [r1, #16]
 800dcfc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800dd00:	429a      	cmp	r2, r3
 800dd02:	bfb8      	it	lt
 800dd04:	460b      	movlt	r3, r1
 800dd06:	460c      	mov	r4, r1
 800dd08:	bfbc      	itt	lt
 800dd0a:	464c      	movlt	r4, r9
 800dd0c:	4699      	movlt	r9, r3
 800dd0e:	6927      	ldr	r7, [r4, #16]
 800dd10:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800dd14:	68a3      	ldr	r3, [r4, #8]
 800dd16:	6861      	ldr	r1, [r4, #4]
 800dd18:	eb07 060a 	add.w	r6, r7, sl
 800dd1c:	42b3      	cmp	r3, r6
 800dd1e:	b085      	sub	sp, #20
 800dd20:	bfb8      	it	lt
 800dd22:	3101      	addlt	r1, #1
 800dd24:	f7ff fe90 	bl	800da48 <_Balloc>
 800dd28:	b930      	cbnz	r0, 800dd38 <__multiply+0x44>
 800dd2a:	4602      	mov	r2, r0
 800dd2c:	4b44      	ldr	r3, [pc, #272]	; (800de40 <__multiply+0x14c>)
 800dd2e:	4845      	ldr	r0, [pc, #276]	; (800de44 <__multiply+0x150>)
 800dd30:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800dd34:	f000 fd72 	bl	800e81c <__assert_func>
 800dd38:	f100 0514 	add.w	r5, r0, #20
 800dd3c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800dd40:	462b      	mov	r3, r5
 800dd42:	2200      	movs	r2, #0
 800dd44:	4543      	cmp	r3, r8
 800dd46:	d321      	bcc.n	800dd8c <__multiply+0x98>
 800dd48:	f104 0314 	add.w	r3, r4, #20
 800dd4c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800dd50:	f109 0314 	add.w	r3, r9, #20
 800dd54:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800dd58:	9202      	str	r2, [sp, #8]
 800dd5a:	1b3a      	subs	r2, r7, r4
 800dd5c:	3a15      	subs	r2, #21
 800dd5e:	f022 0203 	bic.w	r2, r2, #3
 800dd62:	3204      	adds	r2, #4
 800dd64:	f104 0115 	add.w	r1, r4, #21
 800dd68:	428f      	cmp	r7, r1
 800dd6a:	bf38      	it	cc
 800dd6c:	2204      	movcc	r2, #4
 800dd6e:	9201      	str	r2, [sp, #4]
 800dd70:	9a02      	ldr	r2, [sp, #8]
 800dd72:	9303      	str	r3, [sp, #12]
 800dd74:	429a      	cmp	r2, r3
 800dd76:	d80c      	bhi.n	800dd92 <__multiply+0x9e>
 800dd78:	2e00      	cmp	r6, #0
 800dd7a:	dd03      	ble.n	800dd84 <__multiply+0x90>
 800dd7c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dd80:	2b00      	cmp	r3, #0
 800dd82:	d05b      	beq.n	800de3c <__multiply+0x148>
 800dd84:	6106      	str	r6, [r0, #16]
 800dd86:	b005      	add	sp, #20
 800dd88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd8c:	f843 2b04 	str.w	r2, [r3], #4
 800dd90:	e7d8      	b.n	800dd44 <__multiply+0x50>
 800dd92:	f8b3 a000 	ldrh.w	sl, [r3]
 800dd96:	f1ba 0f00 	cmp.w	sl, #0
 800dd9a:	d024      	beq.n	800dde6 <__multiply+0xf2>
 800dd9c:	f104 0e14 	add.w	lr, r4, #20
 800dda0:	46a9      	mov	r9, r5
 800dda2:	f04f 0c00 	mov.w	ip, #0
 800dda6:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ddaa:	f8d9 1000 	ldr.w	r1, [r9]
 800ddae:	fa1f fb82 	uxth.w	fp, r2
 800ddb2:	b289      	uxth	r1, r1
 800ddb4:	fb0a 110b 	mla	r1, sl, fp, r1
 800ddb8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ddbc:	f8d9 2000 	ldr.w	r2, [r9]
 800ddc0:	4461      	add	r1, ip
 800ddc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ddc6:	fb0a c20b 	mla	r2, sl, fp, ip
 800ddca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ddce:	b289      	uxth	r1, r1
 800ddd0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ddd4:	4577      	cmp	r7, lr
 800ddd6:	f849 1b04 	str.w	r1, [r9], #4
 800ddda:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ddde:	d8e2      	bhi.n	800dda6 <__multiply+0xb2>
 800dde0:	9a01      	ldr	r2, [sp, #4]
 800dde2:	f845 c002 	str.w	ip, [r5, r2]
 800dde6:	9a03      	ldr	r2, [sp, #12]
 800dde8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ddec:	3304      	adds	r3, #4
 800ddee:	f1b9 0f00 	cmp.w	r9, #0
 800ddf2:	d021      	beq.n	800de38 <__multiply+0x144>
 800ddf4:	6829      	ldr	r1, [r5, #0]
 800ddf6:	f104 0c14 	add.w	ip, r4, #20
 800ddfa:	46ae      	mov	lr, r5
 800ddfc:	f04f 0a00 	mov.w	sl, #0
 800de00:	f8bc b000 	ldrh.w	fp, [ip]
 800de04:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800de08:	fb09 220b 	mla	r2, r9, fp, r2
 800de0c:	4452      	add	r2, sl
 800de0e:	b289      	uxth	r1, r1
 800de10:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800de14:	f84e 1b04 	str.w	r1, [lr], #4
 800de18:	f85c 1b04 	ldr.w	r1, [ip], #4
 800de1c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800de20:	f8be 1000 	ldrh.w	r1, [lr]
 800de24:	fb09 110a 	mla	r1, r9, sl, r1
 800de28:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800de2c:	4567      	cmp	r7, ip
 800de2e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800de32:	d8e5      	bhi.n	800de00 <__multiply+0x10c>
 800de34:	9a01      	ldr	r2, [sp, #4]
 800de36:	50a9      	str	r1, [r5, r2]
 800de38:	3504      	adds	r5, #4
 800de3a:	e799      	b.n	800dd70 <__multiply+0x7c>
 800de3c:	3e01      	subs	r6, #1
 800de3e:	e79b      	b.n	800dd78 <__multiply+0x84>
 800de40:	0800f028 	.word	0x0800f028
 800de44:	0800f099 	.word	0x0800f099

0800de48 <__pow5mult>:
 800de48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de4c:	4615      	mov	r5, r2
 800de4e:	f012 0203 	ands.w	r2, r2, #3
 800de52:	4606      	mov	r6, r0
 800de54:	460f      	mov	r7, r1
 800de56:	d007      	beq.n	800de68 <__pow5mult+0x20>
 800de58:	4c25      	ldr	r4, [pc, #148]	; (800def0 <__pow5mult+0xa8>)
 800de5a:	3a01      	subs	r2, #1
 800de5c:	2300      	movs	r3, #0
 800de5e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800de62:	f7ff fe53 	bl	800db0c <__multadd>
 800de66:	4607      	mov	r7, r0
 800de68:	10ad      	asrs	r5, r5, #2
 800de6a:	d03d      	beq.n	800dee8 <__pow5mult+0xa0>
 800de6c:	69f4      	ldr	r4, [r6, #28]
 800de6e:	b97c      	cbnz	r4, 800de90 <__pow5mult+0x48>
 800de70:	2010      	movs	r0, #16
 800de72:	f7ff fd23 	bl	800d8bc <malloc>
 800de76:	4602      	mov	r2, r0
 800de78:	61f0      	str	r0, [r6, #28]
 800de7a:	b928      	cbnz	r0, 800de88 <__pow5mult+0x40>
 800de7c:	4b1d      	ldr	r3, [pc, #116]	; (800def4 <__pow5mult+0xac>)
 800de7e:	481e      	ldr	r0, [pc, #120]	; (800def8 <__pow5mult+0xb0>)
 800de80:	f240 11b3 	movw	r1, #435	; 0x1b3
 800de84:	f000 fcca 	bl	800e81c <__assert_func>
 800de88:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800de8c:	6004      	str	r4, [r0, #0]
 800de8e:	60c4      	str	r4, [r0, #12]
 800de90:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800de94:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800de98:	b94c      	cbnz	r4, 800deae <__pow5mult+0x66>
 800de9a:	f240 2171 	movw	r1, #625	; 0x271
 800de9e:	4630      	mov	r0, r6
 800dea0:	f7ff ff12 	bl	800dcc8 <__i2b>
 800dea4:	2300      	movs	r3, #0
 800dea6:	f8c8 0008 	str.w	r0, [r8, #8]
 800deaa:	4604      	mov	r4, r0
 800deac:	6003      	str	r3, [r0, #0]
 800deae:	f04f 0900 	mov.w	r9, #0
 800deb2:	07eb      	lsls	r3, r5, #31
 800deb4:	d50a      	bpl.n	800decc <__pow5mult+0x84>
 800deb6:	4639      	mov	r1, r7
 800deb8:	4622      	mov	r2, r4
 800deba:	4630      	mov	r0, r6
 800debc:	f7ff ff1a 	bl	800dcf4 <__multiply>
 800dec0:	4639      	mov	r1, r7
 800dec2:	4680      	mov	r8, r0
 800dec4:	4630      	mov	r0, r6
 800dec6:	f7ff fdff 	bl	800dac8 <_Bfree>
 800deca:	4647      	mov	r7, r8
 800decc:	106d      	asrs	r5, r5, #1
 800dece:	d00b      	beq.n	800dee8 <__pow5mult+0xa0>
 800ded0:	6820      	ldr	r0, [r4, #0]
 800ded2:	b938      	cbnz	r0, 800dee4 <__pow5mult+0x9c>
 800ded4:	4622      	mov	r2, r4
 800ded6:	4621      	mov	r1, r4
 800ded8:	4630      	mov	r0, r6
 800deda:	f7ff ff0b 	bl	800dcf4 <__multiply>
 800dede:	6020      	str	r0, [r4, #0]
 800dee0:	f8c0 9000 	str.w	r9, [r0]
 800dee4:	4604      	mov	r4, r0
 800dee6:	e7e4      	b.n	800deb2 <__pow5mult+0x6a>
 800dee8:	4638      	mov	r0, r7
 800deea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800deee:	bf00      	nop
 800def0:	0800f1e8 	.word	0x0800f1e8
 800def4:	0800efb9 	.word	0x0800efb9
 800def8:	0800f099 	.word	0x0800f099

0800defc <__lshift>:
 800defc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800df00:	460c      	mov	r4, r1
 800df02:	6849      	ldr	r1, [r1, #4]
 800df04:	6923      	ldr	r3, [r4, #16]
 800df06:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800df0a:	68a3      	ldr	r3, [r4, #8]
 800df0c:	4607      	mov	r7, r0
 800df0e:	4691      	mov	r9, r2
 800df10:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800df14:	f108 0601 	add.w	r6, r8, #1
 800df18:	42b3      	cmp	r3, r6
 800df1a:	db0b      	blt.n	800df34 <__lshift+0x38>
 800df1c:	4638      	mov	r0, r7
 800df1e:	f7ff fd93 	bl	800da48 <_Balloc>
 800df22:	4605      	mov	r5, r0
 800df24:	b948      	cbnz	r0, 800df3a <__lshift+0x3e>
 800df26:	4602      	mov	r2, r0
 800df28:	4b28      	ldr	r3, [pc, #160]	; (800dfcc <__lshift+0xd0>)
 800df2a:	4829      	ldr	r0, [pc, #164]	; (800dfd0 <__lshift+0xd4>)
 800df2c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800df30:	f000 fc74 	bl	800e81c <__assert_func>
 800df34:	3101      	adds	r1, #1
 800df36:	005b      	lsls	r3, r3, #1
 800df38:	e7ee      	b.n	800df18 <__lshift+0x1c>
 800df3a:	2300      	movs	r3, #0
 800df3c:	f100 0114 	add.w	r1, r0, #20
 800df40:	f100 0210 	add.w	r2, r0, #16
 800df44:	4618      	mov	r0, r3
 800df46:	4553      	cmp	r3, sl
 800df48:	db33      	blt.n	800dfb2 <__lshift+0xb6>
 800df4a:	6920      	ldr	r0, [r4, #16]
 800df4c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800df50:	f104 0314 	add.w	r3, r4, #20
 800df54:	f019 091f 	ands.w	r9, r9, #31
 800df58:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800df5c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800df60:	d02b      	beq.n	800dfba <__lshift+0xbe>
 800df62:	f1c9 0e20 	rsb	lr, r9, #32
 800df66:	468a      	mov	sl, r1
 800df68:	2200      	movs	r2, #0
 800df6a:	6818      	ldr	r0, [r3, #0]
 800df6c:	fa00 f009 	lsl.w	r0, r0, r9
 800df70:	4310      	orrs	r0, r2
 800df72:	f84a 0b04 	str.w	r0, [sl], #4
 800df76:	f853 2b04 	ldr.w	r2, [r3], #4
 800df7a:	459c      	cmp	ip, r3
 800df7c:	fa22 f20e 	lsr.w	r2, r2, lr
 800df80:	d8f3      	bhi.n	800df6a <__lshift+0x6e>
 800df82:	ebac 0304 	sub.w	r3, ip, r4
 800df86:	3b15      	subs	r3, #21
 800df88:	f023 0303 	bic.w	r3, r3, #3
 800df8c:	3304      	adds	r3, #4
 800df8e:	f104 0015 	add.w	r0, r4, #21
 800df92:	4584      	cmp	ip, r0
 800df94:	bf38      	it	cc
 800df96:	2304      	movcc	r3, #4
 800df98:	50ca      	str	r2, [r1, r3]
 800df9a:	b10a      	cbz	r2, 800dfa0 <__lshift+0xa4>
 800df9c:	f108 0602 	add.w	r6, r8, #2
 800dfa0:	3e01      	subs	r6, #1
 800dfa2:	4638      	mov	r0, r7
 800dfa4:	612e      	str	r6, [r5, #16]
 800dfa6:	4621      	mov	r1, r4
 800dfa8:	f7ff fd8e 	bl	800dac8 <_Bfree>
 800dfac:	4628      	mov	r0, r5
 800dfae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dfb2:	f842 0f04 	str.w	r0, [r2, #4]!
 800dfb6:	3301      	adds	r3, #1
 800dfb8:	e7c5      	b.n	800df46 <__lshift+0x4a>
 800dfba:	3904      	subs	r1, #4
 800dfbc:	f853 2b04 	ldr.w	r2, [r3], #4
 800dfc0:	f841 2f04 	str.w	r2, [r1, #4]!
 800dfc4:	459c      	cmp	ip, r3
 800dfc6:	d8f9      	bhi.n	800dfbc <__lshift+0xc0>
 800dfc8:	e7ea      	b.n	800dfa0 <__lshift+0xa4>
 800dfca:	bf00      	nop
 800dfcc:	0800f028 	.word	0x0800f028
 800dfd0:	0800f099 	.word	0x0800f099

0800dfd4 <__mcmp>:
 800dfd4:	b530      	push	{r4, r5, lr}
 800dfd6:	6902      	ldr	r2, [r0, #16]
 800dfd8:	690c      	ldr	r4, [r1, #16]
 800dfda:	1b12      	subs	r2, r2, r4
 800dfdc:	d10e      	bne.n	800dffc <__mcmp+0x28>
 800dfde:	f100 0314 	add.w	r3, r0, #20
 800dfe2:	3114      	adds	r1, #20
 800dfe4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800dfe8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800dfec:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800dff0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800dff4:	42a5      	cmp	r5, r4
 800dff6:	d003      	beq.n	800e000 <__mcmp+0x2c>
 800dff8:	d305      	bcc.n	800e006 <__mcmp+0x32>
 800dffa:	2201      	movs	r2, #1
 800dffc:	4610      	mov	r0, r2
 800dffe:	bd30      	pop	{r4, r5, pc}
 800e000:	4283      	cmp	r3, r0
 800e002:	d3f3      	bcc.n	800dfec <__mcmp+0x18>
 800e004:	e7fa      	b.n	800dffc <__mcmp+0x28>
 800e006:	f04f 32ff 	mov.w	r2, #4294967295
 800e00a:	e7f7      	b.n	800dffc <__mcmp+0x28>

0800e00c <__mdiff>:
 800e00c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e010:	460c      	mov	r4, r1
 800e012:	4606      	mov	r6, r0
 800e014:	4611      	mov	r1, r2
 800e016:	4620      	mov	r0, r4
 800e018:	4690      	mov	r8, r2
 800e01a:	f7ff ffdb 	bl	800dfd4 <__mcmp>
 800e01e:	1e05      	subs	r5, r0, #0
 800e020:	d110      	bne.n	800e044 <__mdiff+0x38>
 800e022:	4629      	mov	r1, r5
 800e024:	4630      	mov	r0, r6
 800e026:	f7ff fd0f 	bl	800da48 <_Balloc>
 800e02a:	b930      	cbnz	r0, 800e03a <__mdiff+0x2e>
 800e02c:	4b3a      	ldr	r3, [pc, #232]	; (800e118 <__mdiff+0x10c>)
 800e02e:	4602      	mov	r2, r0
 800e030:	f240 2137 	movw	r1, #567	; 0x237
 800e034:	4839      	ldr	r0, [pc, #228]	; (800e11c <__mdiff+0x110>)
 800e036:	f000 fbf1 	bl	800e81c <__assert_func>
 800e03a:	2301      	movs	r3, #1
 800e03c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e040:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e044:	bfa4      	itt	ge
 800e046:	4643      	movge	r3, r8
 800e048:	46a0      	movge	r8, r4
 800e04a:	4630      	mov	r0, r6
 800e04c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e050:	bfa6      	itte	ge
 800e052:	461c      	movge	r4, r3
 800e054:	2500      	movge	r5, #0
 800e056:	2501      	movlt	r5, #1
 800e058:	f7ff fcf6 	bl	800da48 <_Balloc>
 800e05c:	b920      	cbnz	r0, 800e068 <__mdiff+0x5c>
 800e05e:	4b2e      	ldr	r3, [pc, #184]	; (800e118 <__mdiff+0x10c>)
 800e060:	4602      	mov	r2, r0
 800e062:	f240 2145 	movw	r1, #581	; 0x245
 800e066:	e7e5      	b.n	800e034 <__mdiff+0x28>
 800e068:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e06c:	6926      	ldr	r6, [r4, #16]
 800e06e:	60c5      	str	r5, [r0, #12]
 800e070:	f104 0914 	add.w	r9, r4, #20
 800e074:	f108 0514 	add.w	r5, r8, #20
 800e078:	f100 0e14 	add.w	lr, r0, #20
 800e07c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800e080:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800e084:	f108 0210 	add.w	r2, r8, #16
 800e088:	46f2      	mov	sl, lr
 800e08a:	2100      	movs	r1, #0
 800e08c:	f859 3b04 	ldr.w	r3, [r9], #4
 800e090:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800e094:	fa11 f88b 	uxtah	r8, r1, fp
 800e098:	b299      	uxth	r1, r3
 800e09a:	0c1b      	lsrs	r3, r3, #16
 800e09c:	eba8 0801 	sub.w	r8, r8, r1
 800e0a0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800e0a4:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800e0a8:	fa1f f888 	uxth.w	r8, r8
 800e0ac:	1419      	asrs	r1, r3, #16
 800e0ae:	454e      	cmp	r6, r9
 800e0b0:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800e0b4:	f84a 3b04 	str.w	r3, [sl], #4
 800e0b8:	d8e8      	bhi.n	800e08c <__mdiff+0x80>
 800e0ba:	1b33      	subs	r3, r6, r4
 800e0bc:	3b15      	subs	r3, #21
 800e0be:	f023 0303 	bic.w	r3, r3, #3
 800e0c2:	3304      	adds	r3, #4
 800e0c4:	3415      	adds	r4, #21
 800e0c6:	42a6      	cmp	r6, r4
 800e0c8:	bf38      	it	cc
 800e0ca:	2304      	movcc	r3, #4
 800e0cc:	441d      	add	r5, r3
 800e0ce:	4473      	add	r3, lr
 800e0d0:	469e      	mov	lr, r3
 800e0d2:	462e      	mov	r6, r5
 800e0d4:	4566      	cmp	r6, ip
 800e0d6:	d30e      	bcc.n	800e0f6 <__mdiff+0xea>
 800e0d8:	f10c 0203 	add.w	r2, ip, #3
 800e0dc:	1b52      	subs	r2, r2, r5
 800e0de:	f022 0203 	bic.w	r2, r2, #3
 800e0e2:	3d03      	subs	r5, #3
 800e0e4:	45ac      	cmp	ip, r5
 800e0e6:	bf38      	it	cc
 800e0e8:	2200      	movcc	r2, #0
 800e0ea:	4413      	add	r3, r2
 800e0ec:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800e0f0:	b17a      	cbz	r2, 800e112 <__mdiff+0x106>
 800e0f2:	6107      	str	r7, [r0, #16]
 800e0f4:	e7a4      	b.n	800e040 <__mdiff+0x34>
 800e0f6:	f856 8b04 	ldr.w	r8, [r6], #4
 800e0fa:	fa11 f288 	uxtah	r2, r1, r8
 800e0fe:	1414      	asrs	r4, r2, #16
 800e100:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800e104:	b292      	uxth	r2, r2
 800e106:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800e10a:	f84e 2b04 	str.w	r2, [lr], #4
 800e10e:	1421      	asrs	r1, r4, #16
 800e110:	e7e0      	b.n	800e0d4 <__mdiff+0xc8>
 800e112:	3f01      	subs	r7, #1
 800e114:	e7ea      	b.n	800e0ec <__mdiff+0xe0>
 800e116:	bf00      	nop
 800e118:	0800f028 	.word	0x0800f028
 800e11c:	0800f099 	.word	0x0800f099

0800e120 <__ulp>:
 800e120:	b082      	sub	sp, #8
 800e122:	ed8d 0b00 	vstr	d0, [sp]
 800e126:	9a01      	ldr	r2, [sp, #4]
 800e128:	4b0f      	ldr	r3, [pc, #60]	; (800e168 <__ulp+0x48>)
 800e12a:	4013      	ands	r3, r2
 800e12c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800e130:	2b00      	cmp	r3, #0
 800e132:	dc08      	bgt.n	800e146 <__ulp+0x26>
 800e134:	425b      	negs	r3, r3
 800e136:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800e13a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e13e:	da04      	bge.n	800e14a <__ulp+0x2a>
 800e140:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800e144:	4113      	asrs	r3, r2
 800e146:	2200      	movs	r2, #0
 800e148:	e008      	b.n	800e15c <__ulp+0x3c>
 800e14a:	f1a2 0314 	sub.w	r3, r2, #20
 800e14e:	2b1e      	cmp	r3, #30
 800e150:	bfda      	itte	le
 800e152:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800e156:	40da      	lsrle	r2, r3
 800e158:	2201      	movgt	r2, #1
 800e15a:	2300      	movs	r3, #0
 800e15c:	4619      	mov	r1, r3
 800e15e:	4610      	mov	r0, r2
 800e160:	ec41 0b10 	vmov	d0, r0, r1
 800e164:	b002      	add	sp, #8
 800e166:	4770      	bx	lr
 800e168:	7ff00000 	.word	0x7ff00000

0800e16c <__b2d>:
 800e16c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e170:	6906      	ldr	r6, [r0, #16]
 800e172:	f100 0814 	add.w	r8, r0, #20
 800e176:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800e17a:	1f37      	subs	r7, r6, #4
 800e17c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800e180:	4610      	mov	r0, r2
 800e182:	f7ff fd53 	bl	800dc2c <__hi0bits>
 800e186:	f1c0 0320 	rsb	r3, r0, #32
 800e18a:	280a      	cmp	r0, #10
 800e18c:	600b      	str	r3, [r1, #0]
 800e18e:	491b      	ldr	r1, [pc, #108]	; (800e1fc <__b2d+0x90>)
 800e190:	dc15      	bgt.n	800e1be <__b2d+0x52>
 800e192:	f1c0 0c0b 	rsb	ip, r0, #11
 800e196:	fa22 f30c 	lsr.w	r3, r2, ip
 800e19a:	45b8      	cmp	r8, r7
 800e19c:	ea43 0501 	orr.w	r5, r3, r1
 800e1a0:	bf34      	ite	cc
 800e1a2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e1a6:	2300      	movcs	r3, #0
 800e1a8:	3015      	adds	r0, #21
 800e1aa:	fa02 f000 	lsl.w	r0, r2, r0
 800e1ae:	fa23 f30c 	lsr.w	r3, r3, ip
 800e1b2:	4303      	orrs	r3, r0
 800e1b4:	461c      	mov	r4, r3
 800e1b6:	ec45 4b10 	vmov	d0, r4, r5
 800e1ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e1be:	45b8      	cmp	r8, r7
 800e1c0:	bf3a      	itte	cc
 800e1c2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800e1c6:	f1a6 0708 	subcc.w	r7, r6, #8
 800e1ca:	2300      	movcs	r3, #0
 800e1cc:	380b      	subs	r0, #11
 800e1ce:	d012      	beq.n	800e1f6 <__b2d+0x8a>
 800e1d0:	f1c0 0120 	rsb	r1, r0, #32
 800e1d4:	fa23 f401 	lsr.w	r4, r3, r1
 800e1d8:	4082      	lsls	r2, r0
 800e1da:	4322      	orrs	r2, r4
 800e1dc:	4547      	cmp	r7, r8
 800e1de:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800e1e2:	bf8c      	ite	hi
 800e1e4:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800e1e8:	2200      	movls	r2, #0
 800e1ea:	4083      	lsls	r3, r0
 800e1ec:	40ca      	lsrs	r2, r1
 800e1ee:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e1f2:	4313      	orrs	r3, r2
 800e1f4:	e7de      	b.n	800e1b4 <__b2d+0x48>
 800e1f6:	ea42 0501 	orr.w	r5, r2, r1
 800e1fa:	e7db      	b.n	800e1b4 <__b2d+0x48>
 800e1fc:	3ff00000 	.word	0x3ff00000

0800e200 <__d2b>:
 800e200:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e204:	460f      	mov	r7, r1
 800e206:	2101      	movs	r1, #1
 800e208:	ec59 8b10 	vmov	r8, r9, d0
 800e20c:	4616      	mov	r6, r2
 800e20e:	f7ff fc1b 	bl	800da48 <_Balloc>
 800e212:	4604      	mov	r4, r0
 800e214:	b930      	cbnz	r0, 800e224 <__d2b+0x24>
 800e216:	4602      	mov	r2, r0
 800e218:	4b24      	ldr	r3, [pc, #144]	; (800e2ac <__d2b+0xac>)
 800e21a:	4825      	ldr	r0, [pc, #148]	; (800e2b0 <__d2b+0xb0>)
 800e21c:	f240 310f 	movw	r1, #783	; 0x30f
 800e220:	f000 fafc 	bl	800e81c <__assert_func>
 800e224:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e228:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e22c:	bb2d      	cbnz	r5, 800e27a <__d2b+0x7a>
 800e22e:	9301      	str	r3, [sp, #4]
 800e230:	f1b8 0300 	subs.w	r3, r8, #0
 800e234:	d026      	beq.n	800e284 <__d2b+0x84>
 800e236:	4668      	mov	r0, sp
 800e238:	9300      	str	r3, [sp, #0]
 800e23a:	f7ff fd17 	bl	800dc6c <__lo0bits>
 800e23e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e242:	b1e8      	cbz	r0, 800e280 <__d2b+0x80>
 800e244:	f1c0 0320 	rsb	r3, r0, #32
 800e248:	fa02 f303 	lsl.w	r3, r2, r3
 800e24c:	430b      	orrs	r3, r1
 800e24e:	40c2      	lsrs	r2, r0
 800e250:	6163      	str	r3, [r4, #20]
 800e252:	9201      	str	r2, [sp, #4]
 800e254:	9b01      	ldr	r3, [sp, #4]
 800e256:	61a3      	str	r3, [r4, #24]
 800e258:	2b00      	cmp	r3, #0
 800e25a:	bf14      	ite	ne
 800e25c:	2202      	movne	r2, #2
 800e25e:	2201      	moveq	r2, #1
 800e260:	6122      	str	r2, [r4, #16]
 800e262:	b1bd      	cbz	r5, 800e294 <__d2b+0x94>
 800e264:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800e268:	4405      	add	r5, r0
 800e26a:	603d      	str	r5, [r7, #0]
 800e26c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e270:	6030      	str	r0, [r6, #0]
 800e272:	4620      	mov	r0, r4
 800e274:	b003      	add	sp, #12
 800e276:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e27a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e27e:	e7d6      	b.n	800e22e <__d2b+0x2e>
 800e280:	6161      	str	r1, [r4, #20]
 800e282:	e7e7      	b.n	800e254 <__d2b+0x54>
 800e284:	a801      	add	r0, sp, #4
 800e286:	f7ff fcf1 	bl	800dc6c <__lo0bits>
 800e28a:	9b01      	ldr	r3, [sp, #4]
 800e28c:	6163      	str	r3, [r4, #20]
 800e28e:	3020      	adds	r0, #32
 800e290:	2201      	movs	r2, #1
 800e292:	e7e5      	b.n	800e260 <__d2b+0x60>
 800e294:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e298:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e29c:	6038      	str	r0, [r7, #0]
 800e29e:	6918      	ldr	r0, [r3, #16]
 800e2a0:	f7ff fcc4 	bl	800dc2c <__hi0bits>
 800e2a4:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e2a8:	e7e2      	b.n	800e270 <__d2b+0x70>
 800e2aa:	bf00      	nop
 800e2ac:	0800f028 	.word	0x0800f028
 800e2b0:	0800f099 	.word	0x0800f099

0800e2b4 <__ratio>:
 800e2b4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2b8:	4688      	mov	r8, r1
 800e2ba:	4669      	mov	r1, sp
 800e2bc:	4681      	mov	r9, r0
 800e2be:	f7ff ff55 	bl	800e16c <__b2d>
 800e2c2:	a901      	add	r1, sp, #4
 800e2c4:	4640      	mov	r0, r8
 800e2c6:	ec55 4b10 	vmov	r4, r5, d0
 800e2ca:	f7ff ff4f 	bl	800e16c <__b2d>
 800e2ce:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e2d2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e2d6:	eba3 0c02 	sub.w	ip, r3, r2
 800e2da:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e2de:	1a9b      	subs	r3, r3, r2
 800e2e0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e2e4:	ec51 0b10 	vmov	r0, r1, d0
 800e2e8:	2b00      	cmp	r3, #0
 800e2ea:	bfd6      	itet	le
 800e2ec:	460a      	movle	r2, r1
 800e2ee:	462a      	movgt	r2, r5
 800e2f0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e2f4:	468b      	mov	fp, r1
 800e2f6:	462f      	mov	r7, r5
 800e2f8:	bfd4      	ite	le
 800e2fa:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800e2fe:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800e302:	4620      	mov	r0, r4
 800e304:	ee10 2a10 	vmov	r2, s0
 800e308:	465b      	mov	r3, fp
 800e30a:	4639      	mov	r1, r7
 800e30c:	f7f2 fa9e 	bl	800084c <__aeabi_ddiv>
 800e310:	ec41 0b10 	vmov	d0, r0, r1
 800e314:	b003      	add	sp, #12
 800e316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e31a <__copybits>:
 800e31a:	3901      	subs	r1, #1
 800e31c:	b570      	push	{r4, r5, r6, lr}
 800e31e:	1149      	asrs	r1, r1, #5
 800e320:	6914      	ldr	r4, [r2, #16]
 800e322:	3101      	adds	r1, #1
 800e324:	f102 0314 	add.w	r3, r2, #20
 800e328:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e32c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e330:	1f05      	subs	r5, r0, #4
 800e332:	42a3      	cmp	r3, r4
 800e334:	d30c      	bcc.n	800e350 <__copybits+0x36>
 800e336:	1aa3      	subs	r3, r4, r2
 800e338:	3b11      	subs	r3, #17
 800e33a:	f023 0303 	bic.w	r3, r3, #3
 800e33e:	3211      	adds	r2, #17
 800e340:	42a2      	cmp	r2, r4
 800e342:	bf88      	it	hi
 800e344:	2300      	movhi	r3, #0
 800e346:	4418      	add	r0, r3
 800e348:	2300      	movs	r3, #0
 800e34a:	4288      	cmp	r0, r1
 800e34c:	d305      	bcc.n	800e35a <__copybits+0x40>
 800e34e:	bd70      	pop	{r4, r5, r6, pc}
 800e350:	f853 6b04 	ldr.w	r6, [r3], #4
 800e354:	f845 6f04 	str.w	r6, [r5, #4]!
 800e358:	e7eb      	b.n	800e332 <__copybits+0x18>
 800e35a:	f840 3b04 	str.w	r3, [r0], #4
 800e35e:	e7f4      	b.n	800e34a <__copybits+0x30>

0800e360 <__any_on>:
 800e360:	f100 0214 	add.w	r2, r0, #20
 800e364:	6900      	ldr	r0, [r0, #16]
 800e366:	114b      	asrs	r3, r1, #5
 800e368:	4298      	cmp	r0, r3
 800e36a:	b510      	push	{r4, lr}
 800e36c:	db11      	blt.n	800e392 <__any_on+0x32>
 800e36e:	dd0a      	ble.n	800e386 <__any_on+0x26>
 800e370:	f011 011f 	ands.w	r1, r1, #31
 800e374:	d007      	beq.n	800e386 <__any_on+0x26>
 800e376:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800e37a:	fa24 f001 	lsr.w	r0, r4, r1
 800e37e:	fa00 f101 	lsl.w	r1, r0, r1
 800e382:	428c      	cmp	r4, r1
 800e384:	d10b      	bne.n	800e39e <__any_on+0x3e>
 800e386:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e38a:	4293      	cmp	r3, r2
 800e38c:	d803      	bhi.n	800e396 <__any_on+0x36>
 800e38e:	2000      	movs	r0, #0
 800e390:	bd10      	pop	{r4, pc}
 800e392:	4603      	mov	r3, r0
 800e394:	e7f7      	b.n	800e386 <__any_on+0x26>
 800e396:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e39a:	2900      	cmp	r1, #0
 800e39c:	d0f5      	beq.n	800e38a <__any_on+0x2a>
 800e39e:	2001      	movs	r0, #1
 800e3a0:	e7f6      	b.n	800e390 <__any_on+0x30>

0800e3a2 <__ascii_wctomb>:
 800e3a2:	b149      	cbz	r1, 800e3b8 <__ascii_wctomb+0x16>
 800e3a4:	2aff      	cmp	r2, #255	; 0xff
 800e3a6:	bf85      	ittet	hi
 800e3a8:	238a      	movhi	r3, #138	; 0x8a
 800e3aa:	6003      	strhi	r3, [r0, #0]
 800e3ac:	700a      	strbls	r2, [r1, #0]
 800e3ae:	f04f 30ff 	movhi.w	r0, #4294967295
 800e3b2:	bf98      	it	ls
 800e3b4:	2001      	movls	r0, #1
 800e3b6:	4770      	bx	lr
 800e3b8:	4608      	mov	r0, r1
 800e3ba:	4770      	bx	lr

0800e3bc <__ssputs_r>:
 800e3bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e3c0:	688e      	ldr	r6, [r1, #8]
 800e3c2:	461f      	mov	r7, r3
 800e3c4:	42be      	cmp	r6, r7
 800e3c6:	680b      	ldr	r3, [r1, #0]
 800e3c8:	4682      	mov	sl, r0
 800e3ca:	460c      	mov	r4, r1
 800e3cc:	4690      	mov	r8, r2
 800e3ce:	d82c      	bhi.n	800e42a <__ssputs_r+0x6e>
 800e3d0:	898a      	ldrh	r2, [r1, #12]
 800e3d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e3d6:	d026      	beq.n	800e426 <__ssputs_r+0x6a>
 800e3d8:	6965      	ldr	r5, [r4, #20]
 800e3da:	6909      	ldr	r1, [r1, #16]
 800e3dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e3e0:	eba3 0901 	sub.w	r9, r3, r1
 800e3e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e3e8:	1c7b      	adds	r3, r7, #1
 800e3ea:	444b      	add	r3, r9
 800e3ec:	106d      	asrs	r5, r5, #1
 800e3ee:	429d      	cmp	r5, r3
 800e3f0:	bf38      	it	cc
 800e3f2:	461d      	movcc	r5, r3
 800e3f4:	0553      	lsls	r3, r2, #21
 800e3f6:	d527      	bpl.n	800e448 <__ssputs_r+0x8c>
 800e3f8:	4629      	mov	r1, r5
 800e3fa:	f7ff fa87 	bl	800d90c <_malloc_r>
 800e3fe:	4606      	mov	r6, r0
 800e400:	b360      	cbz	r0, 800e45c <__ssputs_r+0xa0>
 800e402:	6921      	ldr	r1, [r4, #16]
 800e404:	464a      	mov	r2, r9
 800e406:	f7fe f823 	bl	800c450 <memcpy>
 800e40a:	89a3      	ldrh	r3, [r4, #12]
 800e40c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e410:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e414:	81a3      	strh	r3, [r4, #12]
 800e416:	6126      	str	r6, [r4, #16]
 800e418:	6165      	str	r5, [r4, #20]
 800e41a:	444e      	add	r6, r9
 800e41c:	eba5 0509 	sub.w	r5, r5, r9
 800e420:	6026      	str	r6, [r4, #0]
 800e422:	60a5      	str	r5, [r4, #8]
 800e424:	463e      	mov	r6, r7
 800e426:	42be      	cmp	r6, r7
 800e428:	d900      	bls.n	800e42c <__ssputs_r+0x70>
 800e42a:	463e      	mov	r6, r7
 800e42c:	6820      	ldr	r0, [r4, #0]
 800e42e:	4632      	mov	r2, r6
 800e430:	4641      	mov	r1, r8
 800e432:	f000 f9c9 	bl	800e7c8 <memmove>
 800e436:	68a3      	ldr	r3, [r4, #8]
 800e438:	1b9b      	subs	r3, r3, r6
 800e43a:	60a3      	str	r3, [r4, #8]
 800e43c:	6823      	ldr	r3, [r4, #0]
 800e43e:	4433      	add	r3, r6
 800e440:	6023      	str	r3, [r4, #0]
 800e442:	2000      	movs	r0, #0
 800e444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e448:	462a      	mov	r2, r5
 800e44a:	f000 fa1b 	bl	800e884 <_realloc_r>
 800e44e:	4606      	mov	r6, r0
 800e450:	2800      	cmp	r0, #0
 800e452:	d1e0      	bne.n	800e416 <__ssputs_r+0x5a>
 800e454:	6921      	ldr	r1, [r4, #16]
 800e456:	4650      	mov	r0, sl
 800e458:	f7fe fe8c 	bl	800d174 <_free_r>
 800e45c:	230c      	movs	r3, #12
 800e45e:	f8ca 3000 	str.w	r3, [sl]
 800e462:	89a3      	ldrh	r3, [r4, #12]
 800e464:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e468:	81a3      	strh	r3, [r4, #12]
 800e46a:	f04f 30ff 	mov.w	r0, #4294967295
 800e46e:	e7e9      	b.n	800e444 <__ssputs_r+0x88>

0800e470 <_svfiprintf_r>:
 800e470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e474:	4698      	mov	r8, r3
 800e476:	898b      	ldrh	r3, [r1, #12]
 800e478:	061b      	lsls	r3, r3, #24
 800e47a:	b09d      	sub	sp, #116	; 0x74
 800e47c:	4607      	mov	r7, r0
 800e47e:	460d      	mov	r5, r1
 800e480:	4614      	mov	r4, r2
 800e482:	d50e      	bpl.n	800e4a2 <_svfiprintf_r+0x32>
 800e484:	690b      	ldr	r3, [r1, #16]
 800e486:	b963      	cbnz	r3, 800e4a2 <_svfiprintf_r+0x32>
 800e488:	2140      	movs	r1, #64	; 0x40
 800e48a:	f7ff fa3f 	bl	800d90c <_malloc_r>
 800e48e:	6028      	str	r0, [r5, #0]
 800e490:	6128      	str	r0, [r5, #16]
 800e492:	b920      	cbnz	r0, 800e49e <_svfiprintf_r+0x2e>
 800e494:	230c      	movs	r3, #12
 800e496:	603b      	str	r3, [r7, #0]
 800e498:	f04f 30ff 	mov.w	r0, #4294967295
 800e49c:	e0d0      	b.n	800e640 <_svfiprintf_r+0x1d0>
 800e49e:	2340      	movs	r3, #64	; 0x40
 800e4a0:	616b      	str	r3, [r5, #20]
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	9309      	str	r3, [sp, #36]	; 0x24
 800e4a6:	2320      	movs	r3, #32
 800e4a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e4ac:	f8cd 800c 	str.w	r8, [sp, #12]
 800e4b0:	2330      	movs	r3, #48	; 0x30
 800e4b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800e658 <_svfiprintf_r+0x1e8>
 800e4b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e4ba:	f04f 0901 	mov.w	r9, #1
 800e4be:	4623      	mov	r3, r4
 800e4c0:	469a      	mov	sl, r3
 800e4c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e4c6:	b10a      	cbz	r2, 800e4cc <_svfiprintf_r+0x5c>
 800e4c8:	2a25      	cmp	r2, #37	; 0x25
 800e4ca:	d1f9      	bne.n	800e4c0 <_svfiprintf_r+0x50>
 800e4cc:	ebba 0b04 	subs.w	fp, sl, r4
 800e4d0:	d00b      	beq.n	800e4ea <_svfiprintf_r+0x7a>
 800e4d2:	465b      	mov	r3, fp
 800e4d4:	4622      	mov	r2, r4
 800e4d6:	4629      	mov	r1, r5
 800e4d8:	4638      	mov	r0, r7
 800e4da:	f7ff ff6f 	bl	800e3bc <__ssputs_r>
 800e4de:	3001      	adds	r0, #1
 800e4e0:	f000 80a9 	beq.w	800e636 <_svfiprintf_r+0x1c6>
 800e4e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e4e6:	445a      	add	r2, fp
 800e4e8:	9209      	str	r2, [sp, #36]	; 0x24
 800e4ea:	f89a 3000 	ldrb.w	r3, [sl]
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	f000 80a1 	beq.w	800e636 <_svfiprintf_r+0x1c6>
 800e4f4:	2300      	movs	r3, #0
 800e4f6:	f04f 32ff 	mov.w	r2, #4294967295
 800e4fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e4fe:	f10a 0a01 	add.w	sl, sl, #1
 800e502:	9304      	str	r3, [sp, #16]
 800e504:	9307      	str	r3, [sp, #28]
 800e506:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e50a:	931a      	str	r3, [sp, #104]	; 0x68
 800e50c:	4654      	mov	r4, sl
 800e50e:	2205      	movs	r2, #5
 800e510:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e514:	4850      	ldr	r0, [pc, #320]	; (800e658 <_svfiprintf_r+0x1e8>)
 800e516:	f7f1 fe5b 	bl	80001d0 <memchr>
 800e51a:	9a04      	ldr	r2, [sp, #16]
 800e51c:	b9d8      	cbnz	r0, 800e556 <_svfiprintf_r+0xe6>
 800e51e:	06d0      	lsls	r0, r2, #27
 800e520:	bf44      	itt	mi
 800e522:	2320      	movmi	r3, #32
 800e524:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e528:	0711      	lsls	r1, r2, #28
 800e52a:	bf44      	itt	mi
 800e52c:	232b      	movmi	r3, #43	; 0x2b
 800e52e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e532:	f89a 3000 	ldrb.w	r3, [sl]
 800e536:	2b2a      	cmp	r3, #42	; 0x2a
 800e538:	d015      	beq.n	800e566 <_svfiprintf_r+0xf6>
 800e53a:	9a07      	ldr	r2, [sp, #28]
 800e53c:	4654      	mov	r4, sl
 800e53e:	2000      	movs	r0, #0
 800e540:	f04f 0c0a 	mov.w	ip, #10
 800e544:	4621      	mov	r1, r4
 800e546:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e54a:	3b30      	subs	r3, #48	; 0x30
 800e54c:	2b09      	cmp	r3, #9
 800e54e:	d94d      	bls.n	800e5ec <_svfiprintf_r+0x17c>
 800e550:	b1b0      	cbz	r0, 800e580 <_svfiprintf_r+0x110>
 800e552:	9207      	str	r2, [sp, #28]
 800e554:	e014      	b.n	800e580 <_svfiprintf_r+0x110>
 800e556:	eba0 0308 	sub.w	r3, r0, r8
 800e55a:	fa09 f303 	lsl.w	r3, r9, r3
 800e55e:	4313      	orrs	r3, r2
 800e560:	9304      	str	r3, [sp, #16]
 800e562:	46a2      	mov	sl, r4
 800e564:	e7d2      	b.n	800e50c <_svfiprintf_r+0x9c>
 800e566:	9b03      	ldr	r3, [sp, #12]
 800e568:	1d19      	adds	r1, r3, #4
 800e56a:	681b      	ldr	r3, [r3, #0]
 800e56c:	9103      	str	r1, [sp, #12]
 800e56e:	2b00      	cmp	r3, #0
 800e570:	bfbb      	ittet	lt
 800e572:	425b      	neglt	r3, r3
 800e574:	f042 0202 	orrlt.w	r2, r2, #2
 800e578:	9307      	strge	r3, [sp, #28]
 800e57a:	9307      	strlt	r3, [sp, #28]
 800e57c:	bfb8      	it	lt
 800e57e:	9204      	strlt	r2, [sp, #16]
 800e580:	7823      	ldrb	r3, [r4, #0]
 800e582:	2b2e      	cmp	r3, #46	; 0x2e
 800e584:	d10c      	bne.n	800e5a0 <_svfiprintf_r+0x130>
 800e586:	7863      	ldrb	r3, [r4, #1]
 800e588:	2b2a      	cmp	r3, #42	; 0x2a
 800e58a:	d134      	bne.n	800e5f6 <_svfiprintf_r+0x186>
 800e58c:	9b03      	ldr	r3, [sp, #12]
 800e58e:	1d1a      	adds	r2, r3, #4
 800e590:	681b      	ldr	r3, [r3, #0]
 800e592:	9203      	str	r2, [sp, #12]
 800e594:	2b00      	cmp	r3, #0
 800e596:	bfb8      	it	lt
 800e598:	f04f 33ff 	movlt.w	r3, #4294967295
 800e59c:	3402      	adds	r4, #2
 800e59e:	9305      	str	r3, [sp, #20]
 800e5a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800e668 <_svfiprintf_r+0x1f8>
 800e5a4:	7821      	ldrb	r1, [r4, #0]
 800e5a6:	2203      	movs	r2, #3
 800e5a8:	4650      	mov	r0, sl
 800e5aa:	f7f1 fe11 	bl	80001d0 <memchr>
 800e5ae:	b138      	cbz	r0, 800e5c0 <_svfiprintf_r+0x150>
 800e5b0:	9b04      	ldr	r3, [sp, #16]
 800e5b2:	eba0 000a 	sub.w	r0, r0, sl
 800e5b6:	2240      	movs	r2, #64	; 0x40
 800e5b8:	4082      	lsls	r2, r0
 800e5ba:	4313      	orrs	r3, r2
 800e5bc:	3401      	adds	r4, #1
 800e5be:	9304      	str	r3, [sp, #16]
 800e5c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e5c4:	4825      	ldr	r0, [pc, #148]	; (800e65c <_svfiprintf_r+0x1ec>)
 800e5c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e5ca:	2206      	movs	r2, #6
 800e5cc:	f7f1 fe00 	bl	80001d0 <memchr>
 800e5d0:	2800      	cmp	r0, #0
 800e5d2:	d038      	beq.n	800e646 <_svfiprintf_r+0x1d6>
 800e5d4:	4b22      	ldr	r3, [pc, #136]	; (800e660 <_svfiprintf_r+0x1f0>)
 800e5d6:	bb1b      	cbnz	r3, 800e620 <_svfiprintf_r+0x1b0>
 800e5d8:	9b03      	ldr	r3, [sp, #12]
 800e5da:	3307      	adds	r3, #7
 800e5dc:	f023 0307 	bic.w	r3, r3, #7
 800e5e0:	3308      	adds	r3, #8
 800e5e2:	9303      	str	r3, [sp, #12]
 800e5e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e5e6:	4433      	add	r3, r6
 800e5e8:	9309      	str	r3, [sp, #36]	; 0x24
 800e5ea:	e768      	b.n	800e4be <_svfiprintf_r+0x4e>
 800e5ec:	fb0c 3202 	mla	r2, ip, r2, r3
 800e5f0:	460c      	mov	r4, r1
 800e5f2:	2001      	movs	r0, #1
 800e5f4:	e7a6      	b.n	800e544 <_svfiprintf_r+0xd4>
 800e5f6:	2300      	movs	r3, #0
 800e5f8:	3401      	adds	r4, #1
 800e5fa:	9305      	str	r3, [sp, #20]
 800e5fc:	4619      	mov	r1, r3
 800e5fe:	f04f 0c0a 	mov.w	ip, #10
 800e602:	4620      	mov	r0, r4
 800e604:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e608:	3a30      	subs	r2, #48	; 0x30
 800e60a:	2a09      	cmp	r2, #9
 800e60c:	d903      	bls.n	800e616 <_svfiprintf_r+0x1a6>
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d0c6      	beq.n	800e5a0 <_svfiprintf_r+0x130>
 800e612:	9105      	str	r1, [sp, #20]
 800e614:	e7c4      	b.n	800e5a0 <_svfiprintf_r+0x130>
 800e616:	fb0c 2101 	mla	r1, ip, r1, r2
 800e61a:	4604      	mov	r4, r0
 800e61c:	2301      	movs	r3, #1
 800e61e:	e7f0      	b.n	800e602 <_svfiprintf_r+0x192>
 800e620:	ab03      	add	r3, sp, #12
 800e622:	9300      	str	r3, [sp, #0]
 800e624:	462a      	mov	r2, r5
 800e626:	4b0f      	ldr	r3, [pc, #60]	; (800e664 <_svfiprintf_r+0x1f4>)
 800e628:	a904      	add	r1, sp, #16
 800e62a:	4638      	mov	r0, r7
 800e62c:	f7fd f990 	bl	800b950 <_printf_float>
 800e630:	1c42      	adds	r2, r0, #1
 800e632:	4606      	mov	r6, r0
 800e634:	d1d6      	bne.n	800e5e4 <_svfiprintf_r+0x174>
 800e636:	89ab      	ldrh	r3, [r5, #12]
 800e638:	065b      	lsls	r3, r3, #25
 800e63a:	f53f af2d 	bmi.w	800e498 <_svfiprintf_r+0x28>
 800e63e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e640:	b01d      	add	sp, #116	; 0x74
 800e642:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e646:	ab03      	add	r3, sp, #12
 800e648:	9300      	str	r3, [sp, #0]
 800e64a:	462a      	mov	r2, r5
 800e64c:	4b05      	ldr	r3, [pc, #20]	; (800e664 <_svfiprintf_r+0x1f4>)
 800e64e:	a904      	add	r1, sp, #16
 800e650:	4638      	mov	r0, r7
 800e652:	f7fd fc21 	bl	800be98 <_printf_i>
 800e656:	e7eb      	b.n	800e630 <_svfiprintf_r+0x1c0>
 800e658:	0800f2f5 	.word	0x0800f2f5
 800e65c:	0800f2ff 	.word	0x0800f2ff
 800e660:	0800b951 	.word	0x0800b951
 800e664:	0800e3bd 	.word	0x0800e3bd
 800e668:	0800f2fb 	.word	0x0800f2fb

0800e66c <__sflush_r>:
 800e66c:	898a      	ldrh	r2, [r1, #12]
 800e66e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e672:	4605      	mov	r5, r0
 800e674:	0710      	lsls	r0, r2, #28
 800e676:	460c      	mov	r4, r1
 800e678:	d458      	bmi.n	800e72c <__sflush_r+0xc0>
 800e67a:	684b      	ldr	r3, [r1, #4]
 800e67c:	2b00      	cmp	r3, #0
 800e67e:	dc05      	bgt.n	800e68c <__sflush_r+0x20>
 800e680:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e682:	2b00      	cmp	r3, #0
 800e684:	dc02      	bgt.n	800e68c <__sflush_r+0x20>
 800e686:	2000      	movs	r0, #0
 800e688:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e68c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e68e:	2e00      	cmp	r6, #0
 800e690:	d0f9      	beq.n	800e686 <__sflush_r+0x1a>
 800e692:	2300      	movs	r3, #0
 800e694:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e698:	682f      	ldr	r7, [r5, #0]
 800e69a:	6a21      	ldr	r1, [r4, #32]
 800e69c:	602b      	str	r3, [r5, #0]
 800e69e:	d032      	beq.n	800e706 <__sflush_r+0x9a>
 800e6a0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e6a2:	89a3      	ldrh	r3, [r4, #12]
 800e6a4:	075a      	lsls	r2, r3, #29
 800e6a6:	d505      	bpl.n	800e6b4 <__sflush_r+0x48>
 800e6a8:	6863      	ldr	r3, [r4, #4]
 800e6aa:	1ac0      	subs	r0, r0, r3
 800e6ac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e6ae:	b10b      	cbz	r3, 800e6b4 <__sflush_r+0x48>
 800e6b0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e6b2:	1ac0      	subs	r0, r0, r3
 800e6b4:	2300      	movs	r3, #0
 800e6b6:	4602      	mov	r2, r0
 800e6b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e6ba:	6a21      	ldr	r1, [r4, #32]
 800e6bc:	4628      	mov	r0, r5
 800e6be:	47b0      	blx	r6
 800e6c0:	1c43      	adds	r3, r0, #1
 800e6c2:	89a3      	ldrh	r3, [r4, #12]
 800e6c4:	d106      	bne.n	800e6d4 <__sflush_r+0x68>
 800e6c6:	6829      	ldr	r1, [r5, #0]
 800e6c8:	291d      	cmp	r1, #29
 800e6ca:	d82b      	bhi.n	800e724 <__sflush_r+0xb8>
 800e6cc:	4a29      	ldr	r2, [pc, #164]	; (800e774 <__sflush_r+0x108>)
 800e6ce:	410a      	asrs	r2, r1
 800e6d0:	07d6      	lsls	r6, r2, #31
 800e6d2:	d427      	bmi.n	800e724 <__sflush_r+0xb8>
 800e6d4:	2200      	movs	r2, #0
 800e6d6:	6062      	str	r2, [r4, #4]
 800e6d8:	04d9      	lsls	r1, r3, #19
 800e6da:	6922      	ldr	r2, [r4, #16]
 800e6dc:	6022      	str	r2, [r4, #0]
 800e6de:	d504      	bpl.n	800e6ea <__sflush_r+0x7e>
 800e6e0:	1c42      	adds	r2, r0, #1
 800e6e2:	d101      	bne.n	800e6e8 <__sflush_r+0x7c>
 800e6e4:	682b      	ldr	r3, [r5, #0]
 800e6e6:	b903      	cbnz	r3, 800e6ea <__sflush_r+0x7e>
 800e6e8:	6560      	str	r0, [r4, #84]	; 0x54
 800e6ea:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e6ec:	602f      	str	r7, [r5, #0]
 800e6ee:	2900      	cmp	r1, #0
 800e6f0:	d0c9      	beq.n	800e686 <__sflush_r+0x1a>
 800e6f2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e6f6:	4299      	cmp	r1, r3
 800e6f8:	d002      	beq.n	800e700 <__sflush_r+0x94>
 800e6fa:	4628      	mov	r0, r5
 800e6fc:	f7fe fd3a 	bl	800d174 <_free_r>
 800e700:	2000      	movs	r0, #0
 800e702:	6360      	str	r0, [r4, #52]	; 0x34
 800e704:	e7c0      	b.n	800e688 <__sflush_r+0x1c>
 800e706:	2301      	movs	r3, #1
 800e708:	4628      	mov	r0, r5
 800e70a:	47b0      	blx	r6
 800e70c:	1c41      	adds	r1, r0, #1
 800e70e:	d1c8      	bne.n	800e6a2 <__sflush_r+0x36>
 800e710:	682b      	ldr	r3, [r5, #0]
 800e712:	2b00      	cmp	r3, #0
 800e714:	d0c5      	beq.n	800e6a2 <__sflush_r+0x36>
 800e716:	2b1d      	cmp	r3, #29
 800e718:	d001      	beq.n	800e71e <__sflush_r+0xb2>
 800e71a:	2b16      	cmp	r3, #22
 800e71c:	d101      	bne.n	800e722 <__sflush_r+0xb6>
 800e71e:	602f      	str	r7, [r5, #0]
 800e720:	e7b1      	b.n	800e686 <__sflush_r+0x1a>
 800e722:	89a3      	ldrh	r3, [r4, #12]
 800e724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e728:	81a3      	strh	r3, [r4, #12]
 800e72a:	e7ad      	b.n	800e688 <__sflush_r+0x1c>
 800e72c:	690f      	ldr	r7, [r1, #16]
 800e72e:	2f00      	cmp	r7, #0
 800e730:	d0a9      	beq.n	800e686 <__sflush_r+0x1a>
 800e732:	0793      	lsls	r3, r2, #30
 800e734:	680e      	ldr	r6, [r1, #0]
 800e736:	bf08      	it	eq
 800e738:	694b      	ldreq	r3, [r1, #20]
 800e73a:	600f      	str	r7, [r1, #0]
 800e73c:	bf18      	it	ne
 800e73e:	2300      	movne	r3, #0
 800e740:	eba6 0807 	sub.w	r8, r6, r7
 800e744:	608b      	str	r3, [r1, #8]
 800e746:	f1b8 0f00 	cmp.w	r8, #0
 800e74a:	dd9c      	ble.n	800e686 <__sflush_r+0x1a>
 800e74c:	6a21      	ldr	r1, [r4, #32]
 800e74e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e750:	4643      	mov	r3, r8
 800e752:	463a      	mov	r2, r7
 800e754:	4628      	mov	r0, r5
 800e756:	47b0      	blx	r6
 800e758:	2800      	cmp	r0, #0
 800e75a:	dc06      	bgt.n	800e76a <__sflush_r+0xfe>
 800e75c:	89a3      	ldrh	r3, [r4, #12]
 800e75e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e762:	81a3      	strh	r3, [r4, #12]
 800e764:	f04f 30ff 	mov.w	r0, #4294967295
 800e768:	e78e      	b.n	800e688 <__sflush_r+0x1c>
 800e76a:	4407      	add	r7, r0
 800e76c:	eba8 0800 	sub.w	r8, r8, r0
 800e770:	e7e9      	b.n	800e746 <__sflush_r+0xda>
 800e772:	bf00      	nop
 800e774:	dfbffffe 	.word	0xdfbffffe

0800e778 <_fflush_r>:
 800e778:	b538      	push	{r3, r4, r5, lr}
 800e77a:	690b      	ldr	r3, [r1, #16]
 800e77c:	4605      	mov	r5, r0
 800e77e:	460c      	mov	r4, r1
 800e780:	b913      	cbnz	r3, 800e788 <_fflush_r+0x10>
 800e782:	2500      	movs	r5, #0
 800e784:	4628      	mov	r0, r5
 800e786:	bd38      	pop	{r3, r4, r5, pc}
 800e788:	b118      	cbz	r0, 800e792 <_fflush_r+0x1a>
 800e78a:	6a03      	ldr	r3, [r0, #32]
 800e78c:	b90b      	cbnz	r3, 800e792 <_fflush_r+0x1a>
 800e78e:	f7fd fd1f 	bl	800c1d0 <__sinit>
 800e792:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e796:	2b00      	cmp	r3, #0
 800e798:	d0f3      	beq.n	800e782 <_fflush_r+0xa>
 800e79a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e79c:	07d0      	lsls	r0, r2, #31
 800e79e:	d404      	bmi.n	800e7aa <_fflush_r+0x32>
 800e7a0:	0599      	lsls	r1, r3, #22
 800e7a2:	d402      	bmi.n	800e7aa <_fflush_r+0x32>
 800e7a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7a6:	f7fd fe51 	bl	800c44c <__retarget_lock_acquire_recursive>
 800e7aa:	4628      	mov	r0, r5
 800e7ac:	4621      	mov	r1, r4
 800e7ae:	f7ff ff5d 	bl	800e66c <__sflush_r>
 800e7b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e7b4:	07da      	lsls	r2, r3, #31
 800e7b6:	4605      	mov	r5, r0
 800e7b8:	d4e4      	bmi.n	800e784 <_fflush_r+0xc>
 800e7ba:	89a3      	ldrh	r3, [r4, #12]
 800e7bc:	059b      	lsls	r3, r3, #22
 800e7be:	d4e1      	bmi.n	800e784 <_fflush_r+0xc>
 800e7c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e7c2:	f7fd fe44 	bl	800c44e <__retarget_lock_release_recursive>
 800e7c6:	e7dd      	b.n	800e784 <_fflush_r+0xc>

0800e7c8 <memmove>:
 800e7c8:	4288      	cmp	r0, r1
 800e7ca:	b510      	push	{r4, lr}
 800e7cc:	eb01 0402 	add.w	r4, r1, r2
 800e7d0:	d902      	bls.n	800e7d8 <memmove+0x10>
 800e7d2:	4284      	cmp	r4, r0
 800e7d4:	4623      	mov	r3, r4
 800e7d6:	d807      	bhi.n	800e7e8 <memmove+0x20>
 800e7d8:	1e43      	subs	r3, r0, #1
 800e7da:	42a1      	cmp	r1, r4
 800e7dc:	d008      	beq.n	800e7f0 <memmove+0x28>
 800e7de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e7e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e7e6:	e7f8      	b.n	800e7da <memmove+0x12>
 800e7e8:	4402      	add	r2, r0
 800e7ea:	4601      	mov	r1, r0
 800e7ec:	428a      	cmp	r2, r1
 800e7ee:	d100      	bne.n	800e7f2 <memmove+0x2a>
 800e7f0:	bd10      	pop	{r4, pc}
 800e7f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e7f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e7fa:	e7f7      	b.n	800e7ec <memmove+0x24>

0800e7fc <_sbrk_r>:
 800e7fc:	b538      	push	{r3, r4, r5, lr}
 800e7fe:	4d06      	ldr	r5, [pc, #24]	; (800e818 <_sbrk_r+0x1c>)
 800e800:	2300      	movs	r3, #0
 800e802:	4604      	mov	r4, r0
 800e804:	4608      	mov	r0, r1
 800e806:	602b      	str	r3, [r5, #0]
 800e808:	f7f4 f984 	bl	8002b14 <_sbrk>
 800e80c:	1c43      	adds	r3, r0, #1
 800e80e:	d102      	bne.n	800e816 <_sbrk_r+0x1a>
 800e810:	682b      	ldr	r3, [r5, #0]
 800e812:	b103      	cbz	r3, 800e816 <_sbrk_r+0x1a>
 800e814:	6023      	str	r3, [r4, #0]
 800e816:	bd38      	pop	{r3, r4, r5, pc}
 800e818:	20000b3c 	.word	0x20000b3c

0800e81c <__assert_func>:
 800e81c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e81e:	4614      	mov	r4, r2
 800e820:	461a      	mov	r2, r3
 800e822:	4b09      	ldr	r3, [pc, #36]	; (800e848 <__assert_func+0x2c>)
 800e824:	681b      	ldr	r3, [r3, #0]
 800e826:	4605      	mov	r5, r0
 800e828:	68d8      	ldr	r0, [r3, #12]
 800e82a:	b14c      	cbz	r4, 800e840 <__assert_func+0x24>
 800e82c:	4b07      	ldr	r3, [pc, #28]	; (800e84c <__assert_func+0x30>)
 800e82e:	9100      	str	r1, [sp, #0]
 800e830:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e834:	4906      	ldr	r1, [pc, #24]	; (800e850 <__assert_func+0x34>)
 800e836:	462b      	mov	r3, r5
 800e838:	f000 f854 	bl	800e8e4 <fiprintf>
 800e83c:	f000 f864 	bl	800e908 <abort>
 800e840:	4b04      	ldr	r3, [pc, #16]	; (800e854 <__assert_func+0x38>)
 800e842:	461c      	mov	r4, r3
 800e844:	e7f3      	b.n	800e82e <__assert_func+0x12>
 800e846:	bf00      	nop
 800e848:	200001d4 	.word	0x200001d4
 800e84c:	0800f306 	.word	0x0800f306
 800e850:	0800f313 	.word	0x0800f313
 800e854:	0800f341 	.word	0x0800f341

0800e858 <_calloc_r>:
 800e858:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e85a:	fba1 2402 	umull	r2, r4, r1, r2
 800e85e:	b94c      	cbnz	r4, 800e874 <_calloc_r+0x1c>
 800e860:	4611      	mov	r1, r2
 800e862:	9201      	str	r2, [sp, #4]
 800e864:	f7ff f852 	bl	800d90c <_malloc_r>
 800e868:	9a01      	ldr	r2, [sp, #4]
 800e86a:	4605      	mov	r5, r0
 800e86c:	b930      	cbnz	r0, 800e87c <_calloc_r+0x24>
 800e86e:	4628      	mov	r0, r5
 800e870:	b003      	add	sp, #12
 800e872:	bd30      	pop	{r4, r5, pc}
 800e874:	220c      	movs	r2, #12
 800e876:	6002      	str	r2, [r0, #0]
 800e878:	2500      	movs	r5, #0
 800e87a:	e7f8      	b.n	800e86e <_calloc_r+0x16>
 800e87c:	4621      	mov	r1, r4
 800e87e:	f7fd fd40 	bl	800c302 <memset>
 800e882:	e7f4      	b.n	800e86e <_calloc_r+0x16>

0800e884 <_realloc_r>:
 800e884:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e888:	4680      	mov	r8, r0
 800e88a:	4614      	mov	r4, r2
 800e88c:	460e      	mov	r6, r1
 800e88e:	b921      	cbnz	r1, 800e89a <_realloc_r+0x16>
 800e890:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e894:	4611      	mov	r1, r2
 800e896:	f7ff b839 	b.w	800d90c <_malloc_r>
 800e89a:	b92a      	cbnz	r2, 800e8a8 <_realloc_r+0x24>
 800e89c:	f7fe fc6a 	bl	800d174 <_free_r>
 800e8a0:	4625      	mov	r5, r4
 800e8a2:	4628      	mov	r0, r5
 800e8a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e8a8:	f000 f835 	bl	800e916 <_malloc_usable_size_r>
 800e8ac:	4284      	cmp	r4, r0
 800e8ae:	4607      	mov	r7, r0
 800e8b0:	d802      	bhi.n	800e8b8 <_realloc_r+0x34>
 800e8b2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e8b6:	d812      	bhi.n	800e8de <_realloc_r+0x5a>
 800e8b8:	4621      	mov	r1, r4
 800e8ba:	4640      	mov	r0, r8
 800e8bc:	f7ff f826 	bl	800d90c <_malloc_r>
 800e8c0:	4605      	mov	r5, r0
 800e8c2:	2800      	cmp	r0, #0
 800e8c4:	d0ed      	beq.n	800e8a2 <_realloc_r+0x1e>
 800e8c6:	42bc      	cmp	r4, r7
 800e8c8:	4622      	mov	r2, r4
 800e8ca:	4631      	mov	r1, r6
 800e8cc:	bf28      	it	cs
 800e8ce:	463a      	movcs	r2, r7
 800e8d0:	f7fd fdbe 	bl	800c450 <memcpy>
 800e8d4:	4631      	mov	r1, r6
 800e8d6:	4640      	mov	r0, r8
 800e8d8:	f7fe fc4c 	bl	800d174 <_free_r>
 800e8dc:	e7e1      	b.n	800e8a2 <_realloc_r+0x1e>
 800e8de:	4635      	mov	r5, r6
 800e8e0:	e7df      	b.n	800e8a2 <_realloc_r+0x1e>
	...

0800e8e4 <fiprintf>:
 800e8e4:	b40e      	push	{r1, r2, r3}
 800e8e6:	b503      	push	{r0, r1, lr}
 800e8e8:	4601      	mov	r1, r0
 800e8ea:	ab03      	add	r3, sp, #12
 800e8ec:	4805      	ldr	r0, [pc, #20]	; (800e904 <fiprintf+0x20>)
 800e8ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800e8f2:	6800      	ldr	r0, [r0, #0]
 800e8f4:	9301      	str	r3, [sp, #4]
 800e8f6:	f000 f83f 	bl	800e978 <_vfiprintf_r>
 800e8fa:	b002      	add	sp, #8
 800e8fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e900:	b003      	add	sp, #12
 800e902:	4770      	bx	lr
 800e904:	200001d4 	.word	0x200001d4

0800e908 <abort>:
 800e908:	b508      	push	{r3, lr}
 800e90a:	2006      	movs	r0, #6
 800e90c:	f000 fa0c 	bl	800ed28 <raise>
 800e910:	2001      	movs	r0, #1
 800e912:	f7f4 f887 	bl	8002a24 <_exit>

0800e916 <_malloc_usable_size_r>:
 800e916:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e91a:	1f18      	subs	r0, r3, #4
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	bfbc      	itt	lt
 800e920:	580b      	ldrlt	r3, [r1, r0]
 800e922:	18c0      	addlt	r0, r0, r3
 800e924:	4770      	bx	lr

0800e926 <__sfputc_r>:
 800e926:	6893      	ldr	r3, [r2, #8]
 800e928:	3b01      	subs	r3, #1
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	b410      	push	{r4}
 800e92e:	6093      	str	r3, [r2, #8]
 800e930:	da08      	bge.n	800e944 <__sfputc_r+0x1e>
 800e932:	6994      	ldr	r4, [r2, #24]
 800e934:	42a3      	cmp	r3, r4
 800e936:	db01      	blt.n	800e93c <__sfputc_r+0x16>
 800e938:	290a      	cmp	r1, #10
 800e93a:	d103      	bne.n	800e944 <__sfputc_r+0x1e>
 800e93c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e940:	f000 b934 	b.w	800ebac <__swbuf_r>
 800e944:	6813      	ldr	r3, [r2, #0]
 800e946:	1c58      	adds	r0, r3, #1
 800e948:	6010      	str	r0, [r2, #0]
 800e94a:	7019      	strb	r1, [r3, #0]
 800e94c:	4608      	mov	r0, r1
 800e94e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e952:	4770      	bx	lr

0800e954 <__sfputs_r>:
 800e954:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e956:	4606      	mov	r6, r0
 800e958:	460f      	mov	r7, r1
 800e95a:	4614      	mov	r4, r2
 800e95c:	18d5      	adds	r5, r2, r3
 800e95e:	42ac      	cmp	r4, r5
 800e960:	d101      	bne.n	800e966 <__sfputs_r+0x12>
 800e962:	2000      	movs	r0, #0
 800e964:	e007      	b.n	800e976 <__sfputs_r+0x22>
 800e966:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e96a:	463a      	mov	r2, r7
 800e96c:	4630      	mov	r0, r6
 800e96e:	f7ff ffda 	bl	800e926 <__sfputc_r>
 800e972:	1c43      	adds	r3, r0, #1
 800e974:	d1f3      	bne.n	800e95e <__sfputs_r+0xa>
 800e976:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e978 <_vfiprintf_r>:
 800e978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e97c:	460d      	mov	r5, r1
 800e97e:	b09d      	sub	sp, #116	; 0x74
 800e980:	4614      	mov	r4, r2
 800e982:	4698      	mov	r8, r3
 800e984:	4606      	mov	r6, r0
 800e986:	b118      	cbz	r0, 800e990 <_vfiprintf_r+0x18>
 800e988:	6a03      	ldr	r3, [r0, #32]
 800e98a:	b90b      	cbnz	r3, 800e990 <_vfiprintf_r+0x18>
 800e98c:	f7fd fc20 	bl	800c1d0 <__sinit>
 800e990:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e992:	07d9      	lsls	r1, r3, #31
 800e994:	d405      	bmi.n	800e9a2 <_vfiprintf_r+0x2a>
 800e996:	89ab      	ldrh	r3, [r5, #12]
 800e998:	059a      	lsls	r2, r3, #22
 800e99a:	d402      	bmi.n	800e9a2 <_vfiprintf_r+0x2a>
 800e99c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e99e:	f7fd fd55 	bl	800c44c <__retarget_lock_acquire_recursive>
 800e9a2:	89ab      	ldrh	r3, [r5, #12]
 800e9a4:	071b      	lsls	r3, r3, #28
 800e9a6:	d501      	bpl.n	800e9ac <_vfiprintf_r+0x34>
 800e9a8:	692b      	ldr	r3, [r5, #16]
 800e9aa:	b99b      	cbnz	r3, 800e9d4 <_vfiprintf_r+0x5c>
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	4630      	mov	r0, r6
 800e9b0:	f000 f93a 	bl	800ec28 <__swsetup_r>
 800e9b4:	b170      	cbz	r0, 800e9d4 <_vfiprintf_r+0x5c>
 800e9b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e9b8:	07dc      	lsls	r4, r3, #31
 800e9ba:	d504      	bpl.n	800e9c6 <_vfiprintf_r+0x4e>
 800e9bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e9c0:	b01d      	add	sp, #116	; 0x74
 800e9c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9c6:	89ab      	ldrh	r3, [r5, #12]
 800e9c8:	0598      	lsls	r0, r3, #22
 800e9ca:	d4f7      	bmi.n	800e9bc <_vfiprintf_r+0x44>
 800e9cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e9ce:	f7fd fd3e 	bl	800c44e <__retarget_lock_release_recursive>
 800e9d2:	e7f3      	b.n	800e9bc <_vfiprintf_r+0x44>
 800e9d4:	2300      	movs	r3, #0
 800e9d6:	9309      	str	r3, [sp, #36]	; 0x24
 800e9d8:	2320      	movs	r3, #32
 800e9da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e9de:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9e2:	2330      	movs	r3, #48	; 0x30
 800e9e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800eb98 <_vfiprintf_r+0x220>
 800e9e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e9ec:	f04f 0901 	mov.w	r9, #1
 800e9f0:	4623      	mov	r3, r4
 800e9f2:	469a      	mov	sl, r3
 800e9f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9f8:	b10a      	cbz	r2, 800e9fe <_vfiprintf_r+0x86>
 800e9fa:	2a25      	cmp	r2, #37	; 0x25
 800e9fc:	d1f9      	bne.n	800e9f2 <_vfiprintf_r+0x7a>
 800e9fe:	ebba 0b04 	subs.w	fp, sl, r4
 800ea02:	d00b      	beq.n	800ea1c <_vfiprintf_r+0xa4>
 800ea04:	465b      	mov	r3, fp
 800ea06:	4622      	mov	r2, r4
 800ea08:	4629      	mov	r1, r5
 800ea0a:	4630      	mov	r0, r6
 800ea0c:	f7ff ffa2 	bl	800e954 <__sfputs_r>
 800ea10:	3001      	adds	r0, #1
 800ea12:	f000 80a9 	beq.w	800eb68 <_vfiprintf_r+0x1f0>
 800ea16:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ea18:	445a      	add	r2, fp
 800ea1a:	9209      	str	r2, [sp, #36]	; 0x24
 800ea1c:	f89a 3000 	ldrb.w	r3, [sl]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	f000 80a1 	beq.w	800eb68 <_vfiprintf_r+0x1f0>
 800ea26:	2300      	movs	r3, #0
 800ea28:	f04f 32ff 	mov.w	r2, #4294967295
 800ea2c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea30:	f10a 0a01 	add.w	sl, sl, #1
 800ea34:	9304      	str	r3, [sp, #16]
 800ea36:	9307      	str	r3, [sp, #28]
 800ea38:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ea3c:	931a      	str	r3, [sp, #104]	; 0x68
 800ea3e:	4654      	mov	r4, sl
 800ea40:	2205      	movs	r2, #5
 800ea42:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea46:	4854      	ldr	r0, [pc, #336]	; (800eb98 <_vfiprintf_r+0x220>)
 800ea48:	f7f1 fbc2 	bl	80001d0 <memchr>
 800ea4c:	9a04      	ldr	r2, [sp, #16]
 800ea4e:	b9d8      	cbnz	r0, 800ea88 <_vfiprintf_r+0x110>
 800ea50:	06d1      	lsls	r1, r2, #27
 800ea52:	bf44      	itt	mi
 800ea54:	2320      	movmi	r3, #32
 800ea56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea5a:	0713      	lsls	r3, r2, #28
 800ea5c:	bf44      	itt	mi
 800ea5e:	232b      	movmi	r3, #43	; 0x2b
 800ea60:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ea64:	f89a 3000 	ldrb.w	r3, [sl]
 800ea68:	2b2a      	cmp	r3, #42	; 0x2a
 800ea6a:	d015      	beq.n	800ea98 <_vfiprintf_r+0x120>
 800ea6c:	9a07      	ldr	r2, [sp, #28]
 800ea6e:	4654      	mov	r4, sl
 800ea70:	2000      	movs	r0, #0
 800ea72:	f04f 0c0a 	mov.w	ip, #10
 800ea76:	4621      	mov	r1, r4
 800ea78:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea7c:	3b30      	subs	r3, #48	; 0x30
 800ea7e:	2b09      	cmp	r3, #9
 800ea80:	d94d      	bls.n	800eb1e <_vfiprintf_r+0x1a6>
 800ea82:	b1b0      	cbz	r0, 800eab2 <_vfiprintf_r+0x13a>
 800ea84:	9207      	str	r2, [sp, #28]
 800ea86:	e014      	b.n	800eab2 <_vfiprintf_r+0x13a>
 800ea88:	eba0 0308 	sub.w	r3, r0, r8
 800ea8c:	fa09 f303 	lsl.w	r3, r9, r3
 800ea90:	4313      	orrs	r3, r2
 800ea92:	9304      	str	r3, [sp, #16]
 800ea94:	46a2      	mov	sl, r4
 800ea96:	e7d2      	b.n	800ea3e <_vfiprintf_r+0xc6>
 800ea98:	9b03      	ldr	r3, [sp, #12]
 800ea9a:	1d19      	adds	r1, r3, #4
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	9103      	str	r1, [sp, #12]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	bfbb      	ittet	lt
 800eaa4:	425b      	neglt	r3, r3
 800eaa6:	f042 0202 	orrlt.w	r2, r2, #2
 800eaaa:	9307      	strge	r3, [sp, #28]
 800eaac:	9307      	strlt	r3, [sp, #28]
 800eaae:	bfb8      	it	lt
 800eab0:	9204      	strlt	r2, [sp, #16]
 800eab2:	7823      	ldrb	r3, [r4, #0]
 800eab4:	2b2e      	cmp	r3, #46	; 0x2e
 800eab6:	d10c      	bne.n	800ead2 <_vfiprintf_r+0x15a>
 800eab8:	7863      	ldrb	r3, [r4, #1]
 800eaba:	2b2a      	cmp	r3, #42	; 0x2a
 800eabc:	d134      	bne.n	800eb28 <_vfiprintf_r+0x1b0>
 800eabe:	9b03      	ldr	r3, [sp, #12]
 800eac0:	1d1a      	adds	r2, r3, #4
 800eac2:	681b      	ldr	r3, [r3, #0]
 800eac4:	9203      	str	r2, [sp, #12]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	bfb8      	it	lt
 800eaca:	f04f 33ff 	movlt.w	r3, #4294967295
 800eace:	3402      	adds	r4, #2
 800ead0:	9305      	str	r3, [sp, #20]
 800ead2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800eba8 <_vfiprintf_r+0x230>
 800ead6:	7821      	ldrb	r1, [r4, #0]
 800ead8:	2203      	movs	r2, #3
 800eada:	4650      	mov	r0, sl
 800eadc:	f7f1 fb78 	bl	80001d0 <memchr>
 800eae0:	b138      	cbz	r0, 800eaf2 <_vfiprintf_r+0x17a>
 800eae2:	9b04      	ldr	r3, [sp, #16]
 800eae4:	eba0 000a 	sub.w	r0, r0, sl
 800eae8:	2240      	movs	r2, #64	; 0x40
 800eaea:	4082      	lsls	r2, r0
 800eaec:	4313      	orrs	r3, r2
 800eaee:	3401      	adds	r4, #1
 800eaf0:	9304      	str	r3, [sp, #16]
 800eaf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaf6:	4829      	ldr	r0, [pc, #164]	; (800eb9c <_vfiprintf_r+0x224>)
 800eaf8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800eafc:	2206      	movs	r2, #6
 800eafe:	f7f1 fb67 	bl	80001d0 <memchr>
 800eb02:	2800      	cmp	r0, #0
 800eb04:	d03f      	beq.n	800eb86 <_vfiprintf_r+0x20e>
 800eb06:	4b26      	ldr	r3, [pc, #152]	; (800eba0 <_vfiprintf_r+0x228>)
 800eb08:	bb1b      	cbnz	r3, 800eb52 <_vfiprintf_r+0x1da>
 800eb0a:	9b03      	ldr	r3, [sp, #12]
 800eb0c:	3307      	adds	r3, #7
 800eb0e:	f023 0307 	bic.w	r3, r3, #7
 800eb12:	3308      	adds	r3, #8
 800eb14:	9303      	str	r3, [sp, #12]
 800eb16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800eb18:	443b      	add	r3, r7
 800eb1a:	9309      	str	r3, [sp, #36]	; 0x24
 800eb1c:	e768      	b.n	800e9f0 <_vfiprintf_r+0x78>
 800eb1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb22:	460c      	mov	r4, r1
 800eb24:	2001      	movs	r0, #1
 800eb26:	e7a6      	b.n	800ea76 <_vfiprintf_r+0xfe>
 800eb28:	2300      	movs	r3, #0
 800eb2a:	3401      	adds	r4, #1
 800eb2c:	9305      	str	r3, [sp, #20]
 800eb2e:	4619      	mov	r1, r3
 800eb30:	f04f 0c0a 	mov.w	ip, #10
 800eb34:	4620      	mov	r0, r4
 800eb36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb3a:	3a30      	subs	r2, #48	; 0x30
 800eb3c:	2a09      	cmp	r2, #9
 800eb3e:	d903      	bls.n	800eb48 <_vfiprintf_r+0x1d0>
 800eb40:	2b00      	cmp	r3, #0
 800eb42:	d0c6      	beq.n	800ead2 <_vfiprintf_r+0x15a>
 800eb44:	9105      	str	r1, [sp, #20]
 800eb46:	e7c4      	b.n	800ead2 <_vfiprintf_r+0x15a>
 800eb48:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb4c:	4604      	mov	r4, r0
 800eb4e:	2301      	movs	r3, #1
 800eb50:	e7f0      	b.n	800eb34 <_vfiprintf_r+0x1bc>
 800eb52:	ab03      	add	r3, sp, #12
 800eb54:	9300      	str	r3, [sp, #0]
 800eb56:	462a      	mov	r2, r5
 800eb58:	4b12      	ldr	r3, [pc, #72]	; (800eba4 <_vfiprintf_r+0x22c>)
 800eb5a:	a904      	add	r1, sp, #16
 800eb5c:	4630      	mov	r0, r6
 800eb5e:	f7fc fef7 	bl	800b950 <_printf_float>
 800eb62:	4607      	mov	r7, r0
 800eb64:	1c78      	adds	r0, r7, #1
 800eb66:	d1d6      	bne.n	800eb16 <_vfiprintf_r+0x19e>
 800eb68:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800eb6a:	07d9      	lsls	r1, r3, #31
 800eb6c:	d405      	bmi.n	800eb7a <_vfiprintf_r+0x202>
 800eb6e:	89ab      	ldrh	r3, [r5, #12]
 800eb70:	059a      	lsls	r2, r3, #22
 800eb72:	d402      	bmi.n	800eb7a <_vfiprintf_r+0x202>
 800eb74:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800eb76:	f7fd fc6a 	bl	800c44e <__retarget_lock_release_recursive>
 800eb7a:	89ab      	ldrh	r3, [r5, #12]
 800eb7c:	065b      	lsls	r3, r3, #25
 800eb7e:	f53f af1d 	bmi.w	800e9bc <_vfiprintf_r+0x44>
 800eb82:	9809      	ldr	r0, [sp, #36]	; 0x24
 800eb84:	e71c      	b.n	800e9c0 <_vfiprintf_r+0x48>
 800eb86:	ab03      	add	r3, sp, #12
 800eb88:	9300      	str	r3, [sp, #0]
 800eb8a:	462a      	mov	r2, r5
 800eb8c:	4b05      	ldr	r3, [pc, #20]	; (800eba4 <_vfiprintf_r+0x22c>)
 800eb8e:	a904      	add	r1, sp, #16
 800eb90:	4630      	mov	r0, r6
 800eb92:	f7fd f981 	bl	800be98 <_printf_i>
 800eb96:	e7e4      	b.n	800eb62 <_vfiprintf_r+0x1ea>
 800eb98:	0800f2f5 	.word	0x0800f2f5
 800eb9c:	0800f2ff 	.word	0x0800f2ff
 800eba0:	0800b951 	.word	0x0800b951
 800eba4:	0800e955 	.word	0x0800e955
 800eba8:	0800f2fb 	.word	0x0800f2fb

0800ebac <__swbuf_r>:
 800ebac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebae:	460e      	mov	r6, r1
 800ebb0:	4614      	mov	r4, r2
 800ebb2:	4605      	mov	r5, r0
 800ebb4:	b118      	cbz	r0, 800ebbe <__swbuf_r+0x12>
 800ebb6:	6a03      	ldr	r3, [r0, #32]
 800ebb8:	b90b      	cbnz	r3, 800ebbe <__swbuf_r+0x12>
 800ebba:	f7fd fb09 	bl	800c1d0 <__sinit>
 800ebbe:	69a3      	ldr	r3, [r4, #24]
 800ebc0:	60a3      	str	r3, [r4, #8]
 800ebc2:	89a3      	ldrh	r3, [r4, #12]
 800ebc4:	071a      	lsls	r2, r3, #28
 800ebc6:	d525      	bpl.n	800ec14 <__swbuf_r+0x68>
 800ebc8:	6923      	ldr	r3, [r4, #16]
 800ebca:	b31b      	cbz	r3, 800ec14 <__swbuf_r+0x68>
 800ebcc:	6823      	ldr	r3, [r4, #0]
 800ebce:	6922      	ldr	r2, [r4, #16]
 800ebd0:	1a98      	subs	r0, r3, r2
 800ebd2:	6963      	ldr	r3, [r4, #20]
 800ebd4:	b2f6      	uxtb	r6, r6
 800ebd6:	4283      	cmp	r3, r0
 800ebd8:	4637      	mov	r7, r6
 800ebda:	dc04      	bgt.n	800ebe6 <__swbuf_r+0x3a>
 800ebdc:	4621      	mov	r1, r4
 800ebde:	4628      	mov	r0, r5
 800ebe0:	f7ff fdca 	bl	800e778 <_fflush_r>
 800ebe4:	b9e0      	cbnz	r0, 800ec20 <__swbuf_r+0x74>
 800ebe6:	68a3      	ldr	r3, [r4, #8]
 800ebe8:	3b01      	subs	r3, #1
 800ebea:	60a3      	str	r3, [r4, #8]
 800ebec:	6823      	ldr	r3, [r4, #0]
 800ebee:	1c5a      	adds	r2, r3, #1
 800ebf0:	6022      	str	r2, [r4, #0]
 800ebf2:	701e      	strb	r6, [r3, #0]
 800ebf4:	6962      	ldr	r2, [r4, #20]
 800ebf6:	1c43      	adds	r3, r0, #1
 800ebf8:	429a      	cmp	r2, r3
 800ebfa:	d004      	beq.n	800ec06 <__swbuf_r+0x5a>
 800ebfc:	89a3      	ldrh	r3, [r4, #12]
 800ebfe:	07db      	lsls	r3, r3, #31
 800ec00:	d506      	bpl.n	800ec10 <__swbuf_r+0x64>
 800ec02:	2e0a      	cmp	r6, #10
 800ec04:	d104      	bne.n	800ec10 <__swbuf_r+0x64>
 800ec06:	4621      	mov	r1, r4
 800ec08:	4628      	mov	r0, r5
 800ec0a:	f7ff fdb5 	bl	800e778 <_fflush_r>
 800ec0e:	b938      	cbnz	r0, 800ec20 <__swbuf_r+0x74>
 800ec10:	4638      	mov	r0, r7
 800ec12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec14:	4621      	mov	r1, r4
 800ec16:	4628      	mov	r0, r5
 800ec18:	f000 f806 	bl	800ec28 <__swsetup_r>
 800ec1c:	2800      	cmp	r0, #0
 800ec1e:	d0d5      	beq.n	800ebcc <__swbuf_r+0x20>
 800ec20:	f04f 37ff 	mov.w	r7, #4294967295
 800ec24:	e7f4      	b.n	800ec10 <__swbuf_r+0x64>
	...

0800ec28 <__swsetup_r>:
 800ec28:	b538      	push	{r3, r4, r5, lr}
 800ec2a:	4b2a      	ldr	r3, [pc, #168]	; (800ecd4 <__swsetup_r+0xac>)
 800ec2c:	4605      	mov	r5, r0
 800ec2e:	6818      	ldr	r0, [r3, #0]
 800ec30:	460c      	mov	r4, r1
 800ec32:	b118      	cbz	r0, 800ec3c <__swsetup_r+0x14>
 800ec34:	6a03      	ldr	r3, [r0, #32]
 800ec36:	b90b      	cbnz	r3, 800ec3c <__swsetup_r+0x14>
 800ec38:	f7fd faca 	bl	800c1d0 <__sinit>
 800ec3c:	89a3      	ldrh	r3, [r4, #12]
 800ec3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ec42:	0718      	lsls	r0, r3, #28
 800ec44:	d422      	bmi.n	800ec8c <__swsetup_r+0x64>
 800ec46:	06d9      	lsls	r1, r3, #27
 800ec48:	d407      	bmi.n	800ec5a <__swsetup_r+0x32>
 800ec4a:	2309      	movs	r3, #9
 800ec4c:	602b      	str	r3, [r5, #0]
 800ec4e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800ec52:	81a3      	strh	r3, [r4, #12]
 800ec54:	f04f 30ff 	mov.w	r0, #4294967295
 800ec58:	e034      	b.n	800ecc4 <__swsetup_r+0x9c>
 800ec5a:	0758      	lsls	r0, r3, #29
 800ec5c:	d512      	bpl.n	800ec84 <__swsetup_r+0x5c>
 800ec5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ec60:	b141      	cbz	r1, 800ec74 <__swsetup_r+0x4c>
 800ec62:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ec66:	4299      	cmp	r1, r3
 800ec68:	d002      	beq.n	800ec70 <__swsetup_r+0x48>
 800ec6a:	4628      	mov	r0, r5
 800ec6c:	f7fe fa82 	bl	800d174 <_free_r>
 800ec70:	2300      	movs	r3, #0
 800ec72:	6363      	str	r3, [r4, #52]	; 0x34
 800ec74:	89a3      	ldrh	r3, [r4, #12]
 800ec76:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ec7a:	81a3      	strh	r3, [r4, #12]
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	6063      	str	r3, [r4, #4]
 800ec80:	6923      	ldr	r3, [r4, #16]
 800ec82:	6023      	str	r3, [r4, #0]
 800ec84:	89a3      	ldrh	r3, [r4, #12]
 800ec86:	f043 0308 	orr.w	r3, r3, #8
 800ec8a:	81a3      	strh	r3, [r4, #12]
 800ec8c:	6923      	ldr	r3, [r4, #16]
 800ec8e:	b94b      	cbnz	r3, 800eca4 <__swsetup_r+0x7c>
 800ec90:	89a3      	ldrh	r3, [r4, #12]
 800ec92:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ec96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ec9a:	d003      	beq.n	800eca4 <__swsetup_r+0x7c>
 800ec9c:	4621      	mov	r1, r4
 800ec9e:	4628      	mov	r0, r5
 800eca0:	f000 f884 	bl	800edac <__smakebuf_r>
 800eca4:	89a0      	ldrh	r0, [r4, #12]
 800eca6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ecaa:	f010 0301 	ands.w	r3, r0, #1
 800ecae:	d00a      	beq.n	800ecc6 <__swsetup_r+0x9e>
 800ecb0:	2300      	movs	r3, #0
 800ecb2:	60a3      	str	r3, [r4, #8]
 800ecb4:	6963      	ldr	r3, [r4, #20]
 800ecb6:	425b      	negs	r3, r3
 800ecb8:	61a3      	str	r3, [r4, #24]
 800ecba:	6923      	ldr	r3, [r4, #16]
 800ecbc:	b943      	cbnz	r3, 800ecd0 <__swsetup_r+0xa8>
 800ecbe:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ecc2:	d1c4      	bne.n	800ec4e <__swsetup_r+0x26>
 800ecc4:	bd38      	pop	{r3, r4, r5, pc}
 800ecc6:	0781      	lsls	r1, r0, #30
 800ecc8:	bf58      	it	pl
 800ecca:	6963      	ldrpl	r3, [r4, #20]
 800eccc:	60a3      	str	r3, [r4, #8]
 800ecce:	e7f4      	b.n	800ecba <__swsetup_r+0x92>
 800ecd0:	2000      	movs	r0, #0
 800ecd2:	e7f7      	b.n	800ecc4 <__swsetup_r+0x9c>
 800ecd4:	200001d4 	.word	0x200001d4

0800ecd8 <_raise_r>:
 800ecd8:	291f      	cmp	r1, #31
 800ecda:	b538      	push	{r3, r4, r5, lr}
 800ecdc:	4604      	mov	r4, r0
 800ecde:	460d      	mov	r5, r1
 800ece0:	d904      	bls.n	800ecec <_raise_r+0x14>
 800ece2:	2316      	movs	r3, #22
 800ece4:	6003      	str	r3, [r0, #0]
 800ece6:	f04f 30ff 	mov.w	r0, #4294967295
 800ecea:	bd38      	pop	{r3, r4, r5, pc}
 800ecec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800ecee:	b112      	cbz	r2, 800ecf6 <_raise_r+0x1e>
 800ecf0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ecf4:	b94b      	cbnz	r3, 800ed0a <_raise_r+0x32>
 800ecf6:	4620      	mov	r0, r4
 800ecf8:	f000 f830 	bl	800ed5c <_getpid_r>
 800ecfc:	462a      	mov	r2, r5
 800ecfe:	4601      	mov	r1, r0
 800ed00:	4620      	mov	r0, r4
 800ed02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ed06:	f000 b817 	b.w	800ed38 <_kill_r>
 800ed0a:	2b01      	cmp	r3, #1
 800ed0c:	d00a      	beq.n	800ed24 <_raise_r+0x4c>
 800ed0e:	1c59      	adds	r1, r3, #1
 800ed10:	d103      	bne.n	800ed1a <_raise_r+0x42>
 800ed12:	2316      	movs	r3, #22
 800ed14:	6003      	str	r3, [r0, #0]
 800ed16:	2001      	movs	r0, #1
 800ed18:	e7e7      	b.n	800ecea <_raise_r+0x12>
 800ed1a:	2400      	movs	r4, #0
 800ed1c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ed20:	4628      	mov	r0, r5
 800ed22:	4798      	blx	r3
 800ed24:	2000      	movs	r0, #0
 800ed26:	e7e0      	b.n	800ecea <_raise_r+0x12>

0800ed28 <raise>:
 800ed28:	4b02      	ldr	r3, [pc, #8]	; (800ed34 <raise+0xc>)
 800ed2a:	4601      	mov	r1, r0
 800ed2c:	6818      	ldr	r0, [r3, #0]
 800ed2e:	f7ff bfd3 	b.w	800ecd8 <_raise_r>
 800ed32:	bf00      	nop
 800ed34:	200001d4 	.word	0x200001d4

0800ed38 <_kill_r>:
 800ed38:	b538      	push	{r3, r4, r5, lr}
 800ed3a:	4d07      	ldr	r5, [pc, #28]	; (800ed58 <_kill_r+0x20>)
 800ed3c:	2300      	movs	r3, #0
 800ed3e:	4604      	mov	r4, r0
 800ed40:	4608      	mov	r0, r1
 800ed42:	4611      	mov	r1, r2
 800ed44:	602b      	str	r3, [r5, #0]
 800ed46:	f7f3 fe5d 	bl	8002a04 <_kill>
 800ed4a:	1c43      	adds	r3, r0, #1
 800ed4c:	d102      	bne.n	800ed54 <_kill_r+0x1c>
 800ed4e:	682b      	ldr	r3, [r5, #0]
 800ed50:	b103      	cbz	r3, 800ed54 <_kill_r+0x1c>
 800ed52:	6023      	str	r3, [r4, #0]
 800ed54:	bd38      	pop	{r3, r4, r5, pc}
 800ed56:	bf00      	nop
 800ed58:	20000b3c 	.word	0x20000b3c

0800ed5c <_getpid_r>:
 800ed5c:	f7f3 be4a 	b.w	80029f4 <_getpid>

0800ed60 <__swhatbuf_r>:
 800ed60:	b570      	push	{r4, r5, r6, lr}
 800ed62:	460c      	mov	r4, r1
 800ed64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ed68:	2900      	cmp	r1, #0
 800ed6a:	b096      	sub	sp, #88	; 0x58
 800ed6c:	4615      	mov	r5, r2
 800ed6e:	461e      	mov	r6, r3
 800ed70:	da0d      	bge.n	800ed8e <__swhatbuf_r+0x2e>
 800ed72:	89a3      	ldrh	r3, [r4, #12]
 800ed74:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ed78:	f04f 0100 	mov.w	r1, #0
 800ed7c:	bf0c      	ite	eq
 800ed7e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ed82:	2340      	movne	r3, #64	; 0x40
 800ed84:	2000      	movs	r0, #0
 800ed86:	6031      	str	r1, [r6, #0]
 800ed88:	602b      	str	r3, [r5, #0]
 800ed8a:	b016      	add	sp, #88	; 0x58
 800ed8c:	bd70      	pop	{r4, r5, r6, pc}
 800ed8e:	466a      	mov	r2, sp
 800ed90:	f000 f848 	bl	800ee24 <_fstat_r>
 800ed94:	2800      	cmp	r0, #0
 800ed96:	dbec      	blt.n	800ed72 <__swhatbuf_r+0x12>
 800ed98:	9901      	ldr	r1, [sp, #4]
 800ed9a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800ed9e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800eda2:	4259      	negs	r1, r3
 800eda4:	4159      	adcs	r1, r3
 800eda6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800edaa:	e7eb      	b.n	800ed84 <__swhatbuf_r+0x24>

0800edac <__smakebuf_r>:
 800edac:	898b      	ldrh	r3, [r1, #12]
 800edae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800edb0:	079d      	lsls	r5, r3, #30
 800edb2:	4606      	mov	r6, r0
 800edb4:	460c      	mov	r4, r1
 800edb6:	d507      	bpl.n	800edc8 <__smakebuf_r+0x1c>
 800edb8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800edbc:	6023      	str	r3, [r4, #0]
 800edbe:	6123      	str	r3, [r4, #16]
 800edc0:	2301      	movs	r3, #1
 800edc2:	6163      	str	r3, [r4, #20]
 800edc4:	b002      	add	sp, #8
 800edc6:	bd70      	pop	{r4, r5, r6, pc}
 800edc8:	ab01      	add	r3, sp, #4
 800edca:	466a      	mov	r2, sp
 800edcc:	f7ff ffc8 	bl	800ed60 <__swhatbuf_r>
 800edd0:	9900      	ldr	r1, [sp, #0]
 800edd2:	4605      	mov	r5, r0
 800edd4:	4630      	mov	r0, r6
 800edd6:	f7fe fd99 	bl	800d90c <_malloc_r>
 800edda:	b948      	cbnz	r0, 800edf0 <__smakebuf_r+0x44>
 800eddc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ede0:	059a      	lsls	r2, r3, #22
 800ede2:	d4ef      	bmi.n	800edc4 <__smakebuf_r+0x18>
 800ede4:	f023 0303 	bic.w	r3, r3, #3
 800ede8:	f043 0302 	orr.w	r3, r3, #2
 800edec:	81a3      	strh	r3, [r4, #12]
 800edee:	e7e3      	b.n	800edb8 <__smakebuf_r+0xc>
 800edf0:	89a3      	ldrh	r3, [r4, #12]
 800edf2:	6020      	str	r0, [r4, #0]
 800edf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800edf8:	81a3      	strh	r3, [r4, #12]
 800edfa:	9b00      	ldr	r3, [sp, #0]
 800edfc:	6163      	str	r3, [r4, #20]
 800edfe:	9b01      	ldr	r3, [sp, #4]
 800ee00:	6120      	str	r0, [r4, #16]
 800ee02:	b15b      	cbz	r3, 800ee1c <__smakebuf_r+0x70>
 800ee04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee08:	4630      	mov	r0, r6
 800ee0a:	f000 f81d 	bl	800ee48 <_isatty_r>
 800ee0e:	b128      	cbz	r0, 800ee1c <__smakebuf_r+0x70>
 800ee10:	89a3      	ldrh	r3, [r4, #12]
 800ee12:	f023 0303 	bic.w	r3, r3, #3
 800ee16:	f043 0301 	orr.w	r3, r3, #1
 800ee1a:	81a3      	strh	r3, [r4, #12]
 800ee1c:	89a3      	ldrh	r3, [r4, #12]
 800ee1e:	431d      	orrs	r5, r3
 800ee20:	81a5      	strh	r5, [r4, #12]
 800ee22:	e7cf      	b.n	800edc4 <__smakebuf_r+0x18>

0800ee24 <_fstat_r>:
 800ee24:	b538      	push	{r3, r4, r5, lr}
 800ee26:	4d07      	ldr	r5, [pc, #28]	; (800ee44 <_fstat_r+0x20>)
 800ee28:	2300      	movs	r3, #0
 800ee2a:	4604      	mov	r4, r0
 800ee2c:	4608      	mov	r0, r1
 800ee2e:	4611      	mov	r1, r2
 800ee30:	602b      	str	r3, [r5, #0]
 800ee32:	f7f3 fe46 	bl	8002ac2 <_fstat>
 800ee36:	1c43      	adds	r3, r0, #1
 800ee38:	d102      	bne.n	800ee40 <_fstat_r+0x1c>
 800ee3a:	682b      	ldr	r3, [r5, #0]
 800ee3c:	b103      	cbz	r3, 800ee40 <_fstat_r+0x1c>
 800ee3e:	6023      	str	r3, [r4, #0]
 800ee40:	bd38      	pop	{r3, r4, r5, pc}
 800ee42:	bf00      	nop
 800ee44:	20000b3c 	.word	0x20000b3c

0800ee48 <_isatty_r>:
 800ee48:	b538      	push	{r3, r4, r5, lr}
 800ee4a:	4d06      	ldr	r5, [pc, #24]	; (800ee64 <_isatty_r+0x1c>)
 800ee4c:	2300      	movs	r3, #0
 800ee4e:	4604      	mov	r4, r0
 800ee50:	4608      	mov	r0, r1
 800ee52:	602b      	str	r3, [r5, #0]
 800ee54:	f7f3 fe45 	bl	8002ae2 <_isatty>
 800ee58:	1c43      	adds	r3, r0, #1
 800ee5a:	d102      	bne.n	800ee62 <_isatty_r+0x1a>
 800ee5c:	682b      	ldr	r3, [r5, #0]
 800ee5e:	b103      	cbz	r3, 800ee62 <_isatty_r+0x1a>
 800ee60:	6023      	str	r3, [r4, #0]
 800ee62:	bd38      	pop	{r3, r4, r5, pc}
 800ee64:	20000b3c 	.word	0x20000b3c

0800ee68 <_init>:
 800ee68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee6a:	bf00      	nop
 800ee6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee6e:	bc08      	pop	{r3}
 800ee70:	469e      	mov	lr, r3
 800ee72:	4770      	bx	lr

0800ee74 <_fini>:
 800ee74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee76:	bf00      	nop
 800ee78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ee7a:	bc08      	pop	{r3}
 800ee7c:	469e      	mov	lr, r3
 800ee7e:	4770      	bx	lr
