// Seed: 3422513923
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  wire id_2;
  module_0(
      id_2, id_2
  );
endmodule
module module_2 ();
  reg id_1 = 1, id_2;
  reg  id_3;
  wire id_4;
  id_5 :
  assert property (@(posedge {1, {(1 !== 1)}, id_1, 1'h0, 1'h0}) id_1)
  else $display(1);
  always @(posedge id_4) begin
    #1;
    id_2 <= {1{1}} * id_2;
    id_3 <= id_2;
    {1} += 1'b0;
  end
  uwire id_6 = 1;
endmodule
module module_3 (
    input tri1  id_0,
    input uwire id_1,
    input wand  id_2,
    input wire  id_3
);
  tri1 id_5 = id_0;
  module_2();
endmodule
