{'a_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['a', 'a']],
              'DLines': ['19:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932f3260d0>]},
 'b_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['b', 'b']],
              'DLines': ['15:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932f323510>]},
 'overflow': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['overflow_signed']],
              'DLines': ['25:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932ef98f90>]},
 'overflow_signed': {'CDeps': [],
                     'CLines': [],
                     'Clocked': False,
                     'DDeps': [['a_signed',
                                'b_signed',
                                's_signed',
                                'a_signed',
                                'b_signed',
                                's_signed']],
                     'DLines': ['23:D'],
                     'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932ef98f10>]},
 's': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['sum_signed']],
       'DLines': ['26:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932ef984d0>]},
 's_signed': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['s', 's']],
              'DLines': ['17:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932f331290>]},
 'sum_signed': {'CDeps': [],
                'CLines': [],
                'Clocked': False,
                'DDeps': [['a_signed', 'b_signed']],
                'DLines': ['21:D'],
                'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f932f3a0fd0>]}}
