

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_detect'
================================================================
* Date:           Mon Jul 14 02:16:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.314 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_detect  |        4|        4|         2|          1|          1|     4|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%maxindex_1 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 5 'alloca' 'maxindex_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i = alloca i32 1"   --->   Operation 6 'alloca' 'conv_i_i_i127_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 7 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%maxindex_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %maxindex"   --->   Operation 8 'read' 'maxindex_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 1, i3 %i_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 9 'store' 'store_ln28' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %conv_i_i_i127_i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln25 = store i16 %maxindex_read, i16 %maxindex_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 11 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body22.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i3 %i_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%icmp_ln28 = icmp_eq  i3 %i, i3 5" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 14 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.body22.i.split, void %_Z7Dense_1P8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_S3_S3_.exit.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 15 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 16 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%out_Dense_addr = getelementptr i16 %out_Dense, i64 0, i64 %zext_ln28" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 17 'getelementptr' 'out_Dense_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.67ns)   --->   "%maxindex_2 = load i3 %out_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 18 'load' 'maxindex_2' <Predicate = (!icmp_ln28)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_1 : Operation 19 [1/1] (0.67ns)   --->   "%i_3 = add i3 %i, i3 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 19 'add' 'i_3' <Predicate = (!icmp_ln28)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %i_3, i3 %i_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 20 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i_load = load i16 %conv_i_i_i127_i"   --->   Operation 35 'load' 'conv_i_i_i127_i_load' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv_i_i_i127_i_out, i16 %conv_i_i_i127_i_load"   --->   Operation 36 'write' 'write_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.31>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%maxindex_1_load = load i16 %maxindex_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 21 'load' 'maxindex_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%conv_i_i_i127_i_load_1 = load i16 %conv_i_i_i127_i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 22 'load' 'conv_i_i_i127_i_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln25 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 23 'specpipeline' 'specpipeline_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 25 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] ( I:0.67ns O:0.67ns )   --->   "%maxindex_2 = load i3 %out_Dense_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 26 'load' 'maxindex_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 5> <RAM>
ST_2 : Operation 27 [1/1] (0.85ns)   --->   "%icmp_ln29 = icmp_sgt  i16 %maxindex_2, i16 %maxindex_1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 27 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i3.i8, i3 %i, i8 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:31->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 28 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i11 %shl_ln" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 29 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.35ns)   --->   "%select_ln29 = select i1 %icmp_ln29, i16 %zext_ln29, i16 %conv_i_i_i127_i_load_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 30 'select' 'select_ln29' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.35ns)   --->   "%maxindex_3 = select i1 %icmp_ln29, i16 %maxindex_2, i16 %maxindex_1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 31 'select' 'maxindex_3' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln29 = store i16 %select_ln29, i16 %conv_i_i_i127_i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 32 'store' 'store_ln29' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln25 = store i16 %maxindex_3, i16 %maxindex_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:25->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 33 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.body22.i" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53]   --->   Operation 34 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.527ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln28', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) of constant 1 on local variable 'i', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 [8]  (0.427 ns)
	'load' operation 3 bit ('i', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on local variable 'i', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln28', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) [14]  (0.673 ns)
	'store' operation 0 bit ('store_ln28', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) of variable 'i', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 on local variable 'i', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:28->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 [31]  (0.427 ns)

 <State 2>: 2.314ns
The critical path consists of the following:
	'load' operation 16 bit ('maxindex', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) on array 'out_Dense' [24]  (0.677 ns)
	'icmp' operation 1 bit ('icmp_ln29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) [25]  (0.853 ns)
	'select' operation 16 bit ('select_ln29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) [28]  (0.357 ns)
	'store' operation 0 bit ('store_ln29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53) of variable 'select_ln29', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Dense.cpp:29->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:53 on local variable 'conv_i_i_i127_i' [32]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
