v {xschem version=3.4.7 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N 550 -360 700 -360 {lab=osci}
N 760 -540 760 -510 {lab=vss}
N 760 -430 760 -400 {lab=vdd}
N 760 -320 760 -290 {lab=vss}
N 760 -210 760 -180 {lab=vdd}
N 660 -220 720 -220 {lab=vlow}
N 660 -500 720 -500 {lab=vhigh}
N 960 -460 960 -390 {lab=#net1}
N 960 -390 1000 -390 {lab=#net1}
N 960 -330 1000 -330 {lab=#net2}
N 1040 -460 1040 -420 {lab=vdd}
N 1040 -300 1040 -260 {lab=vss}
N 1080 -390 1120 -390 {lab=q}
N 1080 -330 1120 -330 {lab=qb}
N 400 -680 400 -660 {lab=GND}
N 400 -770 400 -740 {lab=vdd}
N 460 -680 460 -660 {lab=GND}
N 460 -770 460 -740 {lab=vss}
N 600 -360 600 -300 {lab=osci}
N 700 -440 700 -360 {lab=osci}
N 700 -440 720 -440 {lab=osci}
N 700 -360 700 -280 {lab=osci}
N 700 -280 720 -280 {lab=osci}
N 960 -470 960 -460 {lab=#net1}
N 860 -470 960 -470 {lab=#net1}
N 960 -330 960 -250 {lab=#net2}
N 860 -250 960 -250 {lab=#net2}
N 780 -770 780 -740 {lab=vdd}
N 780 -680 780 -650 {lab=irefn}
N 860 -770 860 -740 {lab=irefp}
N 860 -680 860 -650 {lab=vss}
N 820 -450 820 -420 {lab=irefn}
N 820 -230 820 -200 {lab=irefp}
N -110 -460 -110 -260 {lab=node1}
N -110 -200 -110 -140 {lab=vss}
N -70 -490 30 -490 {lab=node1}
N -110 -440 -50 -440 {lab=node1}
N -50 -490 -50 -440 {lab=node1}
N -130 -490 -110 -490 {lab=vdd}
N -130 -560 -130 -490 {lab=vdd}
N -130 -560 90 -560 {lab=vdd}
N 90 -560 90 -490 {lab=vdd}
N 70 -490 90 -490 {lab=vdd}
N 70 -560 70 -520 {lab=vdd}
N -110 -560 -110 -520 {lab=vdd}
N 70 -460 70 -260 {lab=node2}
N 70 -200 70 -140 {lab=vss}
N 50 -230 70 -230 {lab=vss}
N 50 -230 50 -140 {lab=vss}
N -150 -140 90 -140 {lab=vss}
N 110 -230 270 -230 {lab=node2}
N 310 -230 330 -230 {lab=vss}
N 330 -230 330 -140 {lab=vss}
N 90 -140 330 -140 {lab=vss}
N 310 -200 310 -140 {lab=vss}
N -50 -440 230 -440 {lab=node1}
N 230 -490 230 -440 {lab=node1}
N 230 -490 270 -490 {lab=node1}
N 90 -560 330 -560 {lab=vdd}
N 330 -560 330 -490 {lab=vdd}
N 310 -490 330 -490 {lab=vdd}
N 310 -560 310 -520 {lab=vdd}
N 310 -460 310 -440 {lab=#net3}
N 310 -280 310 -260 {lab=#net4}
N 310 -380 310 -340 {lab=osci}
N 310 -360 550 -360 {lab=osci}
N -150 -560 -130 -560 {lab=vdd}
N 250 -410 310 -410 {lab=vdd}
N 250 -560 250 -410 {lab=vdd}
N 250 -310 310 -310 {lab=vss}
N 250 -310 250 -140 {lab=vss}
N 350 -410 410 -410 {lab=qnot}
N 350 -310 410 -310 {lab=qb}
N 70 -280 130 -280 {lab=node2}
N 130 -280 130 -230 {lab=node2}
N -110 -230 -90 -230 {lab=vss}
N -90 -230 -90 -140 {lab=vss}
N -190 -230 -150 -230 {lab=vbias}
N 60 -780 110 -780 {lab=q}
N 270 -780 320 -780 {lab=qnot}
N 160 -720 160 -690 {lab=vss}
N 160 -870 160 -840 {lab=vdd}
N 700 -40 700 -20 {lab=GND}
N 700 -130 700 -100 {lab=vbias}
N 440 -100 440 -60 {lab=vlow}
N 440 -200 440 -160 {lab=vdd}
N 440 0 440 20 {lab=GND}
N 440 -80 480 -80 {lab=vlow}
N 560 -100 560 -60 {lab=vhigh}
N 560 -200 560 -160 {lab=vdd}
N 560 0 560 20 {lab=GND}
N 560 -80 600 -80 {lab=vhigh}
N 1260 -540 1280 -540 {lab=#net5}
N 1210 -520 1210 -460 {lab=vss}
N 1210 -460 1330 -460 {lab=vss}
N 1330 -480 1330 -460 {lab=vss}
N 1210 -620 1210 -560 {lab=vdd}
N 1210 -620 1330 -620 {lab=vdd}
N 1330 -620 1330 -600 {lab=vdd}
N 1440 -540 1470 -540 {lab=fout}
N 1130 -540 1160 -540 {lab=q}
N 1260 -180 1280 -180 {lab=#net6}
N 1210 -160 1210 -100 {lab=vss}
N 1210 -100 1330 -100 {lab=vss}
N 1330 -120 1330 -100 {lab=vss}
N 1210 -260 1210 -200 {lab=vdd}
N 1210 -260 1330 -260 {lab=vdd}
N 1330 -260 1330 -240 {lab=vdd}
N 1440 -180 1470 -180 {lab=foutb}
N 1130 -180 1160 -180 {lab=qb}
C {SRlatch.sym} 1040 -360 0 0 {name=x2}
C {lab_wire.sym} 760 -410 2 0 {name=p4 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 760 -190 2 0 {name=p5 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 760 -310 0 1 {name=p6 sig_type=std_logic lab=vss}
C {lab_wire.sym} 760 -530 0 1 {name=p7 sig_type=std_logic lab=vss}
C {lab_wire.sym} 670 -220 0 0 {name=p8 sig_type=std_logic lab=vlow}
C {lab_wire.sym} 670 -500 0 0 {name=p9 sig_type=std_logic lab=vhigh}
C {lab_wire.sym} 1040 -450 0 0 {name=p12 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1040 -270 2 1 {name=p13 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1110 -390 0 1 {name=p14 sig_type=std_logic lab=q}
C {lab_wire.sym} 1110 -330 0 1 {name=p15 sig_type=std_logic lab=qb}
C {vsource.sym} 400 -710 0 0 {name=V1 value=3.3 savecurrent=false}
C {gnd.sym} 400 -660 0 0 {name=l3 lab=GND}
C {vsource.sym} 460 -710 0 0 {name=V2 value=0 savecurrent=false}
C {gnd.sym} 460 -660 0 0 {name=l4 lab=GND}
C {lab_wire.sym} 400 -760 0 0 {name=p18 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 460 -760 0 0 {name=p19 sig_type=std_logic lab=vss}
C {parax_cap.sym} 600 -290 0 0 {name=C1 gnd=0 value=50f m=1}
C {devices/code_shown.sym} 1540 -590 0 0 {name=Models only_toplevel=false
format="tcleval( @value )"
value="
.include $::180MCU_MODELS/design.ngspice
.lib $::180MCU_MODELS/sm141064.ngspice typical
"}
C {devices/code_shown.sym} 1540 -490 0 0 {name=Simulation only_toplevel=false value="
.control
save all

**OP
**show all > op.log
**show all

** Source settings
**alter @V5[PULSE] = [ 1.64 1.66 20n 0.1n 0.1n 19.98n 40n 0 ]
**alter @V4[PULSE] = [ 1.66 1.64 20n 0.1n 0.1n 19.98n 40n 0 ]
**alter @V3[PULSE] = [ 0 3.3 10n 0.01n 0.01n 9.98n 20n 0 ]
**alter @V4[PULSE] = [ 0 3.3 50u 0.1u 0.1u 49.8u 100u 0 ]
alter @V1[PULSE] = [ 0 3.3 5n 1n 1n 49.998u 100u 0 ]

** Simulation settings

tran 1p 20n UIC

write VCROwithCP.raw
.endc
"}
C {NMOScomparator.sym} 780 -470 2 1 {name=x3}
C {PMOScomparator.sym} 780 -250 2 1 {name=x4}
C {lab_wire.sym} 660 -360 0 0 {name=p10 sig_type=std_logic lab=osci}
C {isource.sym} 780 -710 0 0 {name=I1 value=200u}
C {isource.sym} 860 -710 0 0 {name=I2 value=200u}
C {lab_wire.sym} 780 -760 0 0 {name=p11 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 780 -660 2 1 {name=p20 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 820 -430 2 0 {name=p23 sig_type=std_logic lab=irefn}
C {lab_wire.sym} 860 -760 0 0 {name=p24 sig_type=std_logic lab=irefp}
C {lab_wire.sym} 860 -660 2 1 {name=p25 sig_type=std_logic lab=vss}
C {lab_wire.sym} 820 -210 2 0 {name=p26 sig_type=std_logic lab=irefp}
C {symbols/nfet_03v3.sym} 90 -230 0 1 {name=M1
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} -90 -490 0 1 {name=M2
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 50 -490 0 0 {name=M3
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 290 -230 0 0 {name=M4
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 290 -490 0 0 {name=M5
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/pfet_03v3.sym} 330 -410 0 1 {name=M6
L=0.28u
W=20u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=pfet_03v3
spiceprefix=X
}
C {symbols/nfet_03v3.sym} 330 -310 0 1 {name=M7
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} -150 -560 0 0 {name=p27 sig_type=std_logic lab=vdd}
C {lab_wire.sym} -150 -140 0 0 {name=p28 sig_type=std_logic lab=vss}
C {lab_wire.sym} -110 -340 0 0 {name=p29 sig_type=std_logic lab=node1}
C {lab_wire.sym} 70 -340 0 0 {name=p30 sig_type=std_logic lab=node2}
C {lab_wire.sym} 400 -410 0 1 {name=p31 sig_type=std_logic lab=qnot}
C {lab_wire.sym} 400 -310 0 1 {name=p32 sig_type=std_logic lab=qb}
C {symbols/nfet_03v3.sym} -130 -230 0 0 {name=M9
L=0.28u
W=8u
nf=1
m=1
ad="'int((nf+1)/2) * W/nf * 0.18u'"
pd="'2*int((nf+1)/2) * (W/nf + 0.18u)'"
as="'int((nf+2)/2) * W/nf * 0.18u'"
ps="'2*int((nf+2)/2) * (W/nf + 0.18u)'"
nrd="'0.18u / W'" nrs="'0.18u / W'"
sa=0 sb=0 sd=0
model=nfet_03v3
spiceprefix=X
}
C {lab_wire.sym} -180 -230 0 0 {name=p34 sig_type=std_logic lab=vbias}
C {INV.sym} 170 -650 0 0 {name=x1}
C {lab_wire.sym} 160 -860 0 0 {name=p1 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 160 -700 2 1 {name=p2 sig_type=std_logic lab=vss}
C {lab_wire.sym} 70 -780 0 0 {name=p3 sig_type=std_logic lab=q}
C {lab_wire.sym} 310 -780 0 0 {name=p16 sig_type=std_logic lab=qnot}
C {vsource.sym} 700 -70 0 0 {name=V3 value=2 savecurrent=false}
C {gnd.sym} 700 -20 0 0 {name=l1 lab=GND}
C {lab_wire.sym} 700 -120 0 0 {name=p17 sig_type=std_logic lab=vbias}
C {res.sym} 440 -30 0 0 {name=R1
value=8k
footprint=1206
device=resistor
m=1}
C {res.sym} 440 -130 0 0 {name=R2
value=25k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 440 -190 0 0 {name=p33 sig_type=std_logic lab=vdd}
C {gnd.sym} 440 20 0 0 {name=l2 lab=GND}
C {lab_wire.sym} 470 -80 0 1 {name=p35 sig_type=std_logic lab=vlow}
C {res.sym} 560 -30 0 0 {name=R3
value=25k
footprint=1206
device=resistor
m=1}
C {res.sym} 560 -130 0 0 {name=R4
value=8k
footprint=1206
device=resistor
m=1}
C {lab_wire.sym} 560 -190 0 0 {name=p36 sig_type=std_logic lab=vdd}
C {gnd.sym} 560 20 0 0 {name=l5 lab=GND}
C {lab_wire.sym} 590 -80 0 1 {name=p37 sig_type=std_logic lab=vhigh}
C {schmitt_trigger.sym} 1200 -540 0 0 {name=x5}
C {INV.sym} 1340 -410 0 0 {name=x6}
C {schmitt_trigger.sym} 1200 -180 0 0 {name=x7}
C {INV.sym} 1340 -50 0 0 {name=x8}
C {lab_wire.sym} 1270 -620 0 0 {name=p21 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1270 -260 0 0 {name=p22 sig_type=std_logic lab=vdd}
C {lab_wire.sym} 1270 -460 2 1 {name=p38 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1270 -100 2 1 {name=p39 sig_type=std_logic lab=vss}
C {lab_wire.sym} 1140 -540 0 0 {name=p40 sig_type=std_logic lab=q}
C {lab_wire.sym} 1140 -180 0 0 {name=p41 sig_type=std_logic lab=qb}
C {lab_wire.sym} 1460 -540 0 1 {name=p42 sig_type=std_logic lab=fout}
C {lab_wire.sym} 1460 -180 0 1 {name=p43 sig_type=std_logic lab=foutb}
