<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › spi › spi-s3c64xx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>spi-s3c64xx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2009 Samsung Electronics Ltd.</span>
<span class="cm"> *	Jaswinder Singh &lt;jassi.brar@samsung.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/workqueue.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>
<span class="cp">#include &lt;linux/spi/spi.h&gt;</span>

<span class="cp">#include &lt;mach/dma.h&gt;</span>
<span class="cp">#include &lt;plat/s3c64xx-spi.h&gt;</span>

<span class="cm">/* Registers and bit-fields */</span>

<span class="cp">#define S3C64XX_SPI_CH_CFG		0x00</span>
<span class="cp">#define S3C64XX_SPI_CLK_CFG		0x04</span>
<span class="cp">#define S3C64XX_SPI_MODE_CFG	0x08</span>
<span class="cp">#define S3C64XX_SPI_SLAVE_SEL	0x0C</span>
<span class="cp">#define S3C64XX_SPI_INT_EN		0x10</span>
<span class="cp">#define S3C64XX_SPI_STATUS		0x14</span>
<span class="cp">#define S3C64XX_SPI_TX_DATA		0x18</span>
<span class="cp">#define S3C64XX_SPI_RX_DATA		0x1C</span>
<span class="cp">#define S3C64XX_SPI_PACKET_CNT	0x20</span>
<span class="cp">#define S3C64XX_SPI_PENDING_CLR	0x24</span>
<span class="cp">#define S3C64XX_SPI_SWAP_CFG	0x28</span>
<span class="cp">#define S3C64XX_SPI_FB_CLK		0x2C</span>

<span class="cp">#define S3C64XX_SPI_CH_HS_EN		(1&lt;&lt;6)	</span><span class="cm">/* High Speed Enable */</span><span class="cp"></span>
<span class="cp">#define S3C64XX_SPI_CH_SW_RST		(1&lt;&lt;5)</span>
<span class="cp">#define S3C64XX_SPI_CH_SLAVE		(1&lt;&lt;4)</span>
<span class="cp">#define S3C64XX_SPI_CPOL_L		(1&lt;&lt;3)</span>
<span class="cp">#define S3C64XX_SPI_CPHA_B		(1&lt;&lt;2)</span>
<span class="cp">#define S3C64XX_SPI_CH_RXCH_ON		(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_CH_TXCH_ON		(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_CLKSEL_SRCMSK	(3&lt;&lt;9)</span>
<span class="cp">#define S3C64XX_SPI_CLKSEL_SRCSHFT	9</span>
<span class="cp">#define S3C64XX_SPI_ENCLK_ENABLE	(1&lt;&lt;8)</span>
<span class="cp">#define S3C64XX_SPI_PSR_MASK 		0xff</span>

<span class="cp">#define S3C64XX_SPI_MODE_CH_TSZ_BYTE		(0&lt;&lt;29)</span>
<span class="cp">#define S3C64XX_SPI_MODE_CH_TSZ_HALFWORD	(1&lt;&lt;29)</span>
<span class="cp">#define S3C64XX_SPI_MODE_CH_TSZ_WORD		(2&lt;&lt;29)</span>
<span class="cp">#define S3C64XX_SPI_MODE_CH_TSZ_MASK		(3&lt;&lt;29)</span>
<span class="cp">#define S3C64XX_SPI_MODE_BUS_TSZ_BYTE		(0&lt;&lt;17)</span>
<span class="cp">#define S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD	(1&lt;&lt;17)</span>
<span class="cp">#define S3C64XX_SPI_MODE_BUS_TSZ_WORD		(2&lt;&lt;17)</span>
<span class="cp">#define S3C64XX_SPI_MODE_BUS_TSZ_MASK		(3&lt;&lt;17)</span>
<span class="cp">#define S3C64XX_SPI_MODE_RXDMA_ON		(1&lt;&lt;2)</span>
<span class="cp">#define S3C64XX_SPI_MODE_TXDMA_ON		(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_MODE_4BURST			(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_SLAVE_AUTO			(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_SLAVE_SIG_INACT		(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_ACT(c) writel(0, (c)-&gt;regs + S3C64XX_SPI_SLAVE_SEL)</span>

<span class="cp">#define S3C64XX_SPI_DEACT(c) writel(S3C64XX_SPI_SLAVE_SIG_INACT, \</span>
<span class="cp">					(c)-&gt;regs + S3C64XX_SPI_SLAVE_SEL)</span>

<span class="cp">#define S3C64XX_SPI_INT_TRAILING_EN		(1&lt;&lt;6)</span>
<span class="cp">#define S3C64XX_SPI_INT_RX_OVERRUN_EN		(1&lt;&lt;5)</span>
<span class="cp">#define S3C64XX_SPI_INT_RX_UNDERRUN_EN		(1&lt;&lt;4)</span>
<span class="cp">#define S3C64XX_SPI_INT_TX_OVERRUN_EN		(1&lt;&lt;3)</span>
<span class="cp">#define S3C64XX_SPI_INT_TX_UNDERRUN_EN		(1&lt;&lt;2)</span>
<span class="cp">#define S3C64XX_SPI_INT_RX_FIFORDY_EN		(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_INT_TX_FIFORDY_EN		(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_ST_RX_OVERRUN_ERR		(1&lt;&lt;5)</span>
<span class="cp">#define S3C64XX_SPI_ST_RX_UNDERRUN_ERR	(1&lt;&lt;4)</span>
<span class="cp">#define S3C64XX_SPI_ST_TX_OVERRUN_ERR		(1&lt;&lt;3)</span>
<span class="cp">#define S3C64XX_SPI_ST_TX_UNDERRUN_ERR	(1&lt;&lt;2)</span>
<span class="cp">#define S3C64XX_SPI_ST_RX_FIFORDY		(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_ST_TX_FIFORDY		(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_PACKET_CNT_EN		(1&lt;&lt;16)</span>

<span class="cp">#define S3C64XX_SPI_PND_TX_UNDERRUN_CLR		(1&lt;&lt;4)</span>
<span class="cp">#define S3C64XX_SPI_PND_TX_OVERRUN_CLR		(1&lt;&lt;3)</span>
<span class="cp">#define S3C64XX_SPI_PND_RX_UNDERRUN_CLR		(1&lt;&lt;2)</span>
<span class="cp">#define S3C64XX_SPI_PND_RX_OVERRUN_CLR		(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_PND_TRAILING_CLR		(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_SWAP_RX_HALF_WORD		(1&lt;&lt;7)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_RX_BYTE		(1&lt;&lt;6)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_RX_BIT			(1&lt;&lt;5)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_RX_EN			(1&lt;&lt;4)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_TX_HALF_WORD		(1&lt;&lt;3)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_TX_BYTE		(1&lt;&lt;2)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_TX_BIT			(1&lt;&lt;1)</span>
<span class="cp">#define S3C64XX_SPI_SWAP_TX_EN			(1&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_FBCLK_MSK		(3&lt;&lt;0)</span>

<span class="cp">#define S3C64XX_SPI_ST_TRLCNTZ(v, i) ((((v) &gt;&gt; (i)-&gt;rx_lvl_offset) &amp; \</span>
<span class="cp">					(((i)-&gt;fifo_lvl_mask + 1))) \</span>
<span class="cp">					? 1 : 0)</span>

<span class="cp">#define S3C64XX_SPI_ST_TX_DONE(v, i) (((v) &amp; (1 &lt;&lt; (i)-&gt;tx_st_done)) ? 1 : 0)</span>
<span class="cp">#define TX_FIFO_LVL(v, i) (((v) &gt;&gt; 6) &amp; (i)-&gt;fifo_lvl_mask)</span>
<span class="cp">#define RX_FIFO_LVL(v, i) (((v) &gt;&gt; (i)-&gt;rx_lvl_offset) &amp; (i)-&gt;fifo_lvl_mask)</span>

<span class="cp">#define S3C64XX_SPI_MAX_TRAILCNT	0x3ff</span>
<span class="cp">#define S3C64XX_SPI_TRAILCNT_OFF	19</span>

<span class="cp">#define S3C64XX_SPI_TRAILCNT		S3C64XX_SPI_MAX_TRAILCNT</span>

<span class="cp">#define msecs_to_loops(t) (loops_per_jiffy / 1000 * HZ * t)</span>

<span class="cp">#define RXBUSY    (1&lt;&lt;2)</span>
<span class="cp">#define TXBUSY    (1&lt;&lt;3)</span>

<span class="k">struct</span> <span class="n">s3c64xx_spi_dma_data</span> <span class="p">{</span>
	<span class="kt">unsigned</span>		<span class="n">ch</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_data_direction</span> <span class="n">direction</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">dma_ch</span>	<span class="n">dmach</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/**</span>
<span class="cm"> * struct s3c64xx_spi_driver_data - Runtime info holder for SPI driver.</span>
<span class="cm"> * @clk: Pointer to the spi clock.</span>
<span class="cm"> * @src_clk: Pointer to the clock used to generate SPI signals.</span>
<span class="cm"> * @master: Pointer to the SPI Protocol master.</span>
<span class="cm"> * @cntrlr_info: Platform specific data for the controller this driver manages.</span>
<span class="cm"> * @tgl_spi: Pointer to the last CS left untoggled by the cs_change hint.</span>
<span class="cm"> * @queue: To log SPI xfer requests.</span>
<span class="cm"> * @lock: Controller specific lock.</span>
<span class="cm"> * @state: Set of FLAGS to indicate status.</span>
<span class="cm"> * @rx_dmach: Controller&#39;s DMA channel for Rx.</span>
<span class="cm"> * @tx_dmach: Controller&#39;s DMA channel for Tx.</span>
<span class="cm"> * @sfr_start: BUS address of SPI controller regs.</span>
<span class="cm"> * @regs: Pointer to ioremap&#39;ed controller registers.</span>
<span class="cm"> * @irq: interrupt</span>
<span class="cm"> * @xfer_completion: To indicate completion of xfer task.</span>
<span class="cm"> * @cur_mode: Stores the active configuration of the controller.</span>
<span class="cm"> * @cur_bpw: Stores the active bits per word settings.</span>
<span class="cm"> * @cur_speed: Stores the active xfer clock speed.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span>                    <span class="o">*</span><span class="n">regs</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>                      <span class="o">*</span><span class="n">clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span>                      <span class="o">*</span><span class="n">src_clk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">platform_device</span>          <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span>               <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span>  <span class="o">*</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_device</span>               <span class="o">*</span><span class="n">tgl_spi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span>                <span class="n">queue</span><span class="p">;</span>
	<span class="n">spinlock_t</span>                      <span class="n">lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>                   <span class="n">sfr_start</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">completion</span>               <span class="n">xfer_completion</span><span class="p">;</span>
	<span class="kt">unsigned</span>                        <span class="n">state</span><span class="p">;</span>
	<span class="kt">unsigned</span>                        <span class="n">cur_mode</span><span class="p">,</span> <span class="n">cur_bpw</span><span class="p">;</span>
	<span class="kt">unsigned</span>                        <span class="n">cur_speed</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_dma_data</span>	<span class="n">rx_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_dma_data</span>	<span class="n">tx_dma</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">samsung_dma_ops</span>		<span class="o">*</span><span class="n">ops</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">s3c2410_dma_client</span> <span class="n">s3c64xx_spi_dma_client</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;samsung-spi-dma&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">flush_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">loops</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PACKET_CNT</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CH_SW_RST</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_CH_HS_EN</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>

	<span class="cm">/* Flush TxFIFO*/</span>
	<span class="n">loops</span> <span class="o">=</span> <span class="n">msecs_to_loops</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_STATUS</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">TX_FIFO_LVL</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sci</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">loops</span><span class="o">--</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">loops</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timed out flushing TX FIFO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Flush RxFIFO*/</span>
	<span class="n">loops</span> <span class="o">=</span> <span class="n">msecs_to_loops</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RX_FIFO_LVL</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sci</span><span class="p">))</span>
			<span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_RX_DATA</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">loops</span><span class="o">--</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">loops</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Timed out flushing RX FIFO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_CH_SW_RST</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C64XX_SPI_MODE_TXDMA_ON</span> <span class="o">|</span> <span class="n">S3C64XX_SPI_MODE_RXDMA_ON</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C64XX_SPI_CH_RXCH_ON</span> <span class="o">|</span> <span class="n">S3C64XX_SPI_CH_TXCH_ON</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c64xx_spi_dmacb</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_dma_data</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span>
		<span class="n">sdd</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">data</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span><span class="p">,</span> <span class="n">rx_dma</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sdd</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">data</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span><span class="p">,</span> <span class="n">tx_dma</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RXBUSY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">TXBUSY</span><span class="p">))</span>
			<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">xfer_completion</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TXBUSY</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">RXBUSY</span><span class="p">))</span>
			<span class="n">complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">xfer_completion</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">prepare_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_dma_data</span> <span class="o">*</span><span class="n">dma</span><span class="p">,</span>
					<span class="kt">unsigned</span> <span class="n">len</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">samsung_dma_prep_info</span> <span class="n">info</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">direction</span> <span class="o">==</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">)</span>
		<span class="n">sdd</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dma</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span><span class="p">,</span> <span class="n">rx_dma</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sdd</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">dma</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span><span class="p">,</span> <span class="n">tx_dma</span><span class="p">);</span>

	<span class="n">info</span><span class="p">.</span><span class="n">cap</span> <span class="o">=</span> <span class="n">DMA_SLAVE</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">len</span> <span class="o">=</span> <span class="n">len</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">fp</span> <span class="o">=</span> <span class="n">s3c64xx_spi_dmacb</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">fp_param</span> <span class="o">=</span> <span class="n">dma</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">direction</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">buf</span> <span class="o">=</span> <span class="n">buf</span><span class="p">;</span>

	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">prepare</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">trigger</span><span class="p">(</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">ch</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">acquire_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">samsung_dma_info</span> <span class="n">info</span><span class="p">;</span>

	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span> <span class="o">=</span> <span class="n">samsung_dma_get_ops</span><span class="p">();</span>

	<span class="n">info</span><span class="p">.</span><span class="n">cap</span> <span class="o">=</span> <span class="n">DMA_SLAVE</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">client</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c64xx_spi_dma_client</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">width</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">info</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">direction</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">fifo</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">sfr_start</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_RX_DATA</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">ch</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">request</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">dmach</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>
	<span class="n">info</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span>  <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">direction</span><span class="p">;</span>
	<span class="n">info</span><span class="p">.</span><span class="n">fifo</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">sfr_start</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_TX_DATA</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">ch</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">request</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">dmach</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">info</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">enable_datapath</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">xfer</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">modecfg</span><span class="p">,</span> <span class="n">chcfg</span><span class="p">;</span>

	<span class="n">modecfg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>
	<span class="n">modecfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C64XX_SPI_MODE_TXDMA_ON</span> <span class="o">|</span> <span class="n">S3C64XX_SPI_MODE_RXDMA_ON</span><span class="p">);</span>

	<span class="n">chcfg</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
	<span class="n">chcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_CH_TXCH_ON</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">chcfg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_CH_RXCH_ON</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Always shift in data in FIFO, even if xfer is Tx only,</span>
<span class="cm">		 * this helps setting PCKT_CNT value for generating clocks</span>
<span class="cm">		 * as exactly needed.</span>
<span class="cm">		 */</span>
		<span class="n">chcfg</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CH_RXCH_ON</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(((</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">/</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">S3C64XX_SPI_PACKET_CNT_EN</span><span class="p">,</span>
					<span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PACKET_CNT</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">|=</span> <span class="n">TXBUSY</span><span class="p">;</span>
		<span class="n">chcfg</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CH_TXCH_ON</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">dma_mode</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">modecfg</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_TXDMA_ON</span><span class="p">;</span>
			<span class="n">prepare_dma</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">32</span>:
				<span class="n">iowrite32_rep</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_TX_DATA</span><span class="p">,</span>
					<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">16</span>:
				<span class="n">iowrite16_rep</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_TX_DATA</span><span class="p">,</span>
					<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">iowrite8_rep</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_TX_DATA</span><span class="p">,</span>
					<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">|=</span> <span class="n">RXBUSY</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">high_speed</span> <span class="o">&amp;&amp;</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">&gt;=</span> <span class="mi">30000000UL</span>
					<span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">))</span>
			<span class="n">chcfg</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CH_HS_EN</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">dma_mode</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">modecfg</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_RXDMA_ON</span><span class="p">;</span>
			<span class="n">chcfg</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CH_RXCH_ON</span><span class="p">;</span>
			<span class="n">writel</span><span class="p">(((</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">/</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span>
					<span class="o">|</span> <span class="n">S3C64XX_SPI_PACKET_CNT_EN</span><span class="p">,</span>
					<span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PACKET_CNT</span><span class="p">);</span>
			<span class="n">prepare_dma</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">modecfg</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">chcfg</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">enable_cs</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_csinfo</span> <span class="o">*</span><span class="n">cs</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* If last device toggled after mssg */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span> <span class="o">!=</span> <span class="n">spi</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* if last mssg on diff device */</span>
			<span class="cm">/* Deselect the last toggled device */</span>
			<span class="n">cs</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
			<span class="n">cs</span><span class="o">-&gt;</span><span class="n">set_level</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">line</span><span class="p">,</span>
					<span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">cs</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">set_level</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">line</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">wait_for_xfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span>
				<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">xfer</span><span class="p">,</span> <span class="kt">int</span> <span class="n">dma_mode</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ms</span><span class="p">;</span>

	<span class="cm">/* millisecs to xfer &#39;len&#39; bytes @ &#39;cur_speed&#39; */</span>
	<span class="n">ms</span> <span class="o">=</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">*</span> <span class="mi">8</span> <span class="o">*</span> <span class="mi">1000</span> <span class="o">/</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span><span class="p">;</span>
	<span class="n">ms</span> <span class="o">+=</span> <span class="mi">10</span><span class="p">;</span> <span class="cm">/* some tolerance */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="n">ms</span><span class="p">)</span> <span class="o">+</span> <span class="mi">10</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">wait_for_completion_timeout</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">xfer_completion</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">msecs_to_loops</span><span class="p">(</span><span class="n">ms</span><span class="p">);</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_STATUS</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">RX_FIFO_LVL</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">sci</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&amp;&amp;</span> <span class="o">--</span><span class="n">val</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">val</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dma_mode</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">status</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		 * DmaTx returns after simply writing data in the FIFO,</span>
<span class="cm">		 * w/o waiting for real transmission on the bus to finish.</span>
<span class="cm">		 * DmaRx returns only after Dma read data from FIFO which</span>
<span class="cm">		 * needs bus transmission to finish, so we don&#39;t worry if</span>
<span class="cm">		 * Xfer involved Rx(with or without Tx).</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">val</span> <span class="o">=</span> <span class="n">msecs_to_loops</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_STATUS</span><span class="p">);</span>
			<span class="k">while</span> <span class="p">((</span><span class="n">TX_FIFO_LVL</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">sci</span><span class="p">)</span>
				<span class="o">||</span> <span class="o">!</span><span class="n">S3C64XX_SPI_ST_TX_DONE</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">sci</span><span class="p">))</span>
					<span class="o">&amp;&amp;</span> <span class="o">--</span><span class="n">val</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">cpu_relax</span><span class="p">();</span>
				<span class="n">status</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_STATUS</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">val</span><span class="p">)</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* If it was only Tx */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TXBUSY</span><span class="p">;</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">32</span>:
			<span class="n">ioread32_rep</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_RX_DATA</span><span class="p">,</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="mi">4</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">16</span>:
			<span class="n">ioread16_rep</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_RX_DATA</span><span class="p">,</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">/</span> <span class="mi">2</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">ioread8_rep</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_RX_DATA</span><span class="p">,</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RXBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">disable_cs</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_csinfo</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span> <span class="o">==</span> <span class="n">spi</span><span class="p">)</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="n">cs</span><span class="o">-&gt;</span><span class="n">set_level</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">line</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span> <span class="o">&amp;</span> <span class="n">SPI_CS_HIGH</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c64xx_spi_config</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* Disable Clock */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">clk_from_cmu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_ENCLK_ENABLE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set Polarity and Phase */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C64XX_SPI_CH_SLAVE</span> <span class="o">|</span>
			<span class="n">S3C64XX_SPI_CPOL_L</span> <span class="o">|</span>
			<span class="n">S3C64XX_SPI_CPHA_B</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPOL</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CPOL_L</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">&amp;</span> <span class="n">SPI_CPHA</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_CPHA_B</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CH_CFG</span><span class="p">);</span>

	<span class="cm">/* Set Channel &amp; DMA Mode */</span>
	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C64XX_SPI_MODE_BUS_TSZ_MASK</span>
			<span class="o">|</span> <span class="n">S3C64XX_SPI_MODE_CH_TSZ_MASK</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">32</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_BUS_TSZ_WORD</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_CH_TSZ_WORD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">16</span>:
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_BUS_TSZ_HALFWORD</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_CH_TSZ_HALFWORD</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_BUS_TSZ_BYTE</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_MODE_CH_TSZ_BYTE</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">clk_from_cmu</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Configure Clock */</span>
		<span class="cm">/* There is half-multiplier before the SPI */</span>
		<span class="n">clk_set_rate</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">,</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">*</span> <span class="mi">2</span><span class="p">);</span>
		<span class="cm">/* Enable Clock */</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Configure Clock */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_PSR_MASK</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="p">((</span><span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">)</span> <span class="o">/</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
				<span class="o">&amp;</span> <span class="n">S3C64XX_SPI_PSR_MASK</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>

		<span class="cm">/* Enable Clock */</span>
		<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">S3C64XX_SPI_ENCLK_ENABLE</span><span class="p">;</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cp">#define XFER_DMAADDR_INVALID DMA_BIT_MASK(32)</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_map_mssg</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">xfer</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">is_dma_mapped</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* First mark all xfer unmapped */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">xfer</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">;</span>
		<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Map until end or first fail */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">xfer</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="p">((</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">fifo_lvl_mask</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
					<span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span>
					<span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;dma_map_single Tx failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">;</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">=</span> <span class="n">dma_map_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span><span class="p">,</span>
						<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">dma_mapping_error</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;dma_map_single Rx failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">,</span>
						<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">;</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">;</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c64xx_spi_unmap_mssg</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span>
						<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">xfer</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">is_dma_mapped</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">xfer</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">)</span> <span class="p">{</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="p">((</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">fifo_lvl_mask</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span>
				<span class="o">&amp;&amp;</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span> <span class="o">!=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">)</span>
			<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">,</span>
						<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_FROM_DEVICE</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span>
				<span class="o">&amp;&amp;</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span> <span class="o">!=</span> <span class="n">XFER_DMAADDR_INVALID</span><span class="p">)</span>
			<span class="n">dma_unmap_single</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">,</span>
						<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">DMA_TO_DEVICE</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_transfer_one_message</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">,</span>
					    <span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span> <span class="o">=</span> <span class="n">msg</span><span class="o">-&gt;</span><span class="n">spi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_csinfo</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_transfer</span> <span class="o">*</span><span class="n">xfer</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">cs_toggle</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">speed</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">bpw</span><span class="p">;</span>

	<span class="cm">/* If Master&#39;s(controller) state differs from that needed by Slave */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">!=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span>
			<span class="o">||</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">!=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span>
			<span class="o">||</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span> <span class="o">!=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">;</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_mode</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">mode</span><span class="p">;</span>
		<span class="n">s3c64xx_spi_config</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Map all the transfers if needed */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">s3c64xx_spi_map_mssg</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">msg</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Xfer: Unable to map message buffers!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Configure feedback delay */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">cs</span><span class="o">-&gt;</span><span class="n">fb_delay</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">,</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_FB_CLK</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">xfer</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">,</span> <span class="n">transfer_list</span><span class="p">)</span> <span class="p">{</span>

		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">use_dma</span><span class="p">;</span>

		<span class="n">INIT_COMPLETION</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">xfer_completion</span><span class="p">);</span>

		<span class="cm">/* Only BPW and Speed may change across transfers */</span>
		<span class="n">bpw</span> <span class="o">=</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">?</span> <span class="o">:</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">;</span>
		<span class="n">speed</span> <span class="o">=</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">speed_hz</span> <span class="o">?</span> <span class="o">:</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">%</span> <span class="p">(</span><span class="n">bpw</span> <span class="o">/</span> <span class="mi">8</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Xfer length(%u) not a multiple of word size(%u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">,</span> <span class="n">bpw</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
			<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EIO</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">bpw</span> <span class="o">!=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span> <span class="o">||</span> <span class="n">speed</span> <span class="o">!=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span> <span class="o">=</span> <span class="n">bpw</span><span class="p">;</span>
			<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">=</span> <span class="n">speed</span><span class="p">;</span>
			<span class="n">s3c64xx_spi_config</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="cm">/* Polling method for xfers not bigger than FIFO capacity */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">&lt;=</span> <span class="p">((</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">fifo_lvl_mask</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span>
			<span class="n">use_dma</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">use_dma</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="cm">/* Pending only which is to be done */</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RXBUSY</span><span class="p">;</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">TXBUSY</span><span class="p">;</span>

		<span class="n">enable_datapath</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">spi</span><span class="p">,</span> <span class="n">xfer</span><span class="p">,</span> <span class="n">use_dma</span><span class="p">);</span>

		<span class="cm">/* Slave Select */</span>
		<span class="n">enable_cs</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">spi</span><span class="p">);</span>

		<span class="cm">/* Start the signals */</span>
		<span class="n">S3C64XX_SPI_ACT</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">status</span> <span class="o">=</span> <span class="n">wait_for_xfer</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">xfer</span><span class="p">,</span> <span class="n">use_dma</span><span class="p">);</span>

		<span class="cm">/* Quiese the signals */</span>
		<span class="n">S3C64XX_SPI_DEACT</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;I/O Error: &quot;</span>
				<span class="s">&quot;rx-%d tx-%d res:rx-%c tx-%c len-%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span>
				<span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">RXBUSY</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;f&#39;</span> <span class="o">:</span> <span class="sc">&#39;p&#39;</span><span class="p">,</span>
				<span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">TXBUSY</span><span class="p">)</span> <span class="o">?</span> <span class="sc">&#39;f&#39;</span> <span class="o">:</span> <span class="sc">&#39;p&#39;</span><span class="p">,</span>
				<span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">use_dma</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">tx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span>
						<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">TXBUSY</span><span class="p">))</span>
					<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">stop</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">ch</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">rx_buf</span> <span class="o">!=</span> <span class="nb">NULL</span>
						<span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">&amp;</span> <span class="n">RXBUSY</span><span class="p">))</span>
					<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">stop</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">ch</span><span class="p">);</span>
			<span class="p">}</span>

			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">)</span>
			<span class="n">udelay</span><span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">delay_usecs</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">cs_change</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Hint that the next mssg is gonna be</span>
<span class="cm">			   for the same device */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">list_is_last</span><span class="p">(</span><span class="o">&amp;</span><span class="n">xfer</span><span class="o">-&gt;</span><span class="n">transfer_list</span><span class="p">,</span>
						<span class="o">&amp;</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">transfers</span><span class="p">))</span>
				<span class="n">cs_toggle</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">disable_cs</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">spi</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">msg</span><span class="o">-&gt;</span><span class="n">actual_length</span> <span class="o">+=</span> <span class="n">xfer</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>

		<span class="n">flush_fifo</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">cs_toggle</span> <span class="o">||</span> <span class="n">status</span><span class="p">)</span>
		<span class="n">disable_cs</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">spi</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tgl_spi</span> <span class="o">=</span> <span class="n">spi</span><span class="p">;</span>

	<span class="n">s3c64xx_spi_unmap_mssg</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">msg</span><span class="p">);</span>

	<span class="n">msg</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">status</span><span class="p">;</span>

	<span class="n">spi_finalize_current_message</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_prepare_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>

	<span class="cm">/* Acquire DMA channels */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">acquire_dma</span><span class="p">(</span><span class="n">sdd</span><span class="p">))</span>
		<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

	<span class="n">pm_runtime_get_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_unprepare_transfer</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="p">);</span>

	<span class="cm">/* Free DMA channels */</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">release</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">ch</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s3c64xx_spi_dma_client</span><span class="p">);</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">ops</span><span class="o">-&gt;</span><span class="n">release</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">ch</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">s3c64xx_spi_dma_client</span><span class="p">);</span>

	<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Here we only check the validity of requested configuration</span>
<span class="cm"> * and save the configuration in a local data-structure.</span>
<span class="cm"> * The controller is actually configured only just before we</span>
<span class="cm"> * get a message to transfer.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">spi_device</span> <span class="o">*</span><span class="n">spi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_csinfo</span> <span class="o">*</span><span class="n">cs</span> <span class="o">=</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">controller_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_message</span> <span class="o">*</span><span class="n">msg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cs</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">cs</span><span class="o">-&gt;</span><span class="n">set_level</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;No CS for SPI(%d)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">chip_select</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">);</span>
	<span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">msg</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="n">queue</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Is some mssg is already queued for this device */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">msg</span><span class="o">-&gt;</span><span class="n">spi</span> <span class="o">==</span> <span class="n">spi</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;setup: attempt while mssg in queue!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">!=</span> <span class="mi">8</span>
			<span class="o">&amp;&amp;</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">!=</span> <span class="mi">16</span>
			<span class="o">&amp;&amp;</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span> <span class="o">!=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;setup: %dbits/wrd not supported!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
							<span class="n">spi</span><span class="o">-&gt;</span><span class="n">bits_per_word</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">setup_exit</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pm_runtime_get_sync</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="cm">/* Check if we can provide the requested rate */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">clk_from_cmu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">psr</span><span class="p">,</span> <span class="n">speed</span><span class="p">;</span>

		<span class="cm">/* Max possible */</span>
		<span class="n">speed</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">/</span> <span class="p">(</span><span class="mi">0</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span> <span class="o">&gt;</span> <span class="n">speed</span><span class="p">)</span>
			<span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span> <span class="o">=</span> <span class="n">speed</span><span class="p">;</span>

		<span class="n">psr</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">/</span> <span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">psr</span> <span class="o">&amp;=</span> <span class="n">S3C64XX_SPI_PSR_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">psr</span> <span class="o">==</span> <span class="n">S3C64XX_SPI_PSR_MASK</span><span class="p">)</span>
			<span class="n">psr</span><span class="o">--</span><span class="p">;</span>

		<span class="n">speed</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">/</span> <span class="p">(</span><span class="n">psr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span> <span class="o">&lt;</span> <span class="n">speed</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">psr</span><span class="o">+</span><span class="mi">1</span> <span class="o">&lt;</span> <span class="n">S3C64XX_SPI_PSR_MASK</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">psr</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
				<span class="k">goto</span> <span class="n">setup_exit</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>

		<span class="n">speed</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span> <span class="o">/</span> <span class="p">(</span><span class="n">psr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span> <span class="o">&gt;=</span> <span class="n">speed</span><span class="p">)</span>
			<span class="n">spi</span><span class="o">-&gt;</span><span class="n">max_speed_hz</span> <span class="o">=</span> <span class="n">speed</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

<span class="nl">setup_exit:</span>

	<span class="cm">/* setup() returns with device de-selected */</span>
	<span class="n">disable_cs</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">spi</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">s3c64xx_spi_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">spi</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">master</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PENDING_CLR</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">&amp;=</span> <span class="n">S3C64XX_SPI_PND_RX_OVERRUN_CLR</span> <span class="o">|</span>
		<span class="n">S3C64XX_SPI_PND_RX_UNDERRUN_CLR</span> <span class="o">|</span>
		<span class="n">S3C64XX_SPI_PND_TX_OVERRUN_CLR</span> <span class="o">|</span>
		<span class="n">S3C64XX_SPI_PND_TX_UNDERRUN_CLR</span><span class="p">;</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PENDING_CLR</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">S3C64XX_SPI_PND_RX_OVERRUN_CLR</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;RX overrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">S3C64XX_SPI_PND_RX_UNDERRUN_CLR</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;RX underrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">S3C64XX_SPI_PND_TX_OVERRUN_CLR</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX overrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">val</span> <span class="o">&amp;</span> <span class="n">S3C64XX_SPI_PND_TX_UNDERRUN_CLR</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">spi</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;TX underrun</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">s3c64xx_spi_hwinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">,</span> <span class="kt">int</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">regs</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">S3C64XX_SPI_DEACT</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>

	<span class="cm">/* Disable Interrupts - we use Polling if not DMA mode */</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_INT_EN</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">clk_from_cmu</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">src_clk_nr</span> <span class="o">&lt;&lt;</span> <span class="n">S3C64XX_SPI_CLKSEL_SRCSHFT</span><span class="p">,</span>
				<span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_CLK_CFG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PACKET_CNT</span><span class="p">);</span>

	<span class="cm">/* Clear any irq pending bits */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PENDING_CLR</span><span class="p">),</span>
				<span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_PENDING_CLR</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_SWAP_CFG</span><span class="p">);</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">S3C64XX_SPI_MODE_4BURST</span><span class="p">;</span>
	<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">S3C64XX_SPI_MAX_TRAILCNT</span> <span class="o">&lt;&lt;</span> <span class="n">S3C64XX_SPI_TRAILCNT_OFF</span><span class="p">);</span>
	<span class="n">val</span> <span class="o">|=</span> <span class="p">(</span><span class="n">S3C64XX_SPI_TRAILCNT</span> <span class="o">&lt;&lt;</span> <span class="n">S3C64XX_SPI_TRAILCNT_OFF</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_MODE_CFG</span><span class="p">);</span>

	<span class="n">flush_fifo</span><span class="p">(</span><span class="n">sdd</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c64xx_spi_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">resource</span>	<span class="o">*</span><span class="n">mem_res</span><span class="p">,</span> <span class="o">*</span><span class="n">dmatx_res</span><span class="p">,</span> <span class="o">*</span><span class="n">dmarx_res</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">,</span> <span class="n">irq</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">clk_name</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;Invalid platform device id-%d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;platform_data missing!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sci</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>

	<span class="cm">/* Check for availability of necessary resource */</span>

	<span class="n">dmatx_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmatx_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to get SPI-Tx dma resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dmarx_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_DMA</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dmarx_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to get SPI-Rx dma resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mem_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mem_res</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to get SPI MEM resource</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">irq</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">irq</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to get IRQ: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">irq</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">master</span> <span class="o">=</span> <span class="n">spi_alloc_master</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">master</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to allocate SPI Master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">master</span><span class="p">);</span>

	<span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">master</span> <span class="o">=</span> <span class="n">master</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span> <span class="o">=</span> <span class="n">sci</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">sfr_start</span> <span class="o">=</span> <span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">dmach</span> <span class="o">=</span> <span class="n">dmatx_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">dmach</span> <span class="o">=</span> <span class="n">dmarx_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">;</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">direction</span> <span class="o">=</span> <span class="n">DMA_DEV_TO_MEM</span><span class="p">;</span>

	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_bpw</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>

	<span class="n">master</span><span class="o">-&gt;</span><span class="n">bus_num</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">setup</span> <span class="o">=</span> <span class="n">s3c64xx_spi_setup</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">prepare_transfer_hardware</span> <span class="o">=</span> <span class="n">s3c64xx_spi_prepare_transfer</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">transfer_one_message</span> <span class="o">=</span> <span class="n">s3c64xx_spi_transfer_one_message</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">unprepare_transfer_hardware</span> <span class="o">=</span> <span class="n">s3c64xx_spi_unprepare_transfer</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span> <span class="o">=</span> <span class="n">sci</span><span class="o">-&gt;</span><span class="n">num_cs</span><span class="p">;</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">dma_alignment</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="cm">/* the spi-&gt;mode bits understood by this driver: */</span>
	<span class="n">master</span><span class="o">-&gt;</span><span class="n">mode_bits</span> <span class="o">=</span> <span class="n">SPI_CPOL</span> <span class="o">|</span> <span class="n">SPI_CPHA</span> <span class="o">|</span> <span class="n">SPI_CS_HIGH</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">request_mem_region</span><span class="p">(</span><span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
			<span class="n">resource_size</span><span class="p">(</span><span class="n">mem_res</span><span class="p">),</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">)</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Req mem region failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err0</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem_res</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to remap IO</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENXIO</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sci</span><span class="o">-&gt;</span><span class="n">cfg_gpio</span> <span class="o">==</span> <span class="nb">NULL</span> <span class="o">||</span> <span class="n">sci</span><span class="o">-&gt;</span><span class="n">cfg_gpio</span><span class="p">(</span><span class="n">pdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to config gpio</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup clocks */</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;spi&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Unable to acquire clock &#39;spi&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t enable clock &#39;spi&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err4</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sprintf</span><span class="p">(</span><span class="n">clk_name</span><span class="p">,</span> <span class="s">&quot;spi_busclk%d&quot;</span><span class="p">,</span> <span class="n">sci</span><span class="o">-&gt;</span><span class="n">src_clk_nr</span><span class="p">);</span>
	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">clk_name</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Unable to acquire clock &#39;%s&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk_name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err5</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Couldn&#39;t enable clock &#39;%s&#39;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk_name</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err6</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Setup Deufult Mode */</span>
	<span class="n">s3c64xx_spi_hwinit</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">init_completion</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">xfer_completion</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">s3c64xx_spi_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;spi-s3c64xx&quot;</span><span class="p">,</span> <span class="n">sdd</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to request IRQ %d: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">irq</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err7</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">writel</span><span class="p">(</span><span class="n">S3C64XX_SPI_INT_RX_OVERRUN_EN</span> <span class="o">|</span> <span class="n">S3C64XX_SPI_INT_RX_UNDERRUN_EN</span> <span class="o">|</span>
	       <span class="n">S3C64XX_SPI_INT_TX_OVERRUN_EN</span> <span class="o">|</span> <span class="n">S3C64XX_SPI_INT_TX_UNDERRUN_EN</span><span class="p">,</span>
	       <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_INT_EN</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">spi_register_master</span><span class="p">(</span><span class="n">master</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;cannot register SPI master</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err8</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Samsung SoC SPI Driver loaded for Bus SPI-%d &quot;</span>
					<span class="s">&quot;with %d Slaves attached</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">master</span><span class="o">-&gt;</span><span class="n">num_chipselect</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;</span><span class="se">\t</span><span class="s">IOmem=[0x%x-0x%x]</span><span class="se">\t</span><span class="s">DMA=[Rx-%d, Tx-%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">end</span><span class="p">,</span> <span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span>
					<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">rx_dma</span><span class="p">.</span><span class="n">dmach</span><span class="p">,</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">tx_dma</span><span class="p">.</span><span class="n">dmach</span><span class="p">);</span>

	<span class="n">pm_runtime_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err8:</span>
	<span class="n">free_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">sdd</span><span class="p">);</span>
<span class="nl">err7:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
<span class="nl">err6:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
<span class="nl">err5:</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">err4:</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
<span class="nl">err3:</span>
<span class="nl">err2:</span>
	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>
<span class="nl">err1:</span>
	<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem_res</span><span class="p">));</span>
<span class="nl">err0:</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">resource</span>	<span class="o">*</span><span class="n">mem_res</span><span class="p">;</span>

	<span class="n">pm_runtime_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spi_unregister_master</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span> <span class="o">+</span> <span class="n">S3C64XX_SPI_INT_EN</span><span class="p">);</span>

	<span class="n">free_irq</span><span class="p">(</span><span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">),</span> <span class="n">sdd</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">iounmap</span><span class="p">((</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">mem_res</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mem_res</span> <span class="o">!=</span> <span class="nb">NULL</span><span class="p">)</span>
		<span class="n">release_mem_region</span><span class="p">(</span><span class="n">mem_res</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem_res</span><span class="p">));</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="n">spi_master_put</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">spi_master_suspend</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="cm">/* Disable the clock */</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cur_speed</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="cm">/* Output Clock is stopped */</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">to_platform_device</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_info</span> <span class="o">*</span><span class="n">sci</span> <span class="o">=</span> <span class="n">sdd</span><span class="o">-&gt;</span><span class="n">cntrlr_info</span><span class="p">;</span>

	<span class="n">sci</span><span class="o">-&gt;</span><span class="n">cfg_gpio</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="cm">/* Enable the clock */</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="n">s3c64xx_spi_hwinit</span><span class="p">(</span><span class="n">sdd</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="n">spi_master_resume</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_PM_RUNTIME</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>
	<span class="n">clk_disable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">s3c64xx_spi_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">spi_master</span> <span class="o">*</span><span class="n">master</span> <span class="o">=</span> <span class="n">spi_master_get</span><span class="p">(</span><span class="n">dev_get_drvdata</span><span class="p">(</span><span class="n">dev</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">s3c64xx_spi_driver_data</span> <span class="o">*</span><span class="n">sdd</span> <span class="o">=</span> <span class="n">spi_master_get_devdata</span><span class="p">(</span><span class="n">master</span><span class="p">);</span>

	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">src_clk</span><span class="p">);</span>
	<span class="n">clk_enable</span><span class="p">(</span><span class="n">sdd</span><span class="o">-&gt;</span><span class="n">clk</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM_RUNTIME */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">s3c64xx_spi_pm</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">SET_SYSTEM_SLEEP_PM_OPS</span><span class="p">(</span><span class="n">s3c64xx_spi_suspend</span><span class="p">,</span> <span class="n">s3c64xx_spi_resume</span><span class="p">)</span>
	<span class="n">SET_RUNTIME_PM_OPS</span><span class="p">(</span><span class="n">s3c64xx_spi_runtime_suspend</span><span class="p">,</span>
			   <span class="n">s3c64xx_spi_runtime_resume</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">s3c64xx_spi_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;s3c64xx-spi&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pm</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">s3c64xx_spi_pm</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">remove</span> <span class="o">=</span> <span class="n">s3c64xx_spi_remove</span><span class="p">,</span>
<span class="p">};</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:s3c64xx-spi&quot;</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">s3c64xx_spi_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c64xx_spi_driver</span><span class="p">,</span> <span class="n">s3c64xx_spi_probe</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">s3c64xx_spi_init</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">s3c64xx_spi_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">platform_driver_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">s3c64xx_spi_driver</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">s3c64xx_spi_exit</span><span class="p">);</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Jaswinder Singh &lt;jassi.brar@samsung.com&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;S3C64XX SPI Controller Driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
