Release 12.2 Map M.63c (nt64)
Xilinx Mapping Report File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.52 $
Mapped Date    : Thu Dec 13 11:17:02 2012

Design Summary
--------------
Number of errors:      0
Number of warnings:   17
Slice Logic Utilization:
  Number of Slice Registers:                 5,114 out of  69,120    7%
    Number used as Flip Flops:               5,094
    Number used as Latch-thrus:                 20
  Number of Slice LUTs:                      4,169 out of  69,120    6%
    Number used as logic:                    3,988 out of  69,120    5%
      Number using O6 output only:           3,770
      Number using O5 output only:              72
      Number using O5 and O6:                  146
    Number used as Memory:                     166 out of  17,920    1%
      Number used as Dual Port RAM:             64
        Number using O5 and O6:                 64
      Number used as Shift Register:           102
        Number using O6 output only:           101
        Number using O5 output only:             1
    Number used as exclusive route-thru:        15
  Number of route-thrus:                        92
    Number using O6 output only:                85
    Number using O5 output only:                 5
    Number using O5 and O6:                      2

Slice Logic Distribution:
  Number of occupied Slices:                 2,546 out of  17,280   14%
  Number of LUT Flip Flop pairs used:        6,819
    Number with an unused Flip Flop:         1,705 out of   6,819   25%
    Number with an unused LUT:               2,650 out of   6,819   38%
    Number of fully used LUT-FF pairs:       2,464 out of   6,819   36%
    Number of unique control sets:             463
    Number of slice register sites lost
      to control set restrictions:           1,000 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       130 out of     640   20%
    Number of LOCed IOBs:                      129 out of     130   99%
    IOB Flip Flops:                            280

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      13 out of     148    8%
    Number using BlockRAM only:                 13
    Total primitives used:
      Number of 36k BlockRAM used:              13
    Total Memory used (KB):                    468 out of   5,328    8%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of IDELAYCTRLs:                         3 out of      22   13%
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DSP48Es:                             3 out of      64    4%
  Number of PLL_ADVs:                            1 out of       6   16%

Average Fanout of Non-Clock Nets:                3.40

Peak Memory Usage:  704 MB
Total REAL time to MAP completion:  3 mins 22 secs 
Total CPU time to MAP completion:   3 mins 4 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Security:40 - Your license for 'ISE' expires in 2 days.
WARNING:Security:42 - Your software subscription period has lapsed. Your current
version of Xilinx tools will continue to function, but you no longer qualify for
Xilinx software updates or new releases.
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_0
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_0_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_1
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_1_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_2
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_2_REGCLKBL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBU connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   lmb_bram/lmb_bram/ramb36_3
   of frag REGCLKBL connected to power/ground net
   lmb_bram/lmb_bram/ramb36_3_REGCLKBL_tiesig
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18



Section 3 - Informational
-------------------------
INFO:Map:220 - The command line option -timing is automatically supported for
   this architecture. Therefore, it is not necessary to specify this option.
INFO:Security:56 - Part 'xc5vlx110t' is not a WebPack part.
INFO:Security:66 - Your license for 'ISE' is for evaluation use only.
INFO:LIT:243 - Logical network N100 has no load.
INFO:LIT:243 - Logical network N101 has no load.
INFO:LIT:243 - Logical network N102 has no load.
INFO:LIT:243 - Logical network N103 has no load.
INFO:LIT:243 - Logical network N104 has no load.
INFO:LIT:243 - Logical network N105 has no load.
INFO:LIT:243 - Logical network N106 has no load.
INFO:LIT:243 - Logical network N107 has no load.
INFO:LIT:243 - Logical network N108 has no load.
INFO:LIT:243 - Logical network N109 has no load.
INFO:LIT:243 - Logical network N110 has no load.
INFO:LIT:243 - Logical network N111 has no load.
INFO:LIT:243 - Logical network N112 has no load.
INFO:LIT:243 - Logical network N113 has no load.
INFO:LIT:243 - Logical network N114 has no load.
INFO:LIT:243 - Logical network N115 has no load.
INFO:LIT:243 - Logical network N116 has no load.
INFO:LIT:243 - Logical network N117 has no load.
INFO:LIT:243 - Logical network N118 has no load.
INFO:LIT:243 - Logical network N119 has no load.
INFO:LIT:243 - Logical network N120 has no load.
INFO:LIT:243 - Logical network N121 has no load.
INFO:LIT:243 - Logical network N122 has no load.
INFO:LIT:243 - Logical network N123 has no load.
INFO:LIT:243 - Logical network N124 has no load.
INFO:LIT:243 - Logical network N125 has no load.
INFO:LIT:243 - Logical network N126 has no load.
INFO:LIT:243 - Logical network N127 has no load.
INFO:LIT:243 - Logical network N128 has no load.
INFO:LIT:243 - Logical network N129 has no load.
INFO:LIT:243 - Logical network N130 has no load.
INFO:LIT:243 - Logical network N131 has no load.
INFO:LIT:243 - Logical network N132 has no load.
INFO:LIT:243 - Logical network N133 has no load.
INFO:LIT:243 - Logical network N134 has no load.
INFO:LIT:243 - Logical network N135 has no load.
INFO:LIT:243 - Logical network N136 has no load.
INFO:LIT:243 - Logical network N137 has no load.
INFO:LIT:243 - Logical network N138 has no load.
INFO:LIT:243 - Logical network N139 has no load.
INFO:LIT:243 - Logical network N140 has no load.
INFO:LIT:243 - Logical network N141 has no load.
INFO:LIT:243 - Logical network N142 has no load.
INFO:LIT:243 - Logical network N143 has no load.
INFO:LIT:243 - Logical network N144 has no load.
INFO:LIT:243 - Logical network N145 has no load.
INFO:LIT:243 - Logical network N146 has no load.
INFO:LIT:243 - Logical network N147 has no load.
INFO:LIT:243 - Logical network N148 has no load.
INFO:LIT:243 - Logical network N149 has no load.
INFO:LIT:243 - Logical network N150 has no load.
INFO:LIT:243 - Logical network N151 has no load.
INFO:LIT:243 - Logical network N152 has no load.
INFO:LIT:243 - Logical network N153 has no load.
INFO:LIT:243 - Logical network N154 has no load.
INFO:LIT:243 - Logical network N155 has no load.
INFO:LIT:243 - Logical network N156 has no load.
INFO:LIT:243 - Logical network N157 has no load.
INFO:LIT:243 - Logical network N158 has no load.
INFO:LIT:243 - Logical network N159 has no load.
INFO:LIT:243 - Logical network N160 has no load.
INFO:LIT:243 - Logical network N161 has no load.
INFO:LIT:243 - Logical network N162 has no load.
INFO:LIT:243 - Logical network N163 has no load.
INFO:LIT:243 - Logical network N164 has no load.
INFO:LIT:243 - Logical network N165 has no load.
INFO:LIT:243 - Logical network N166 has no load.
INFO:LIT:243 - Logical network N167 has no load.
INFO:LIT:243 - Logical network N168 has no load.
INFO:LIT:243 - Logical network N169 has no load.
INFO:LIT:243 - Logical network N170 has no load.
INFO:LIT:243 - Logical network N171 has no load.
INFO:LIT:243 - Logical network N172 has no load.
INFO:LIT:243 - Logical network N173 has no load.
INFO:LIT:243 - Logical network N174 has no load.
INFO:LIT:243 - Logical network N175 has no load.
INFO:LIT:243 - Logical network N176 has no load.
INFO:LIT:243 - Logical network N177 has no load.
INFO:LIT:243 - Logical network N178 has no load.
INFO:LIT:243 - Logical network N179 has no load.
INFO:LIT:243 - Logical network ilmb_LMB_ReadStrobe has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MBusy<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MIRQ<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<100> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<101> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<102> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<103> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<104> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<105> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<106> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<107> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<108> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<109> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<110> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<111> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<112> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<113> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<114> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<115> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<116> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<117> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<118> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<119> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<120> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<121> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<122> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<123> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<124> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<125> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<126> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<127> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<32> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<33> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<34> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdDBus<35> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRdWdAddr<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MRearbitrate<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MSSize<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrBTerm<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_MWrErr<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_TAttribute<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<10> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<11> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<12> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<13> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<14> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<15> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<16> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<17> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<18> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<19> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<20> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<21> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<22> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<23> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<24> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<25> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<26> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<27> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<28> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<29> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<2> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<30> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<31> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<3> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<4> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<5> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<6> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<7> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<8> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_UABus<9> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_busLock has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_lockErr has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdBurst has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_rdPrim<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrBurst has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<0> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendPri<1> has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPendReq has no load.
INFO:LIT:243 - Logical network mb_plb_PLB_wrPrim<0> has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Write has no
   load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Access has
   no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken has no
   load.
INFO:LIT:243 - Logical network microblaze_0/Trace_MB_Halted has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Read has no
   load.
INFO:LIT:243 - Logical network microblaze_0/Trace_Valid_Instr has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Write_Value<31> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30> has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31> has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<0>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<1>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<2>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<3>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<4>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<5>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<6>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<7>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<8>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<9>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<10>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<11>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<12>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<13>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<14>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<15>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<16>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<17>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<18>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<19>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<20>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<21>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<22>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<23>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<24>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<25>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<26>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<27>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<28>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<29>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<30>
   has no load.
INFO:LIT:243 - Logical network microblaze_0/microblaze_0/Trace_Data_Address<31>
   has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA
   _Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PC
   MP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage
   /Using_FPGA.MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC
   [0].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network mb_plb/Bus_Error_Det has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<0> has no load.
INFO:LIT:243 - Logical network mb_plb/MPLB_Rst<1> has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO
   _RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO
   has no load.
INFO:LIT:243 - Logical network DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone has no
   load.
INFO:LIT:243 - Logical network DDR2_SDRAM/MPMC_Idelayctrl_Rdy_O has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0
   ].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>
   has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/inst
   antiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q has no
   load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_repl
   icate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpm
   c_srl_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl
   _dp_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_dela
   y_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network
   DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_C
   trl_Periodic_Rd_Mask/gen_delay_2plus.SRL16_0/Q has no load.
INFO:LIT:243 - Logical network mdm_0/Interrupt has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_RESET has no load.
INFO:LIT:243 - Logical network mdm_0/Ext_JTAG_SEL has no load.
INFO:LIT:243 - Logical network mdm_0/bscan_drck1 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0 has no load.
INFO:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
INFO:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt has no load.
INFO:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
INFO:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:950 - SAVE has been detected on block
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io
   /gen_odt_ddr2.gen_odt_rep[0].gen_odt[0].u_ff_odt"
INFO:MapLib:950 - SAVE has been detected on block
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io
   /gen_odt_ddr2.gen_odt_rep[1].gen_odt[0].u_ff_odt"
INFO:MapLib:950 - SAVE has been detected on block
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io
   /gen_cke[0].u_ff_cke"
INFO:MapLib:950 - SAVE has been detected on block
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io
   /gen_cke[1].u_ff_cke"
INFO:MapLib:950 - SAVE has been detected on block
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io
   /gen_cs_n[0].gen_cs_n[0]..u_ff_cs_n"
INFO:MapLib:950 - SAVE has been detected on block
   "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io
   /gen_cs_n[1].gen_cs_n[0]..u_ff_cs_n"
INFO:MapLib:856 - PLL_ADV
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
   CLKIN2 pin was disconnected because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV
   clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 130 IOs, 129 are locked
   and 1 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 951 block(s) removed
 139 block(s) optimized away
 972 signal(s) removed
 331 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "ilmb_LMB_ReadStrobe" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ib_fetch_i_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MBusy<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_0_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<4>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001" (ROM) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_pipe<0>" is loadless and has been
removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_pipe_0" (SFF) removed.
        The signal "mb_plb_PLB_masterID" is loadless and has been removed.
         Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_masterID_0"
(SFF) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe_0_or0000" is loadless and
has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe_0_or00001" (ROM) removed.
      The signal "DDR2_SDRAM/N647" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or000011_SW0" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe<0>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_wr_pipe_0" (SFF) removed.
          The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_inv" is loadless and has been
removed.
           Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_wr_busy_inv1" (ROM) removed.
      The signal "DDR2_SDRAM/N648" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or000011_SW1" (ROM) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/N14" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or000021" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy" (SFF) removed.
      The signal "DDR2_SDRAM/N608" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001_SW0" (MUX) removed.
        The signal "DDR2_SDRAM/N982" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001_SW0_F" (ROM) removed.
          The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_rd_pipe<0>" is loadless and has been
removed.
           Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_masterid_rd_pipe_0" (SFF) removed.
            The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_inv" is loadless and has been
removed.
             Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/addr_rd_busy_inv1_INV_0" (BUF) removed.
          The signal "DDR2_SDRAM/N865" is loadless and has been removed.
           Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_reg_or000021_SW3" (ROM) removed.
        The signal "DDR2_SDRAM/N983" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or00001_SW0_G" (ROM) removed.
        The signal "DDR2_SDRAM/N866" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sa_act_reg_or000021_SW4" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<8>" is loadless and has been removed.
   Loadless block
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<10>" is loadless and has been removed.
   Loadless block
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
       Loadless block "xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
        The signal
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001"
(ROM) removed.
      The signal "RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>"
is loadless and has been removed.
       Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0" (SFF)
removed.
        The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>" is
loadless and has been removed.
         Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
  The signal "mb_plb_Sl_MBusy<2>" is loadless and has been removed.
   Loadless block "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0"
(SFF) removed.
    The signal
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and0000" is
loadless and has been removed.
     Loadless block
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_0_and00001" (ROM)
removed.
      The signal "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id<0>" is
loadless and has been removed.
       Loadless block "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/master_id_0"
(SFF) removed.
        The signal "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg<0>"
is loadless and has been removed.
         Loadless block
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_masterid_reg_0" (SFF)
removed.
The signal "mb_plb_PLB_MBusy<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MBUSY_OR/Y_1_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<5>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_rstpot" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_rstpot" (ROM) removed.
      The signal "DDR2_SDRAM/N650" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or000011_SW2" (ROM) removed.
      The signal "DDR2_SDRAM/N651" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_0_or000011_SW3" (ROM) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or000011" is loadless and has been
removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or000011" (MUX) removed.
        The signal "DDR2_SDRAM/N980" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or000011_F" (ROM) removed.
        The signal "DDR2_SDRAM/N981" is loadless and has been removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/sl_mbusy_i_1_or000011_G" (ROM) removed.
  The signal "mb_plb_Sl_MBusy<9>" is loadless and has been removed.
   Loadless block
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<11>" is loadless and has been removed.
   Loadless block
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001"
(ROM) removed.
  The signal "mb_plb_Sl_MBusy<3>" is loadless and has been removed.
   Loadless block "LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1"
(SFF) removed.
    The signal
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and0000" is
loadless and has been removed.
     Loadless block
"LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mbusy_i_1_and00001" (ROM)
removed.
The signal "mb_plb_PLB_MIRQ<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MIRQ<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MIRQ_OR/Y_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm_0_and0
0001" (ROM) removed.
  The signal "mb_plb/PLB_SrdBTerm" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBTERM_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRdBTerm_1_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MRdDBus<100>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_36_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<164>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_36" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<36>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_36" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<36>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<36>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<36>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_36" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<101>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_37_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<165>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_37" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<37>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_37" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<37>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<37>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<37>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_37" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<102>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_38_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<166>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_38" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<38>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_38" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<38>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<38>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<38>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_38" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<103>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_39_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<167>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_39" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<39>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_39" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<39>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<39>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<39>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_39" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<104>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_40_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<168>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_40" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<40>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_40" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<40>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<40>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<40>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_40" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<105>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_41_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<169>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_41" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<41>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_41" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<41>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<41>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<41>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_41" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<106>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_42_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<170>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_42" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<42>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_42" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<42>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<42>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<42>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_42" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<107>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_43_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<171>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_43" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<43>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_43" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<43>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<43>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<43>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_43" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<108>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_44_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<172>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_44" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<44>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_44" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<44>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<44>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<44>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_44" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<109>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_45_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<173>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_45" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<45>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_45" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<45>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<45>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<45>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_45" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<110>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_46_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<174>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_46" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<46>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_46" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<46>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<46>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<46>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_46" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<111>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_47_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<175>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_47" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<47>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_47" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<47>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<47>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<47>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_47" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<112>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_48_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<176>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_48" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<48>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_48" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<48>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<48>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<48>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_48" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<113>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_49_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<177>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_49" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<49>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_49" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<49>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<49>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<49>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_49" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<114>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_50_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<178>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_50" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<50>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_50" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<50>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<50>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<50>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_50" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<115>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_51_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<179>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_51" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<51>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_51" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<51>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<51>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<51>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_51" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<116>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_52_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<180>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_52" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<52>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_52" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<52>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<52>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<52>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_52" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<117>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_53_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<181>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_53" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<53>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_53" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<53>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<53>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<53>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_53" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<118>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_54_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<182>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_54" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<54>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_54" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<54>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<54>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<54>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_54" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<119>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_55_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<183>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_55" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<55>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_55" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<55>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<55>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<55>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_55" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<120>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_56_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<184>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_56" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<56>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_56" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<56>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<56>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<56>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_56" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<121>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_57_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<185>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_57" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<57>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_57" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<57>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<57>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<57>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_57" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<122>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_58_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<186>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_58" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<58>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_58" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<58>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<58>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<58>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_58" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<123>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_59_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<187>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_59" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<59>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_59" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<59>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<59>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<59>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_59" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<124>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_60_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<188>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_60" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<60>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_60" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<60>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<60>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<60>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_60" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<125>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_61_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<189>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_61" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<61>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_61" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<61>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<61>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<61>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_61" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<126>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_62_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<190>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_62" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<62>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_62" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<62>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<62>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<62>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_62" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<127>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_63_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<191>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_63" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<63>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_63" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<63>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<63>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<63>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_63" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<32>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_32_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<160>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_32" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<32>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_32" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<32>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<32>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<32>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_32" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<33>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_33_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<161>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_33" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<33>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_33" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<33>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<33>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<33>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_33" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<34>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_34_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<162>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_34" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<34>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_34" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<34>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<34>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<34>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_34" (SFF) removed.
The signal "mb_plb_PLB_MRdDBus<35>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR/Y_35_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_rdDBus<163>" is loadless and has been removed.
   Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/Sl_rdDBus_to_plb_35" (SFF) removed.
    The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg<35>" is loadless and has been
removed.
     Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_plb_rd_dreg_35" (SFF) removed.
      The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<35>" is loadless and has been removed.
       Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus<35>1" (ROM) removed.
        The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg<35>" is loadless and has been
removed.
         Loadless block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_READ_MODULE/sig_sl_rddbus_reg_35" (SFF) removed.
The signal "mb_plb_PLB_MRdErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_0_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0" (SFF)
removed.
    The signal "RS232_Uart_1/RS232_Uart_1/ip2bus_error" is loadless and has been
removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/ip2bus_error1" (ROM)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdErr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MRDERR_OR/Y_1_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MRdErr<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MRdWdAddr<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_1_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_2_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRdWdAddr<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDWDADDR_OR/Y_3_or00001" (ROM)
removed.
The signal "mb_plb_PLB_MRearbitrate<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate_0_
and00001" (ROM) removed.
The signal "mb_plb_PLB_MRearbitrate<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MRearbitrate_1_
and00001" (ROM) removed.
The signal "mb_plb_PLB_MSSize<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_0_mux000
01" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<0>" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MSSize<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_1_mux000
01" (ROM) removed.
  The signal "mb_plb/PLB_Sssize<1>" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/SSIZE_OR/Y_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MSSize<2>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_2_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MSSize<3>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MSSize_3_mux000
01" (ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_0_and0
0001" (ROM) removed.
  The signal "mb_plb/PLB_SwrBTerm" is loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRBTERM_OR/Y_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MWrBTerm<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_MWrBTerm_1_and0
0001" (ROM) removed.
The signal "mb_plb_PLB_MWrErr<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_0_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<0>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_MWrErr<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/MWRERR_OR/Y_1_or00001"
(ROM) removed.
  The signal "mb_plb_Sl_MWrErr<1>" is loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1" (SFF)
removed.
    The signal
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or0000" is
loadless and has been removed.
     Loadless block
"RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<0>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<10>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout9_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<11>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout10_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<12>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout11_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<13>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout12_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<14>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout13_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<15>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout14_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_TAttribute<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<1>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<2>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout1_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<3>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout2_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<4>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<5>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<6>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<7>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<8>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout7_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_TAttribute<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_TAttribute_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_tattribute_i<9>" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBCMPRS_MUX/lutout8_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_0" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<0>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<10>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_10" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<10>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout9_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<11>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_11" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<11>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout10_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<12>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_12" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<12>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout11_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<13>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_13" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<13>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout12_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<14>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_14" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<14>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout13_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<15>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_15" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<15>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout14_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<16>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_16" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<16>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout15_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<17>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_17" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<17>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout16_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<18>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_18" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<18>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout17_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<19>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_19" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<19>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout18_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_1" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<1>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout0_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<20>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_20" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<20>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout19_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<21>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_21" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<21>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout20_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<22>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_22" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<22>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout21_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<23>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_23" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<23>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout22_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<24>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_24" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<24>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout23_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<25>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_25" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<25>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout24_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<26>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_26" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<26>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout25_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<27>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_27" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<27>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout26_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<28>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_28" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<28>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout27_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<29>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_29" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<29>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout28_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<2>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_2" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<2>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout1_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<30>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_30" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<30>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout29_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<31>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_31" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<31>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout30_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_UABus<3>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_3" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<3>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout2_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<4>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_4" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<4>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout3_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<5>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_5" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<5>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout4_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<6>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_6" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<6>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout5_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<7>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_7" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<7>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout6_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<8>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_8" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<8>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout7_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_UABus<9>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_UABus_9" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_uabus_i<9>" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBUADDR_MUX/lutout8_0_or00001" (ROM)
removed.
The signal "mb_plb_PLB_busLock" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_i1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg"
(SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000" (ROM) removed.
      The signal "mb_plb/N2" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/plb_buslock_reg_an
d0000_SW0" (ROM) removed.
The signal "mb_plb_PLB_lockErr" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_lockErr" (SFF)
removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_lockerr_i" is loadless
and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBLOCKERR_MUX/lutout_0_or00001"
(ROM) removed.
The signal "mb_plb_PLB_rdBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_rdBurst_and0000
1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbPriRdBurstReg"
(SFF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdBurstIn"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbPriRdBurstIn1"
(ROM) removed.
      The signal "mb_plb/mb_plb/arbBurstReq" is loadless and has been removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdBurstReg"
is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdBurstReg"
(SFF) removed.
  The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i" is
loadless and has been removed.
   Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/plb_rdprimreg_i"
(SFF) removed.
    The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn" is loadless
and has been removed.
     Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrimIn1" (ROM)
removed.
The signal "mb_plb_PLB_rdPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri_0_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl3_n1" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_0" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<0>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout_0
_or00001" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecRdInProgPrio
rReg_1" (SFF) removed.
            The signal "mb_plb_PLB_reqPri<1>" is loadless and has been removed.
             Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_REQ_PRIOR/lutout0_
0_or00001" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl2_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
The signal "mb_plb_PLB_rdPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_rdP
endPri_1_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_RD_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_rd
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
RD_MUX1" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secrd_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECRD
_LVL/Lvl1_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_rd_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
RD_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
The signal "mb_plb_PLB_rdPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[2].I_MASTER_RD_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/RD_REQ_MA
STERS_MUXES[1].I_MASTER_RD_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/rd_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_RD_REQ_
MUX1" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecRdI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout1"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout0"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout01"
(ROM) removed.
The signal "mb_plb_PLB_rdPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/rdPrim1" (ROM)
removed.
The signal "mb_plb_PLB_wrBurst" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and0001
" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
" (ROM) removed.
      The signal "mb_plb/N8" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_and0000
_SW0" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_or0000"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/wrburst_rst_or00001
" (ROM) removed.
  The signal "mb_plb/N4" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/PLB_wrBurst_and0001
_SW0" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<0>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri_0_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL3_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl3_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL3_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl3_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl3_n1" (ROM) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<0>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_0" (SFF) removed.
          The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg<1>" is loadless and has been removed.
           Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/ArbSecWrInProgPrio
rReg_1" (SFF) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l3_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl3_n1" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL2_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl2_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL2_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl2_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl2_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l2_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl2_n1" (ROM) removed.
The signal "mb_plb_PLB_wrPendPri<1>" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/PLB_wrP
endPri_1_or00001" (ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<2>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[2].I_MASTER_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/LVL1_MA
STERS_WR_MUXES[1].I_MASTER_MUX" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/lvl1_wr
_mux<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_LVL1_
WR_MUX0" (MUX) removed.
        The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/secwr_l
vl1_n" is loadless and has been removed.
         Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/I_SECWR
_LVL/Lvl1_n1" (ROM) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<0>" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[0].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/m_wr_lv
l1_n<1>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_PRIOR/MASTER_
WR_LVLS[1].I_QUAL_MASTERS_PRIORITY/Lvl1_n1" (ROM) removed.
The signal "mb_plb_PLB_wrPendReq" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[2].I_MASTER_WR_REQ_MUX" (MUX) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<1>" is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/WR_REQ_MA
STERS_MUXES[1].I_MASTER_WR_REQ_MUX" (MUX) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/wr_req_mu
x<0>" is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/I_WR_REQ_
MUX0" (MUX) removed.
      The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n" is loadless and has been removed.
       Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/arbSecWrI
nProgReg_n1_INV_0" (BUF) removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout1"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout11"
(ROM) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout2"
is loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/I_PEND_REQ/lutout21"
(ROM) removed.
The signal "mb_plb_PLB_wrPrim<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/wrPrim1" (ROM)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write" (FF) removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" is
loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/MEM_DataBus_Write" (SFF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Access" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Access" (FF) removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken"
is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Jump_Taken" (SFF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0"
(SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0_or0000" is
loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/mem_jump_taken_0_or00001" (ROM)
removed.
      The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold<0>" is
loadless and has been removed.
       Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold_0"
(FF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold_0_rstpot" is
loadless and has been removed.
         Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_jump_hold_0_rstpot" (ROM)
removed.
The signal "microblaze_0/Trace_MB_Halted" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Dbg_State1"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Read" is loadless and has been
removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Read" (FF) removed.
The signal "microblaze_0/Trace_Valid_Instr" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Trace_WB_Valid_Instr_and00001"
(ROM) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<4>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<5>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<6>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<7>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<8>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<9>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<10>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<11>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<12>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<13>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<14>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<15>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<16>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<17>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<18>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<19>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<20>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<21>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<22>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<23>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<24>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<25>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<26>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<27>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<28>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<29>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<30>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Write_Value<31>" is loadless
and has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Write_Value_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<0>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<1>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<2>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Byte_Enable<3>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Byte_Enable_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<0>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_0" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<0>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_0" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<0>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_0" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<1>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_1" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<1>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_1" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<1>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_1" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<2>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_2" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<2>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_2" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<2>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_2" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<3>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_3" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<3>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_3" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<3>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_3" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<4>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_4" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<4>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_4" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<4>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_4" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<5>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_5" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<5>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_5" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<5>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_5" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<6>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_6" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<6>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_6" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<6>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_6" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<7>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_7" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<7>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_7" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<7>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_7" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<8>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_8" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<8>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_8" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<8>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_8" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<9>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_9" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<9>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_9" (FF)
removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<9>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_9" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<10>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_10" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<10>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_10"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<10>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_10" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<11>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_11" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<11>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_11"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<11>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_11" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<12>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_12" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<12>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_12"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<12>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_12" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<13>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_13" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<13>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_13"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<13>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_13" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<14>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_14" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<14>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_14"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<14>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_14" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<15>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_15" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<15>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_15"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<15>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_15" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<16>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_16" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<16>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_16"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<16>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_16" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<17>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_17" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<17>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_17"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<17>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_17" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<18>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_18" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<18>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_18"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<18>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_18" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<19>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_19" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<19>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_19"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<19>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_19" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<20>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_20" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<20>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_20"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<20>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_20" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<21>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_21" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<21>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_21"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<21>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_21" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<22>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_22" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<22>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_22"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<22>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_22" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<23>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_23" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<23>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_23"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<23>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_23" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<24>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_24" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<24>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_24"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<24>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_24" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<25>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_25" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<25>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_25"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<25>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_25" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<26>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_26" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<26>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_26"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<26>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_26" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<27>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_27" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<27>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_27"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<27>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_27" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<28>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_28" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<28>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_28"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<28>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_28" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<29>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_29" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<29>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_29"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<29>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_29" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<30>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_30" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<30>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_30"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<30>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_30" (FF)
removed.
The signal "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr<31>" is
loadless and has been removed.
 Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/wb_instr_31" (FF)
removed.
  The signal "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr<31>" is
loadless and has been removed.
   Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/mem_instr_31"
(FF) removed.
    The signal "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr<31>" is
loadless and has been removed.
     Loadless block "microblaze_0/microblaze_0/Performance.Decode_I/ex_instr_31" (FF)
removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<0>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_0" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<1>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_1" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<2>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_2" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<3>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_3" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<4>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_4" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<5>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_5" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<6>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_6" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<7>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_7" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<8>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_8" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<9>" is loadless and has
been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_9" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<10>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_10" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<11>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_11" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<12>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_12" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<13>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_13" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<14>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_14" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<15>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_15" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<16>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_16" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<17>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_17" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<18>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_18" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<19>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_19" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<20>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_20" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<21>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_21" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<22>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_22" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<23>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_23" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<24>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_24" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<25>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_25" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<26>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_26" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<27>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_27" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<28>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_28" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<29>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_29" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<30>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_30" (FF) removed.
The signal "microblaze_0/microblaze_0/Trace_Data_Address<31>" is loadless and
has been removed.
 Loadless block "microblaze_0/microblaze_0/Trace_Data_Address_31" (FF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/LO" is loadless and has been
removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I/O" is loadless and has been
removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_T
arget.Using_FPGA_LUT6.Gen_Ret_Addr[0].MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_1" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_2" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_2" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/LO" is loadless and
has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/MUXCY_L_BUF" (BUF)
removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2/O" is loadless and has
been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP
_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_2" (MUX) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_3" is loadless and has been removed.
     Loadless block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Is_PCMP_
0x_and00001_3" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[10].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I" (MUX) removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[0
].MUXCY_I" (MUX) removed.
The signal "mb_plb/Bus_Error_Det" is loadless and has been removed.
 Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/RISING_EDGE_GEN.INTERRU
PT_REFF_I" (SFF) removed.
  The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" is
loadless and has been removed.
   Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1" (SFF)
removed.
    The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1_not0001"
is loadless and has been removed.
     Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/PLB_INTR_I/wdtmtimeout_d1_not00011
_INV_0" (BUF) removed.
The signal "mb_plb/MPLB_Rst<0>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[0].I_MPLB_RST" (SFF) removed.
The signal "mb_plb/MPLB_Rst<1>" is loadless and has been removed.
 Loadless block "mb_plb/mb_plb/GEN_MPLB_RST[1].I_MPLB_RST" (SFF) removed.
The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" is loadless and
has been removed.
 Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt" (SFF)
removed.
  The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_and0000" is
loadless and has been removed.
   Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/Interrupt_and00001"
(ROM) removed.
    The signal "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre" is
loadless and has been removed.
     Loadless block "RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/tx_Buffer_Empty_Pre"
(SFF) removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/LO" is
loadless and has been removed.
 Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/MUXCY_L
_BUF" (BUF) removed.
  The signal
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I/O" is
loadless and has been removed.
   Loadless block
"RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_R
BU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[4].MUXCY_L_I" (MUX)
removed.
The signal "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone" is loadless and has been
removed.
 Loadless block "DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/InitDone" (FF) removed.
The signal "DDR2_SDRAM/MPMC_Idelayctrl_Rdy_O" is loadless and has been removed.
 Loadless block "DDR2_SDRAM/DDR2_SDRAM/idelay_ctrl_rdy_d1_and000011" (ROM)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<7>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<6>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<5>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<4>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<3>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<2>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<1>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].
gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0/PopParity_r<0>" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instan
tiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/Q" is
loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/Q" is loadless and has
been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_d
p_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_delay_2pl
us.SRL16_0/Q" is loadless and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctr
l_Periodic_Rd_Mask/gen_delay_2plus.SRL16_0/Q" is loadless and has been removed.
The signal "mdm_0/Interrupt" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Interrupt1" (ROM) removed.
  The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty_Pre" is loadless and has
been removed.
   Loadless block "mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.TX_Buffer_Empty_FDRE"
(SFF) removed.
    The signal "mdm_0/mdm_0/MDM_Core_I1/tx_Buffer_Empty" is loadless and has been
removed.
     Loadless block
"mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/TX_Buffer_Empty1_INV_0"
(BUF) removed.
The signal "mdm_0/Ext_JTAG_RESET" is loadless and has been removed.
The signal "mdm_0/Ext_JTAG_SEL" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/MDM_Core_I1/Ext_JTAG_SEL1" (ROM) removed.
The signal "mdm_0/bscan_drck1" is loadless and has been removed.
 Loadless block "mdm_0/mdm_0/BUFG_DRCK1" (CKBUF) removed.
  The signal "mdm_0/bscan_sel1" is loadless and has been removed.
   Loadless block "mdm_0/XST_GND" (ZERO) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" is loadless and
has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetsys_0" (FF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_or0000" is loadless and
has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Sys_or00001" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge" (SFF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge_not0001" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/sys_edge_not00011" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetchip_0" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" is loadless and has been
removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip" (SFF) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<2>" is loadless and
has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2" (FF) removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2_and0000" is
loadless and has been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_2_and00001" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<1>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1_not0001" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_1_not00011" (ROM)
removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec<0>" is loadless and
has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0" (SFF) removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0_not0001" is
loadless and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_dec_0_not00011" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0_or00001" is
loadless and has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_0_or000011"
(ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<1>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_1" (SFF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0_or0000" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_0_or00001" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" is loadless and
has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_not00011" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_not000111_INV_0" (BUF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2" is
loadless and has been removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_0_d3" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<3>" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_3" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int3" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<3>11" (ROM)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<0>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_0" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<0>11_INV_0"
(BUF) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_inv" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_0_inv1_INV_0"
(BUF) removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int<2>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/q_int_2" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int2" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<2>11" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int1" is
loadless and has been removed.
       Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_0/Mcount_q_int_xor<1>11" (ROM)
removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" is loadless
and has been removed.
 Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1" (SFF)
removed.
  The signal "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1_or00001" is
loadless and has been removed.
   Loadless block "proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1_or000011"
(ROM) removed.
    The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<1>" is loadless
and has been removed.
     Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_1" (SFF)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" is loadless and has
been removed.
       Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1" (FF) removed.
        The signal "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1_or0000" is loadless
and has been removed.
         Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_cnt_en_1_or00001" (ROM)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" is loadless and
has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_not00011" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_not000111_INV_0" (BUF)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d2" (FF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2" is
loadless and has been removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" is loadless
and has been removed.
             Loadless block "proc_sys_reset_0/proc_sys_reset_0/Core_Reset_Req_1_d3" (FF)
removed.
          The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<3>" is loadless
and has been removed.
           Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_3" (SFF)
removed.
            The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int3" is
loadless and has been removed.
             Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<3>11" (ROM)
removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<0>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_0" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<0>11_INV_0"
(BUF) removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_inv" is loadless
and has been removed.
                 Loadless block "proc_sys_reset_0/proc_sys_reset_0/core_req_edge_1_inv1_INV_0"
(BUF) removed.
              The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int<2>" is loadless
and has been removed.
               Loadless block "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/q_int_2" (SFF)
removed.
                The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int2" is
loadless and has been removed.
                 Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<2>11" (ROM)
removed.
      The signal "proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int1" is
loadless and has been removed.
       Loadless block
"proc_sys_reset_0/proc_sys_reset_0/CORE_RESET_1/Mcount_q_int_xor<1>11" (ROM)
removed.
The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt" is
loadless and has been removed.
 Loadless block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt"
(SFF) removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_and0000"
is loadless and has been removed.
   Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Interrupt_and00001" (ROM)
removed.
    The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/interrupt_reg" is
loadless and has been removed.
     Loadless block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/interrupt_reg"
(FF) removed.
      The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Reset_inv" is
loadless and has been removed.
       Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Reset_inv1_INV_0" (BUF)
removed.
      The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/interrupt_reg_or0000" is
loadless and has been removed.
       Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/interrupt_reg_or00001" (ROM)
removed.
The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCT
URAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCT
URAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCT
URAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUCT
URAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I" (MUX) removed.
The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDS
UB_GEN[32].MUXCY_I/LO" is loadless and has been removed.
 Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDS
UB_GEN[32].MUXCY_I/MUXCY_L_BUF" (BUF) removed.
  The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDS
UB_GEN[32].MUXCY_I/O" is loadless and has been removed.
   Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADDS
UB_GEN[32].MUXCY_I" (MUX) removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[1].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<1>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[2].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<2>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[3].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<3>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[4].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<4>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[5].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<5>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[6].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<6>" is loadless and has been removed.
Loadless block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[7].u_calib_rden_r" (SFF) removed.
 The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_srl_out<7>" is loadless and has been removed.
Loadless block "clock_generator_0/clock_generator_0/PLL0_CLKFBOUT_BUFG_INST"
(CKBUF) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><2><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[2].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001_1" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001_1" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011_1" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011_1" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021_1" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021_1" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031_1" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031_1" (ROM) removed.
Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[6].MUXES" (MUX)
removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><5>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[5].MUXES" (MUX)
removed.
   The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><4>" is loadless and has been removed.
    Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[4].MUXES" (MUX)
removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><3>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[3].MUXES" (MUX)
removed.
       The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><2>" is loadless and has been removed.
        Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[2].MUXES" (MUX)
removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].OTHERMUXES[1].MUXES" (MUX)
removed.
           The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/cyout<0><3><0>" is loadless and has been removed.
            Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MUXCY_GEN[0].QZ.QZ_MSTRS[3].FIRSTMUX" (MUX) removed.
             The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><0>" is loadless and has been removed.
              Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00001" (ROM) removed.
         The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><1>" is loadless and has been removed.
          Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00011" (ROM) removed.
     The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><2>" is loadless and has been removed.
      Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00021" (ROM) removed.
 The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/q_lvl_n<0><3>" is loadless and has been removed.
  Loadless block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_not00031" (ROM) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF_I"
(SFF) removed.
 The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<0>" is
loadless and has been removed.
  Loadless block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<0>1"
(ROM) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_FF_I
" (SFF) removed.
 The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<10>" is
loadless and has been removed.
  Loadless block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<10>1"
(ROM) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF_I"
(SFF) removed.
 The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<0>" is
loadless and has been removed.
  Loadless block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<0>1"
(ROM) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_FF_I
" (SFF) removed.
 The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<10>" is
loadless and has been removed.
  Loadless block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<10>1"
(ROM) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_FF_I
" (SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF_I"
(SFF) removed.
Loadless block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF_I"
(SFF) removed.
The signal "lmb_bram/lmb_bram/pgassign12<15>" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "dlmb_LMB_ABus<0>" is unused and has been removed.
The signal "dlmb_LMB_ABus<10>" is unused and has been removed.
The signal "dlmb_LMB_ABus<11>" is unused and has been removed.
The signal "dlmb_LMB_ABus<12>" is unused and has been removed.
The signal "dlmb_LMB_ABus<13>" is unused and has been removed.
The signal "dlmb_LMB_ABus<14>" is unused and has been removed.
The signal "dlmb_LMB_ABus<15>" is unused and has been removed.
The signal "dlmb_LMB_ABus<16>" is unused and has been removed.
The signal "dlmb_LMB_ABus<17>" is unused and has been removed.
The signal "dlmb_LMB_ABus<1>" is unused and has been removed.
The signal "dlmb_LMB_ABus<2>" is unused and has been removed.
The signal "dlmb_LMB_ABus<30>" is unused and has been removed.
The signal "dlmb_LMB_ABus<31>" is unused and has been removed.
The signal "dlmb_LMB_ABus<3>" is unused and has been removed.
The signal "dlmb_LMB_ABus<4>" is unused and has been removed.
The signal "dlmb_LMB_ABus<5>" is unused and has been removed.
The signal "dlmb_LMB_ABus<6>" is unused and has been removed.
The signal "dlmb_LMB_ABus<7>" is unused and has been removed.
The signal "dlmb_LMB_ABus<8>" is unused and has been removed.
The signal "dlmb_LMB_ABus<9>" is unused and has been removed.
The signal "ilmb_LMB_ABus<0>" is unused and has been removed.
The signal "ilmb_LMB_ABus<10>" is unused and has been removed.
The signal "ilmb_LMB_ABus<11>" is unused and has been removed.
The signal "ilmb_LMB_ABus<12>" is unused and has been removed.
The signal "ilmb_LMB_ABus<13>" is unused and has been removed.
The signal "ilmb_LMB_ABus<14>" is unused and has been removed.
The signal "ilmb_LMB_ABus<15>" is unused and has been removed.
The signal "ilmb_LMB_ABus<16>" is unused and has been removed.
The signal "ilmb_LMB_ABus<17>" is unused and has been removed.
The signal "ilmb_LMB_ABus<1>" is unused and has been removed.
The signal "ilmb_LMB_ABus<2>" is unused and has been removed.
The signal "ilmb_LMB_ABus<30>" is unused and has been removed.
The signal "ilmb_LMB_ABus<31>" is unused and has been removed.
The signal "ilmb_LMB_ABus<3>" is unused and has been removed.
The signal "ilmb_LMB_ABus<4>" is unused and has been removed.
The signal "ilmb_LMB_ABus<5>" is unused and has been removed.
The signal "ilmb_LMB_ABus<6>" is unused and has been removed.
The signal "ilmb_LMB_ABus<7>" is unused and has been removed.
The signal "ilmb_LMB_ABus<8>" is unused and has been removed.
The signal "ilmb_LMB_ABus<9>" is unused and has been removed.
The signal "mb_plb_PLB_MSize<0>" is unused and has been removed.
The signal "mb_plb_PLB_MSize<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<0>" is unused and has been removed.
The signal "mb_plb_PLB_type<1>" is unused and has been removed.
The signal "mb_plb_PLB_type<2>" is unused and has been removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<31>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_31_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[31].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[31].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<31>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<31>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[31].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<31>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<31>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_31_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_31_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<30>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_30_mux
00011" (ROM) removed.
  The signal "microblaze_0/microblaze_0/of_MSR<30>" is unused and has been
removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[30].Using_FDR.MSR_of_I" (SFF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<29>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_29_mux
00011" (ROM) removed.
  The signal "microblaze_0/microblaze_0/of_MSR<29>" is unused and has been
removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[29].Using_FDR.MSR_of_I" (SFF) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<27>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_27_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<27>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[27].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<27>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[27].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<27>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<27>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<27>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[27].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<27>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<27>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux00
03" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_27_mux00
031" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<26>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_26_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<26>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[26].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<26>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[26].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<26>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<26>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<26>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[26].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<26>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<26>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_26_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_26_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<25>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_25_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<25>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[25].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<25>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[25].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<25>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<25>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<25>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[25].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<25>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<25>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_25_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_25_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<24>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_24_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<24>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[24].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<24>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[24].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<24>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<24>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<24>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[24].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<24>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<24>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_24_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_24_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<23>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_23_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<23>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[23].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<23>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[23].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<23>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<23>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<23>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[23].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<23>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<23>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_23_mux00
03" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_23_mux00
03" (ROM) removed.
            The signal "microblaze_0/N383" is unused and has been removed.
             Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_23_mux00
03_SW0" (ROM) removed.
              The signal
"microblaze_0/microblaze_0/Performance.Decode_I/ex_set_MSR_EE_instr<0>" is
unused and has been removed.
               Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_set_MSR_EE_instr_0" (SFF)
removed.
                The signal
"microblaze_0/microblaze_0/Performance.Decode_I/ex_set_MSR_EE_instr_0_or0000" is
unused and has been removed.
                 Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/ex_set_MSR_EE_instr_0_or00001"
(ROM) removed.
                  The signal
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold<0>" is unused
and has been removed.
                   Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_0" (SFF)
removed.
                    The signal
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_0_rstpot" is
unused and has been removed.
                     Unused block
"microblaze_0/microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_0_rstpot"
(ROM) removed.
            The signal "microblaze_0/N384" is unused and has been removed.
             Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_23_mux00
03_SW1" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<22>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_22_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<22>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[22].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<22>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[22].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<22>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<22>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<22>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[22].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<22>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<22>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_22_mux00
03" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_22_mux00
03" (ROM) removed.
            The signal "microblaze_0/N530" is unused and has been removed.
             Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_22_mux00
03_SW4" (ROM) removed.
            The signal "microblaze_0/N531" is unused and has been removed.
             Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_22_mux00
03_SW5" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<21>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_21_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<21>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[21].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<21>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[21].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<21>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<21>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<21>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[21].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<21>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<21>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_21_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_21_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<20>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_20_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<20>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[20].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<20>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[20].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<20>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<20>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<20>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[20].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<20>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<20>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_20_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_20_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<19>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_19_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<19>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[19].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<19>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[19].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<19>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<19>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<19>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[19].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<19>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<19>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_19_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_19_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<18>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_18_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<18>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[18].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<18>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[18].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<18>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<18>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<18>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[18].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<18>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<18>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_18_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_18_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i<17>"
is unused and has been removed.
 Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_cmb_i_17_mux
00011" (ROM) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<17>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[17].Using_FDR.MSR_of_I" (SFF) removed.
  The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<17>" is
unused and has been removed.
   Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_1.MSR_Bi
ts[17].Using_FDR.MSR_I" (SFF) removed.
    The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<17>"
is unused and has been removed.
     Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_msr_cmb_i<17>1"
(ROM) removed.
      The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<17>" is
unused and has been removed.
       Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/Using_FPGA_2.MSR_Bi
ts[17].Using_FDR.MSR_ex_I" (SFF) removed.
        The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<17>"
is unused and has been removed.
         Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_i<17>1"
(ROM) removed.
          The signal
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_17_mux00
02" is unused and has been removed.
           Unused block
"microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_cmb_17_mux00
021" (ROM) removed.
The signal
"microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0_and
0000" is unused and has been removed.
The signal
"microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind<27>" is
unused and has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><6>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00001" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><4>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00111" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/lutout<0><1><2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/_and00101" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<3>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl31" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<2>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl22" (ROM) removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/m_lvl<1>" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED
_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl11" (ROM) removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<1>" is unused
and has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_msize_i<0>" is unused
and has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<3>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_size_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<2>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<1>" is unused and
has been removed.
The signal "mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/plb_type_i<0>" is unused and
has been removed.
The signal
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_
i_2" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_
i_2" (SFF) removed.
The signal "mb_plb/N20" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn_SW2"
(ROM) removed.
The signal "mb_plb/N15" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg_SW1"
(ROM) removed.
The signal "mb_plb/N44" is unused and has been removed.
 Unused block
"mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg_G"
(ROM) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<5>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[5].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<6>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[6].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<7>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[7].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<8>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[8].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<9>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[9].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<10>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[10].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<11>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[11].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<12>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[12].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<13>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[13].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<14>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[14].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<15>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[15].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<16>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[16].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<17>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[17].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<18>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[18].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<19>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[19].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<20>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[20].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<21>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[21].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<22>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[22].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<23>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[23].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<24>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[24].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<25>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[25].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<26>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[26].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<27>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[27].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<28>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[28].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<29>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[29].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<30>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[30].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<31>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[31].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<32>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[32].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<33>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[33].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<34>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[34].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<35>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[35].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<36>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[36].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<37>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[37].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<38>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[38].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/rden_dly_r<39>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden_dly[39].u_ff_rden_dly" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_b
ram_dataout<6>" is unused and has been removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<7>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_7" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<6>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_6" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<5>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_5" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe<4>" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_
PLBV46_PIM.PIM_ADDRESS_DECODER/plb_be_pipe_4" (SFF) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instan
tiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/CE" is unused
and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instan
tiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/VCC" (ONE)
removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/CE" is unused and has
been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_d
p_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_delay_2pl
us.SRL16_0/CE" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_d
p_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_delay_2pl
us.SRL16_0/VCC" (ONE) removed.
The signal
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctr
l_Periodic_Rd_Mask/gen_delay_2plus.SRL16_0/CE" is unused and has been removed.
 Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctr
l_Periodic_Rd_Mask/gen_delay_2plus.SRL16_0/VCC" (ONE) removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1" is unused
and has been removed.
The signal "proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge_rstpot" is unused and
has been removed.
The signal "xps_timer_0/PWM0" is unused and has been removed.
 Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/PWM_FF_I" (SFF) removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/pwm_Reset" is unused and has been
removed.
   Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/pwm_Reset1" (ROM) removed.
    The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1" is
unused and has been removed.
     Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1"
(SFF) removed.
      The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_and0000" is
unused and has been removed.
       Unused block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut1_and00001" (ROM)
removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0" is
unused and has been removed.
   Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0"
(SFF) removed.
    The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_and0000" is
unused and has been removed.
     Unused block
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/GenerateOut0_and00001" (ROM)
removed.
The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_and0000" is
unused and has been removed.
The signal
"xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_and0000" is
unused and has been removed.
The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/read_done0" is
unused and has been removed.
 Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I"
(SFF) removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_Edge"
is unused and has been removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/tccr0_select" is
unused and has been removed.
   Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/tccr0_select1"
(ROM) removed.
The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/read_done1" is
unused and has been removed.
 Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I"
(SFF) removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_Edge"
is unused and has been removed.
  The signal "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/tccr1_select" is
unused and has been removed.
   Unused block "xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/tccr1_select1"
(ROM) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instan
tiate_SRLs[6].mpmc_srl_delay_ctrl_bram_out/gen_delay_2plus.SRL16_0/SRL16E"
(SRL16E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_d
p_rdfifo_whichport_srls[0].mpmc_srl_delay_Ctrl_DP_RdFIFO_WhichPort/gen_delay_2pl
us.SRL16_0/SRL16E" (SRL16E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[0].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[1].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[2].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[3].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[4].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[5].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[6].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_replic
ate_ctrl_dp_wrfifo_whichport[7].instantiate_ctrl_dp_wrfifo_whichport[0].mpmc_srl
_delay_Ctrl_DP_WrFIFO_WhichPort/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E)
removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctr
l_Periodic_Rd_Mask/gen_delay_2plus.SRL16_0/SRL16E" (SRL16E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[1].u_rden_srl" (SRLC32E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[2].u_rden_srl" (SRLC32E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[3].u_rden_srl" (SRLC32E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[4].u_rden_srl" (SRLC32E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[5].u_rden_srl" (SRLC32E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[6].u_rden_srl" (SRLC32E) removed.
Unused block
"DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_ph
y_calib_0/gen_rden[7].u_rden_srl" (SRLC32E) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_0_d2"
(SRLC16E) removed.
Unused block "proc_sys_reset_0/proc_sys_reset_0/Mshreg_Core_Reset_Req_1_d2"
(SRLC16E) removed.
Unused block "lmb_bram/lmb_bram/XST_VCC" (ONE) removed.

Optimized Block(s):
TYPE 		BLOCK
LUT4
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3-In212
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_msize_pipe_0
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_msize_pipe_1
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_0
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_1
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_2
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_size_pipe_3
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_type_pipe_0
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_type_pipe_1
   optimized to 0
FDR
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_type_pipe_2
   optimized to 0
LUT4
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000093
LUT2
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_ADDRESS_DECODER/sl_rearb_reg_or000099
GND 		DDR2_SDRAM/XST_GND
VCC 		DDR2_SDRAM/XST_VCC
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		LEDs_8Bit/XST_GND
VCC 		LEDs_8Bit/XST_VCC
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		RS232_Uart_1/XST_GND
VCC 		RS232_Uart_1/XST_VCC
GND 		XST_GND
VCC 		XST_VCC
GND 		clock_generator_0/XST_GND
VCC 		clock_generator_0/XST_VCC
GND 		dlmb/XST_GND
VCC 		dlmb/XST_VCC
GND 		dlmb_cntlr/XST_GND
GND 		ilmb/XST_GND
VCC 		ilmb/XST_VCC
GND 		ilmb_cntlr/XST_GND
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_0_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_1_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_2_and00001
LUT3 		ilmb_cntlr/ilmb_cntlr/lmb_we_3_and00001
GND 		mb_plb/XST_GND
VCC 		mb_plb/XST_VCC
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBMSIZE_MUX/lutout_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout1_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout2_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBSIZE_MUX/lutout_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout0_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout1_0_or00001
LUT4 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBTYPE_MUX/lutout_0_or00001
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_MSize_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_2
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_size_3
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_0
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_1
   optimized to 0
FDR 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/PLB_type_2
   optimized to 0
LUT5
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_i1
FDR
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/sm_buslock_reg
   optimized to 0
LUT3
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST/Lvl211
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00011_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00011_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00021_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00021_3
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00031_2
LUT6
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXE
D_ARB_GEN.I_PRIOR_ENC/_not00031_3
LUT4
		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/BUSLOCK_MUX/lutout
_0_or00001
GND 		mdm_0/mdm_0/MDM_Core_I1/XST_GND
VCC 		mdm_0/mdm_0/MDM_Core_I1/XST_VCC
GND 		microblaze_0/XST_GND
VCC 		microblaze_0/XST_VCC
LUT3
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.exception_carry_select_LUT
FDRE
		microblaze_0/microblaze_0/Performance.Decode_I/Using_FPGA.Gen_Bits[27].MEM_EX_
Result_Inst
   optimized to 0
LUT2 		microblaze_0/microblaze_0/Performance.Decode_I/mem_exception_kind<27>1
FDRE 		microblaze_0/microblaze_0/Performance.Decode_I/wb_exception_kind_i_27
   optimized to 0
FDR 		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_1
   optimized to 0
FDRE
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0
   optimized to 0
LUT4
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_stop_i_0_an
d00001
GND 		piezo_gpio_0/XST_GND
VCC 		piezo_gpio_0/XST_VCC
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5
		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
GND 		proc_sys_reset_0/XST_GND
VCC 		proc_sys_reset_0/XST_VCC
FDS 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/chip_Reset_Req_d3
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge
   optimized to 0
LUT4 		proc_sys_reset_0/proc_sys_reset_0/SEQ/ris_edge_rstpot1
FDS 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d1
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d2
   optimized to 0
FD 		proc_sys_reset_0/proc_sys_reset_0/SEQ/system_Reset_Req_d3
   optimized to 0
GND 		xps_timer_0/XST_GND
VCC 		xps_timer_0/XST_VCC
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_0
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_1
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_2
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_size_reg_3
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_type_reg_0
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_type_reg_1
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/plb_type_reg_2
   optimized to 0
LUT5
		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW0
LUT5 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Load_Load_Reg_0_or00001
LUT5 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Load_Load_Reg_1_or00001
LUT2 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_Edge1
FDR 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d2
   optimized to 0
LUT2 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig0_d_and00001
LUT2 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_Edge1
FDR 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d
   optimized to 0
FDR 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d2
   optimized to 0
LUT2 		xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/captureTrig1_d_and00001
GND 		lmb_bram/lmb_bram/XST_GND

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_
FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY2/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY3/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY
_JUMP_CARRY4/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_0/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Using_PC_Incr_Dbg_or_Prot.if_pc
_incr_carry_and_1/Using_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/if_pc_incr_carry_and_3/Using_FP
GA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[4].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/U
sing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPG
A.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Us
ing_FPGA.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I2/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF8_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I2/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF8_L_I1/LOCALBUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[0].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[1].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/The_Compare[2].MUXCY_L_I1/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.Use_Carry_
Decoding.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9
].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2
9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
0].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3
1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0
].ALU_Bit_I1/Using_FPGA_LUT6.Last_Bit.Pre_MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.CarryIn_MUXCY/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[0].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[1].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[2].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[3].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[4].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Ze
ro_Detecting[5].I_Part_Of_Zero_Detect/MUXCY_L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[0].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[1].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[2].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_
RBU_F/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counters[3].MUXCY_L_I/MUXCY_
L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/A
ddr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[2].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[1].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/A
ddr_Counters[0].Used_MuxCY.MUXCY_L_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[0].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_MUX
CY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[31].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[30].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[29].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[28].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[27].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[26].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[25].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[24].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[23].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[22].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[21].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[20].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[19].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[18].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[17].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[16].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[15].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[14].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[13].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[12].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[11].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[10].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[9].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[8].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[7].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[6].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[5].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[3].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[2].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[1].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[0].MUXCY_I/MUXCY_L_BUF
LOCALBUF
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_MUXCY_I/MUXCY_L_BUF
INV 		microblaze_0/microblaze_0/DReady_inv1_INV_0
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Gen.MUXF7_L_I1_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I
1/EX_Dbg_PC_Hit_Single_Step_GEN.MUXF7_L_I1_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_xor<7>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
29].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
28].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
27].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
26].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
25].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
24].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
23].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
22].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
21].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
20].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
19].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
18].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
17].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
16].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
15].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
14].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
13].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
12].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
11].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
10].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
9].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
8].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
7].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
6].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
5].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
4].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
3].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
2].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
1].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I/Using_FPGA.Incr_PC[
0].MUXCY_I_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<6>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<5>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<4>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<3>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<2>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mcount_shift_Co
unt_cy<1>_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte3/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte2/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCM
P_instr.Using_FPGA_PCMP.carry_equal_byte1/MUXCY_L_Enable_rt
LUT1
		microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I/FPGA_Target.Pa
rt_Of_Zero_Carry_Start_rt
MULT_AND
		microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1/FPGA_
Target.MULT_AND_I
INV
		RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/Mcount_count_xor<0>11_IN
V_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[23].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[31].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[39].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[47].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[55].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[63].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[7].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dq[9].u_iob_dq/dq_iddr_clk1_INV_0
INV
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen
_dqs[7].u_iob_dqs/clk1801_INV_0
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_xor<9>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_xor<7>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0
].gen_fifos.mpmc_write_fifo_0/Madd_gen_pushaddr_special_case.pushaddr_tmp_mux000
0_xor<9>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0
].gen_fifos.mpmc_write_fifo_0/Madd_gen_pushaddr_special_case.pushaddr_tmp_mux000
0_xor<2>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0]
.gen_fifos.mpmc_read_fifo_0/Madd_gen_popaddr_special_case.popaddr_i_add0000_xor<
10>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES
_PLBV46_PIM.PIM_READ_MODULE/Mcount_sig_npi_rdcnt_cy<0>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<1>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<2>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<3>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<4>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<5>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<6>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<7>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Mcount_ctrl_refre
sh_cnt_cy<8>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_cy<6>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_cy<5>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_cy<4>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_cy<3>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_cy<2>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/Mcoun
t_repeat_cntr_cy<1>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0
].gen_fifos.mpmc_write_fifo_0/Madd_gen_pushaddr_special_case.pushaddr_tmp_mux000
0_cy<8>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0
].gen_fifos.mpmc_write_fifo_0/Madd_gen_pushaddr_special_case.pushaddr_tmp_mux000
0_cy<7>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0
].gen_fifos.mpmc_write_fifo_0/Madd_gen_pushaddr_special_case.pushaddr_tmp_mux000
0_cy<6>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0
].gen_fifos.mpmc_write_fifo_0/Madd_gen_pushaddr_special_case.pushaddr_tmp_mux000
0_cy<5>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0]
.gen_fifos.mpmc_read_fifo_0/Madd_gen_popaddr_special_case.popaddr_i_add0000_cy<9
>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0]
.gen_fifos.mpmc_read_fifo_0/Madd_gen_popaddr_special_case.popaddr_i_add0000_cy<8
>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0]
.gen_fifos.mpmc_read_fifo_0/Madd_gen_popaddr_special_case.popaddr_i_add0000_cy<7
>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0]
.gen_fifos.mpmc_read_fifo_0/Madd_gen_popaddr_special_case.popaddr_i_add0000_cy<6
>_rt
LUT1
		DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0]
.gen_fifos.mpmc_read_fifo_0/Madd_gen_popaddr_special_case.popaddr_i_add0000_cy<5
>_rt
INV 		proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_d1_or000011_INV_0
INV 		clock_generator_0/clock_generator_0/PLL0_INST/rsti1_INV_0
LUT1
		xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_ADD
SUB_GEN[32].MUXCY_I_rt
LUT1
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRUC
TURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I_rt
LUT2
		xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/count
_clock_en_SW0
MUXF7 		mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadDisReg
LUT4
		mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Insert_Delays[0].LUT_D
elay
LUT6 		mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WAIT_OR/Y_0_or00001
LUT2
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3
		RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3 		LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2
		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3
		piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT2
		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW1
LUT3
		xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rearbitrate_ns1_SW2
LUT5 		mdm_0/mdm_0/MDM_Core_I1/valid_access1
LUT2 		proc_sys_reset_0/proc_sys_reset_0/SEQ/Chip_or00001
LUT4 		proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en_or00001
LUT2 		proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys_or00001

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<0> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<1> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<2> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<3> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<4> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<5> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<6> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<7> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<8> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<9> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<10 | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<11 | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Addr_pin<12 | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_BankAddr_pi | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| n<0>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_BankAddr_pi | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| n<1>                               |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CAS_n_pin   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CE_pin<0>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CE_pin<1>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<0> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_CS_n_pin<1> | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<0 | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_n_pin<1 | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      |              |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_pin<0>  | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_Clk_pin<1>  | IOB              | OUTPUT    | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<0>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<1>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<2>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<3>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<4>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<5>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<6>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DM_pin<7>   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | ODDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<0 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<1 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<2 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<3 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<4 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<5 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<6 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_n_pin<7 | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          |          |
| >                                  |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<0>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<1>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<2>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<3>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<4>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<5>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<6>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQS_pin<7>  | IOB              | BIDIR     | DIFF_SSTL18_II       |       |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | TFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<0>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<1>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<2>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<3>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<4>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<5>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<6>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<7>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<8>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<9>   | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<10>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<11>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<12>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<13>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<14>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<15>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<16>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<17>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<18>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<19>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<20>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<21>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<22>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<23>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<24>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<25>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<26>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<27>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<28>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<29>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<30>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<31>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<32>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<33>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<34>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<35>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<36>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<37>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<38>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<39>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<40>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<41>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<42>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<43>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<44>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<45>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<46>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<47>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<48>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<49>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<50>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<51>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<52>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<53>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<54>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<55>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<56>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<57>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<58>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<59>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<60>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<61>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<62>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_DQ_pin<63>  | IOB              | BIDIR     | SSTL18_II            |       |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |       |          |      | ODDR         |          |          |
|                                    |                  |           |                      |       |          |      | TDDR         |          |          |
| fpga_0_DDR2_SDRAM_DDR2_ODT_pin<0>  | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_ODT_pin<1>  | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_RAS_n_pin   | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_DDR2_SDRAM_DDR2_WE_n_pin    | IOB              | OUTPUT    | SSTL18_II            |       |          |      | OFF          |          |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<0>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<1>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<2>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<3>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<4>    | IOB              | BIDIR     | LVCMOS18             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<5>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<6>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_LEDs_8Bit_GPIO_IO_pin<7>    | IOB              | BIDIR     | LVCMOS25             |       | 2        | SLOW | OFF          | PULLDOWN |          |
| fpga_0_RS232_Uart_1_RX_pin         | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          |          |          |
| fpga_0_RS232_Uart_1_TX_pin         | IOB              | OUTPUT    | LVCMOS33             |       | 12       | SLOW | OFF          |          |          |
| fpga_0_clk_1_sys_clk_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      |              |          |          |
| fpga_0_rst_1_sys_rst_pin           | IOB              | INPUT     | LVCMOS33             |       |          |      | IFF          | PULLUP   |          |
| piezo_gpio_0_GPIO_IO<0>            | IOB              | BIDIR     | LVCMOS18             |       | 12       | SLOW | OFF          |          |          |
| xps_timer_0_Interrupt_pin          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV
"clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst":
BANDWIDTH:OPTIMIZED
CLKFBOUT_DESKEW_ADJUST:10
CLKOUT0_DESKEW_ADJUST:0
CLKOUT1_DESKEW_ADJUST:0
CLKOUT2_DESKEW_ADJUST:10
CLKOUT3_DESKEW_ADJUST:0
CLKOUT4_DESKEW_ADJUST:10
CLKOUT5_DESKEW_ADJUST:10
CMT_TEST_CLK_SEL:7
COMPENSATION:INTERNAL
DIVCLK_DIVIDE:1
EN_REL:FALSE
LOCK_FAST_FILTER:HIGH
LOCK_SLOW_FILTER:HIGH
PLL_2_DCM1_CLK_SEL:6
PLL_2_DCM2_CLK_SEL:6
PLL_AVDD_COMP_SET:3
PLL_AVDD_VBG_PD:1
PLL_AVDD_VBG_SEL:9
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:FALSE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFB_MUX_SEL:0
PLL_CLKIN_MUX_SEL:0
PLL_CP_BIAS_TRIP_SHIFT:FALSE
PLL_CP_RES:1
PLL_DIRECT_PATH_CNTRL:FALSE
PLL_DVDD_COMP_SET:3
PLL_DVDD_VBG_PD:1
PLL_DVDD_VBG_SEL:9
PLL_EN:FALSE
PLL_EN_TCLK0:FALSE
PLL_EN_TCLK1:FALSE
PLL_EN_TCLK2:FALSE
PLL_EN_TCLK3:FALSE
PLL_EN_TCLK4:FALSE
PLL_EN_VCO0:TRUE
PLL_EN_VCO1:TRUE
PLL_EN_VCO2:TRUE
PLL_EN_VCO3:TRUE
PLL_EN_VCO4:TRUE
PLL_EN_VCO5:TRUE
PLL_EN_VCO6:TRUE
PLL_EN_VCO7:TRUE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:FALSE
PLL_INC_FLOCK:TRUE
PLL_INC_SLOCK:TRUE
PLL_LF_NEN:3
PLL_LF_PEN:0
PLL_LOCK_CNT:63
PLL_LOCK_CNT_RST_FAST:FALSE
PLL_MAN_LF_EN:FALSE
PLL_NBTI_EN:FALSE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PMCD_MODE:FALSE
PLL_PWRD_CFG:FALSE
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TCK4_SEL:0
PLL_UNLOCK_CNT:4
PLL_UNLOCK_CNT_RST_FAST:FALSE
PLL_VLFHIGH_DIS:FALSE
RESET_ON_LOSS_OF_LOCK:FALSE
RST_DEASSERT_CLK:CLKIN1
WAIT_DCM1_LOCK:FALSE
WAIT_DCM2_LOCK:FALSE
CLKFBOUT_MULT = 10
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 10.0000000000000000
CLKIN2_PERIOD = 10.0000000000000000
CLKOUT0_DIVIDE = 8
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 90.0
CLKOUT1_DIVIDE = 8
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 5
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 16
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
REF_JITTER = 0.1



Section 12 - Control Set Information
------------------------------------
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal           | Reset Signal                                                                                                                                                                        | Set Signal                                                                                                                                               | Enable Signal                                                                                                                                                                                               | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_125_0000MHz90PLL0  |                                                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 11             |
| clk_125_0000MHz90PLL0  |                                                                                                                                                                                     |                                                                                                                                                          | GLOBAL_LOGIC1                                                                                                                                                                                               | 1                | 1              |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N1                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 16               | 48             |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N01                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 16               | 48             |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N2                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 13               | 16             |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/N3                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 13               | 16             |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<0>                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<2>                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_wdf_cnt_r<0>                                                            |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/phy_init_data_sel_90_inv                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 4                | 16             |
| clk_125_0000MHz90PLL0  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/rst90_r                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/calib_rden_90_r                                                                                                                 | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 331              | 1019           |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clear_count                                                         | 2                | 5              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i                                                | 1                | 1              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/ce<0> | 1                | 2              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo/ce<1> | 1                | 2              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo_lutaddr_baseaddr_i2a_not0001                                                        | 2                | 3              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo_lutaddr_baseaddr_i2b_not0001                                                        | 2                | 3              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo_lutaddr_baseaddr_i2c_not0001                                                        | 2                | 3              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_xfer_fifo_lutaddr_baseaddr_i2d_not0001                                                        | 2                | 3              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | GLOBAL_LOGIC1                                                                                                                                                                                               | 30               | 33             |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                                                           | 3                | 3              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_wr                                                                                                                                             | 2                | 8              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/fifo_wr                                                                                                                                             | 2                | 8              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | ilmb_LMB_AddrStrobe                                                                                                                                                                                         | 8                | 32             |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/valid_Write                                                                                                                    | 3                | 8              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/valid_Write                                                                                                                    | 3                | 8              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/reading_not0001                                                                                                                                                                     | 1                | 1              |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | microblaze_0/Trace_Reg_Write                                                                                                                                                                                | 16               | 128            |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/if_ready                                                                                                                                                     | 53               | 195            |
| clk_125_0000MHzPLL0    |                                                                                                                                                                                     |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                                                                   | 9                | 32             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/NPI_AddrAck                                                                                                                                                   |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/NPI_AddrAck                                                                                                                                                   | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3 | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ackd_req_and0000                                                                         | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clear_count                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 5              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clear_count_p1                              |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 5              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/clk_1_to_1_not0001                          |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>                             |                                                                                                                                                          |                                                                                                                                                                                                             | 4                | 10             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>                             |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en                                                                                        | 3                | 12             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_1                            |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 6              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_2                            |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 19             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3                            |                                                                                                                                                          |                                                                                                                                                                                                             | 8                | 15             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/sc2ad_sample_cycle_i                                                | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_4                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_cmb                                                                            | 8                | 29             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_5                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_cmb                                                                            | 8                | 29             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6                            |                                                                                                                                                          |                                                                                                                                                                                                             | 4                | 12             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_6                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/wr2pi_wrfifo_push_cmb                                                                            | 4                | 14             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_7                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 3              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_8                            |                                                                                                                                                          |                                                                                                                                                                                                             | 7                | 26             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9                            |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 5              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_active_shared                                                                              | 5                | 20             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10                           |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 6              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10                           |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/sa_active_shared                                                                              | 4                | 12             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_10                           |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en                                                                                        | 2                | 2              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_11                           |                                                                                                                                                          |                                                                                                                                                                                                             | 7                | 25             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12                           |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 12             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_12                           |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_active_shared                                                                              | 5                | 17             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13                           |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13                           |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_active_shared                                                                              | 4                | 15             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_13                           |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/tb0_en                                                                                        | 4                | 13             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/ratio<4>                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/rst_inv                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/slow_clk_div2                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_cs_FSM_FFd3-In38                                                 | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>  |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/addr_tb0_q<28>                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ack_reg_or0000                                                   |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ack_set                                                                                  | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_ack_reg_or0000                                                   |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_new_cmd_set                                                                                | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_addrReq_reg2_or0000                                              |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/mpmc_addrReq_reg2_and0000                                                                     | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/pa_act_reg_or0000                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/plb_pavalid_pipe_or0000                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/rd_new_cmd                                                            | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe<1>  | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_dly                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks_and0000                                                    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_9 | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/wait_2clks_not0001_inv                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Mcount_sig_npi_rdcnt_val                                                  |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_rdcomp                                                                                    | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Mcount_sig_npi_rdcnt_val                                                  |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_and0000                                                                             | 3                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Rd2NPI_RdFIFO_Pop_reg_or0000                                              | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3 |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_clr_plb_dreg                                                          |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_advance_data2plb                                                                              | 10               | 34             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_and0000                                                 | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_or0000                       | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_and0001                                                                         | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_or0000                                                  |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_ld_new_cmd                                                                                    | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_cmd_cmplt_reg_or0000                                                  |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_steer_addr_not0001                                                                            | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_cst                                                         | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3 | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_npi_rdcnt_and0000                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_rdcomp_reg_or0000                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_rdcomp_reg_and0000                                                                            | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_xfer_go_or0000                                                        |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/sig_ld_new_cmd                                                                                    | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/plb_busy_i_or0000                                                        |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/Ad2wr_new_cmd                                                                                                                                 | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_d2                                                                                                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<0>                                                                                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<0>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE/Wr2PI_WrFIFO_Push                                                                                | 3                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<0>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/_and0000                                                                                                                                       | 2                | 6              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<0>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_pushaddr_special_case_next_push_lsbs_0_and0000                                              | 2                | 2              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<1>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/Rd2NPI_RdFIFO_Pop_reg                                                                             | 3                | 11             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<1>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_not0001                                                                                   | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<4>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_AP_Pipeline1_CE                                                                                                                                                      | 4                | 16             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<5>                                                                                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 4              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<5>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/NPI_AddrAck                                                                                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<5>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_reqpending_cnt_0_not0001                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<5>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_start_0/arb_patternstart_ce                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore<5>                                                                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/PI_ArbPatternType_Pop_d1<0>                                                                                       | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_1                                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 7              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_and0000_inv_inv                                                                 | 1                | 2              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/xfer_fifo_addr_we                                                                                 | 1                | 2              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/rdfifo_push_i                                                                                                                                  | 1                | 3              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_2                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/lutaddr_not0001                                                                                   | 3                | 6              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_2                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo_not0001                                                                         | 2                | 5              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_1_2                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/rdfifo_push_i                                                                                                                                  | 2                | 4              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_1                                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 4                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Col_Cnt_2_not0001                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Col_Cnt_3_not0001                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Col_Cnt_4_not0001                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[12].mpmc_srl_delay_ctrl_bram_out/data_d1                                                                          | 3                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_2                                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_2                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/NPI_AddrAck                                                                                                                                                                           | 4                | 12             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_3                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/NPI_AddrAck                                                                                                                                                                           | 3                | 12             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_4_3                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/Ctrl_AP_Pipeline1_CE                                                                                                                                                      | 3                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_5_1                                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_tocore_5_1                                                                                                                                                |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_addr_not0001                                                                                                             | 3                | 9              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/Rst_topim                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 14             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/AP_PhyIF_CS<0>                                                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_DP_RdFIFO_Push                                                                                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_addrack_i2<0>                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0/pi_reqpending_i<0>                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/Arb_PatternType<1>                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/Arb_PatternType<2>                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_almostidle                                                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 3              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_maint_enable_i                                                                                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_complete_d1                                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/repeat_cntr<2>                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/repeat_cntr_or0000                                                                                         |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[17].mpmc_srl_delay_ctrl_bram_out/data_d1                                                                          | 2                | 8              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_refresh_cnt<0>                                                                                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_refresh_cnt_or0000                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 10             |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/Addr<3>_inv                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/AddrAck_inv                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/Pop_inv                                                                   |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/last_pop_d1                                                               | DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT/plb_rst_pipe_1_3 |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/num_xfers_in_fifo<0>                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0/gen_output_pipeline_gen_write_Pop_d1_inv |                                                                                                                                                          |                                                                                                                                                                                                             | 36               | 144            |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_cs_disable_r_0_and0000                                                                             | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_cs_disable_r_0_or0000                                                   |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_ctrl_rden_negedge_r_inv                                                              |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_r<2>_inv                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_init_rden                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/phy_init_rden_r_inv                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_0_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_1_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_2_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_3_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_4_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_5_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_6_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0/needs_delay_7_or000066                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                                                                                         |                                                                                                                                                          | mb_plb_Sl_addrAck<1>                                                                                                                                                                                        | 3                | 5              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                            |                                                                                                                                                          | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                                                                                               | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                            |                                                                                                                                                          | mb_plb_Sl_addrAck<1>                                                                                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 6              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 8              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/gpio_core_1/Read_Reg_Rst                                                                                                                                        |                                                                                                                                                          | LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                                                                              | 2                | 8              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/gpio_core_1/iGPIO_xferAck_or0000                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/ip2bus_rdack_i                                                                                                                                                  | mb_plb_SPLB_Rst<1>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | LEDs_8Bit/LEDs_8Bit/ip2bus_wrack_i                                                                                                                                                  | mb_plb_SPLB_Rst<1>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                                                            |                                                                                                                                                          | mb_plb_Sl_addrAck<0>                                                                                                                                                                                        | 1                | 4              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                      |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                                                                                         | 2                | 3              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                      |                                                                                                                                                          | mb_plb_Sl_addrAck<0>                                                                                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                                                            |                                                                                                                                                          | mb_plb_Sl_addrAck<0>                                                                                                                                                                                        | 1                | 4              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 6              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 8              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/count_not0001                                                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/mid_Start_Bit                                                                                                               |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din_1_not0001                                                                                                                                  | 2                | 8              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_or0000                                                                                                              |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_not0001                                                                                                                                     | 1                | 3              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable                                                                                                              |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_RX_FIFO                                                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 6              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/reset_TX_FIFO                                                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 6              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_Reg_1_or0000                                                                                                                       |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Frame_Error                                                                                                                                                    | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/status_Reg_1_or0000                                                                                                                       |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/rx_Overrun_Error                                                                                                                                                  | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/ip2bus_rdack                                                                                                                                              | mb_plb_SPLB_Rst<0>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | RS232_Uart_1/RS232_Uart_1/ip2bus_wrack                                                                                                                                              | mb_plb_SPLB_Rst<0>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | dlmb_LMB_Rst                                                                                                                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | ilmb_LMB_AddrStrobe                                                                                                                                                                 | microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0_or0000                                                                             | microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0_and0000                                                                                                                               | 1                | 1              |
| clk_125_0000MHzPLL0    | ilmb_LMB_Rst                                                                                                                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | mb_plb/PLB_Rst                                                                                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 11               | 41             |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/N30                                                                                                                    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                  |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_or0000                                                                                                   |                                                                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/PrevTrnsReArb_set                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecRdInProgReg_i                                                                                                    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                  |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/arbSecWrInProgReg_i                                                                                                    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                  |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/pavalid_cmb23                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                  |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtMTimeout_n_p1_i_and0000                                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrLoad                                                                                                               |                                                                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/wdtTimeOutCntrEnable                                                                                                                                     | 1                | 4              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 7                | 10             |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                             |                                                                                                                                                          | mb_plb/N43                                                                                                                                                                                                  | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                             |                                                                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecRd                                                                                                                                      | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                             |                                                                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/LoadSecWr                                                                                                                                      | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                             |                                                                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM/priRdBurstEn                                                                                                                                   | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                                             |                                                                                                                                                          | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                                                                                                                 | 3                | 4              |
| clk_125_0000MHzPLL0    | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/loadAddrSelReg                                                                                                                         | mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/arbreset_i                                                                                                  |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | mb_plb_PLB_MTimeout<0>                                                                                                                                                              | microblaze_0/microblaze_0/sync_reset                                                                                                                     |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_PLB_MTimeout<1>                                                                                                                                                              | microblaze_0/microblaze_0/sync_reset                                                                                                                     |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<0>                                                                                                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 22               | 52             |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<0>                                                                                                                                                                  |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<3>                                                                                                                               | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<0>                                                                                                                                                                  |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud                                                                                                                                           | 2                | 2              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<0>                                                                                                                                                                  |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/running_0_not0001                                                                                                                                   | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<0>                                                                                                                                                                  |                                                                                                                                                          | RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_not0001                                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<1>                                                                                                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 19               | 53             |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<1>                                                                                                                                                                  |                                                                                                                                                          | LEDs_8Bit/LEDs_8Bit/gpio_core_1/gpio_OE_0_not0001                                                                                                                                                           | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<3>                                                                                                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 5                | 6              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<3>                                                                                                                                                                  |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/enable_interrupts_and0000                                                                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<3>                                                                                                                                                                  |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/mdm_CS                                                                                                                                                                              | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<4>                                                                                                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 15               | 39             |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<4>                                                                                                                                                                  |                                                                                                                                                          | piezo_gpio_0/piezo_gpio_0/gpio_core_1/gpio_OE_0_not0001                                                                                                                                                     | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 24               | 75             |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/count_clock_en                                                                                                                                      | 9                | 33             |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<0>                                                                                                                                           | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<10>                                                                                                                                          | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<16>                                                                                                                                          | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24>                                                                                                                                          | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/count_clock_en                                                                                                                     | 9                | 33             |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<0>                                                                                                                          | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<10>                                                                                                                         | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<16>                                                                                                                         | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24>                                                                                                                         | 2                | 8              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<16>                                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<21>                                                                                                                                              | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25>                                                                                                                                              | 3                | 7              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<16>                                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25>                                                                                                                                              | 3                | 7              |
| clk_125_0000MHzPLL0    | mb_plb_SPLB_Rst<5>                                                                                                                                                                  |                                                                                                                                                          | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/pair0_Select                                                                                                                                              | 1                | 2              |
| clk_125_0000MHzPLL0    | mb_plb_Sl_rdComp<3>                                                                                                                                                                 |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/valid_access_2_reading                                                                                                                                                              | 3                | 8              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Read_or0000                                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/fifo_Write_or0000                                                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/set_Ext_BRK                                                                                                                 | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK                                                                                                                    | GLOBAL_LOGIC0                                                                                                                                                                                               | 1                | 1              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/clear_Ext_BRK_or0000                                                                                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/reset_RX_FIFO                                                                                                                                               |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I                                                                                                                  | 1                | 4              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | mdm_0/mdm_0/MDM_Core_I1/reset_TX_FIFO                                                                                                                                               |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I                                                                                                                  | 1                | 4              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/DReady_inv                                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 8                | 32             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_Mul_Op<0>                                                                                               |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                                                                   | 5                | 17             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/Rst                                                                                                             |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 15               | 32             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_MEM_Result_or0000                                                                                            |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                                                                   | 8                | 32             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000                                                                               |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000                                                                               |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_i_0_and0000                                                                                                                       | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ex_branch_with_delayslot_i_0_or0000                                                                               |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_i_0_and0000                                                                                                                      | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                   |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                   |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1/FPGA_TARGET.MUXCY_JUMP_CARRY4/O                                                                                                                | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/ext_nm_brk_hold_or0000                                                                                                               |                                                                                                                                                          | Ext_NM_BRK                                                                                                                                                                                                  | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 3              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                                                                                           |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 2                | 2              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/flush_pipe                                                                                                                           |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 2                | 2              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/if_fetch_in_progress_0_or0000                                                                                                        |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/if_missed_fetch_0_not0001                                                                                                                                    | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/if_jump_nodelay_rst                                                                                                                  |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/of_read_imm_reg_ii_0_or0000                                                                                                          |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/wb_dbg_exception_0_and00001                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_0_or0000                                                                     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_0_not0001                                                                                                                       | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/wb_dbg_exception_0_and00001                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_freeze_i_0_or0000                                                                     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i_0_not0001                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Decode_I/wb_dbg_exception_0_and00001                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i_0_or0000                                                                      | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_state_i_0_not0001                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/DPLB_M_request_or0000                                                                                  |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000                                                                                                          | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_or0000                                                                                   |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2/active_access_and0000                                                                                                          | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst_or0000                                                                                               | microblaze_0/microblaze_0/sync_reset                                                                                                                     |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_MSR_or0000                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/read_register_PC_or0000                                                                                              |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request_or0000                                                                                   |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2/IPLB_M_request_and0000                                                                                                          | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 118              | 191            |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | mb_plb_PLB_MRdDAck<0>                                                                                                                                                                                       | 8                | 32             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 35               | 93             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O                                                                                                           | 83               | 222            |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/if_pc_write                                                                                                                                                  | 8                | 32             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I/O                                                                                                                   | 15               | 22             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/wb_PipeRun_i<0>                                                                                                                                              | 1                | 3              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/wb_dbg_exception_0_and00001                                                                                                                                  | 4                | 5              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Decode_I/wb_valid_0_not0001                                                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/data_rd_reg_21_not0001                                                                                                                       | 16               | 33             |
| clk_125_0000MHzPLL0    | microblaze_0/microblaze_0/sync_reset                                                                                                                                                |                                                                                                                                                          | microblaze_0/microblaze_0/of_write_imm_reg                                                                                                                                                                  | 4                | 16             |
| clk_125_0000MHzPLL0    | microblaze_0_mdm_bus_Debug_Rst                                                                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_sub0000<8>1                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0_or0000                                                                                                   |                                                                                                                                                          | mb_plb_Sl_addrAck<4>                                                                                                                                                                                        | 4                | 5              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                      |                                                                                                                                                          | mb_plb_Sl_addrAck<4>                                                                                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                      |                                                                                                                                                          | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                                                                                         | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 6              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/gpio_core_1/Read_Reg_Rst                                                                                                                                  |                                                                                                                                                          | piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3>                                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/gpio_core_1/iGPIO_xferAck_or0000                                                                                                                          |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/ip2bus_rdack_i                                                                                                                                            | mb_plb_SPLB_Rst<4>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | piezo_gpio_0/piezo_gpio_0/ip2bus_wrack_i                                                                                                                                            | mb_plb_SPLB_Rst<4>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_and                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/asr_nand                                                                                                                                                          | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_and                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/exr_nand                                                                                                                                                          | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                                                                                   |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/SEQ/Core_inv                                                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec<2>                                                                                                                                                            | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec<2>                                                                                                                                                           | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/SEQ/from_sys_not0001                                                                                                                                                      | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/EXT_LPF/lpf_int                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec<2>                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER/q_int<1>                                                                                                                          |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/SEQ/bsr_dec_0_not0001                                                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/SEQ/core_dec_0_not0001                                                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/SEQ/pr_dec_0_not0001                                                                                                                              |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_clr_inv                                                                                                                                   |                                                                                                                                                          | proc_sys_reset_0/proc_sys_reset_0/SEQ/seq_cnt_en                                                                                                                                                            | 2                | 6              |
| clk_125_0000MHzPLL0    | sys_bus_reset                                                                                                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | sys_periph_reset                                                                                                                                                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out<0>                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/decode_hit_reg_or0000                                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_clr                                                                                                              |                                                                                                                                                          | mb_plb_Sl_addrAck<5>                                                                                                                                                                                        | 2                | 6              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                        |                                                                                                                                                          | mb_plb_Sl_addrAck<5>                                                                                                                                                                                        | 1                | 1              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rnw_s_h_or0000                                                                                                        |                                                                                                                                                          | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/decode_s_h_cs                                                                                                                                           | 2                | 4              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_clr                                                                                                              |                                                                                                                                                          | mb_plb_Sl_addrAck<5>                                                                                                                                                                                        | 2                | 6              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_or0000                                                                                                             |                                                                                                                                                          | mb_plb_Sl_addrAck<5>                                                                                                                                                                                        | 2                | 5              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/dpto_cntr_ld_en                                                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 6              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i_or0000                                                                                                              |                                                                                                                                                          |                                                                                                                                                                                                             | 32               | 32             |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_Set<23>                                                                                                                     | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Mrom_TCSR0_Reset8                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<16>                                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_Set<23>                                                                                                                     | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/Mrom_TCSR1_Reset8                                                                                      | xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<16>                                                                                                                                              | 1                | 1              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/ip2bus_rdack                                                                                                                                                | mb_plb_SPLB_Rst<5>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
| clk_125_0000MHzPLL0    | xps_timer_0/xps_timer_0/ip2bus_wrack                                                                                                                                                | mb_plb_SPLB_Rst<5>                                                                                                                                       |                                                                                                                                                                                                             | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 133              | 338            |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_bit_time_tap_cnt_not0001                                                                                      | 2                | 6              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd7-In                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_rd_data_rise_last_pos_not0001                                                                                 | 2                | 2              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_adj_inc_not0001                                                                                          | 1                | 1              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_seek_left_not0001                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_state_FSM_FFd7                                                                                                | 5                | 5              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_0_not0001                                                                                           | 1                | 1              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_dly_1_not0001                                                                                           | 10               | 39             |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rstdiv_inv                                                                                                         | 1                | 1              |
| clk_62_5000MHzPLL0     |                                                                                                                                                                                     |                                                                                                                                                          | GLOBAL_LOGIC1                                                                                                                                                                                               | 6                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 90               | 215            |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start<0>                                                                                                                 | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start<1>                                                                                                                 | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start<3>                                                                                                                 | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cke_200us_cnt_en_r                                                                                                             | 2                | 5              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/done_200us_r_inv                                                                                                               | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_cnt_r_or0001                                                                                                              | 1                | 4              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap_and0000                                                                                          | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_done_tmp_3_not0001                                                                                           | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_0_not0002                                                                                                 | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                                                 |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39_not0001                                                                                                | 12               | 39             |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/Ctrl_Refresh_Flag                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/auto_cnt_r_or0000                                                                                      |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/auto_cnt_r_not0001                                                                                                             | 1                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start_shift0_r<15>_inv                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start_shift1_r<15>_inv                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start_shift3_r<15>                                                                               |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start_shift3_r<15>_inv                                                                           |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000                                                                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_not0001                                                                                                   | 2                | 8              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_or0000                                                                            |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r_not0001_inv                                                                                               | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_cmd_ok_r_cmp_eq0000_inv                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_cmd_r_not0001                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 3                | 7              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_rd_ok_r_cmp_eq0000_inv                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_rd_r_not0001                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 4              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r_11_or0001                                                                                   |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_ras_n_r_or0000                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_we_n_r_or0000                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_done_r_not0001                                                                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r2<0>                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r2<1>                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r2<3>                                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd4                                                                                  |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd8                                                                                  | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd23                                                                                 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_cmd_ok_r                                                                                                                   | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd24                                                                                 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_cmd_ok_r                                                                                                                   | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd25                                                                                 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_cmd_ok_r                                                                                                                   | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd26                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd26                                                                                 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_cmd_ok_r                                                                                                                   | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd27                                                                                 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/cnt_200_cycle_done_r                                                                                                           | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd28                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd12-In21                                                                            | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd23-In7                                                                             | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_r_FSM_FFd24-In72                                                                            | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/phy_init_done_r_not0001                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/refresh_req_or0000                                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_ref_req_posedge                                                                                                          | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N79                                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N79                                                                                        | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N135                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 4                | 8              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N137                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 3                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N140                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N142                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 3                | 8              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N259                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N260                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N262                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N263                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N264                                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/N2611                                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 2                | 6              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_first_edge_tap_cnt<0>                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_first_edge_tap_cnt<5>                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_found_window_or0000                                                                   |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap<0>                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap<1>                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap<2>                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap<3>                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap<4>                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_idel_max_tap<5>                                                                       |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd4                                                                        | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd7                                                                        | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd10                                                                       |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_dlyce_dq                                                                                                      | 4                | 7              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal1_state_FSM_FFd10                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_ref_req                                                                               | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_state_FSM_FFd8                                                                        |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_dlyce_dqs                                                                                                     | 3                | 7              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal2_state_FSM_FFd8                                                                        | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyrst_gate_or0000                                                                    |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_adj_cnt_mux0000<0>29                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_idel_max_tap_or0000                                                                   |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_dlyce_gate                                                                                                    | 4                | 8              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_state_FSM_FFd7                                                                        |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_stable_window_not0001                                                                                         | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_state_FSM_FFd7                                                                        | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_window_cnt_or0000                                                                     |                                                                                                                                                          | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/cal4_window_cnt_not0001                                                                                            | 1                | 4              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/calib_rden_pipe_cnt_and0000                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 5              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_0_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_1_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_2_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_3_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_4_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_5_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_6_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_dqs_7_or0000                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_0_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_1_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_2_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_3_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_4_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_5_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_6_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/dlyce_gate_7_or0000                                                                        |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 2              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_17_mux00000                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/gate_dly_35_mux00000                                                                       | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rdd_fall_q1                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rdd_fall_q1_r                                                                              |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rdd_fall_q2_bit1_r                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rdd_rise_q1                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rden_dly_39_not0001                                                                        | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0/rstdiv_inv                                                                                 |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/N27                                                                                                                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/N72                                                                                                                                                                      |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| clk_62_5000MHzPLL0     | DDR2_SDRAM/N80                                                                                                                                                                      | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_normal_phy_mapping.gen_no_debug_reg.rst_phy_i                                                                      |                                                                                                                                                                                                             | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 12               | 36             |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | GLOBAL_LOGIC0                                                                                                                                                                                               | 7                | 16             |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | GLOBAL_LOGIC1                                                                                                                                                                                               | 2                | 3              |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/Dbg_Capture_1                                                                                                                                                                                         | 11               | 41             |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/Dbg_Shift_1                                                                                                                                                                                           | 2                | 8              |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdi_shifter_and0000                                                                                                                                 | 2                | 8              |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/tdo_reg_not0001                                                                                                                                     | 3                | 8              |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK                                                                                                                            | 8                | 32             |
| mdm_0/Dbg_Clk_1        |                                                                                                                                                                                     |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/which_pc                                                                                                                                     | 7                | 8              |
| mdm_0/Dbg_Clk_1        | mdm_0/mdm_0/MDM_Core_I1/Config_Reg_Acst_inv                                                                                                                                         |                                                                                                                                                          |                                                                                                                                                                                                             | 9                | 28             |
| mdm_0/Dbg_Clk_1        | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/TDI_Shifter_and0000                                                                                                                                                                 | 1                | 4              |
| mdm_0/Dbg_Clk_1        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_inv                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| mdm_0/Dbg_Clk_1        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| mdm_0/Dbg_Clk_1        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Shift_inv                                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 2                | 8              |
| mdm_0/Dbg_Clk_1        | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/dbg_brki_hit_inv                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| mdm_0/Dbg_Update_1     |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Debug_SYS_Rst_i_and0000                                                                                                                             | 4                | 4              |
| mdm_0/Dbg_Update_1     |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/command_1_and0000                                                                                                                                   | 2                | 5              |
| mdm_0/Dbg_Update_1     |                                                                                                                                                                                     |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                                                               | 2                | 5              |
| mdm_0/Dbg_Update_1     | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| mdm_0/Dbg_Update_1     | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/MDM_SEL                                                                                                                                                                             | 1                | 4              |
| mdm_0/Dbg_Update_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst                                                                                                      |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_En                                                                                                                               | 1                | 2              |
| mdm_0/Dbg_Update_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk                                                                                                    |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                                                               | 1                | 1              |
| mdm_0/Dbg_Update_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/force_stop_CMD                                                                                                       |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                                                               | 1                | 1              |
| mdm_0/Dbg_Update_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/normal_stop_cmd                                                                                                      |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                                                               | 1                | 1              |
| mdm_0/Dbg_Update_1     | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step                                                                                                    |                                                                                                                                                          | microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En                                                                                                                               | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk_125_0000MHz90PLL0 |                                                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 12               | 14             |
| ~clk_125_0000MHz90PLL0 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<0>                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| ~clk_125_0000MHz90PLL0 | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/wr_stages<1>                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 2              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~clk_125_0000MHzPLL0   |                                                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 109              | 285            |
| ~clk_125_0000MHzPLL0   | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dq_oe_270<1>                                                                                            |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| ~clk_125_0000MHzPLL0   | DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/dqs_rst_270                                                                                             |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~mdm_0/Dbg_Clk_1       | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/data_cmd_inv                                                                                                                |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/sync_detected                                                                                                                                       | 1                | 1              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~mdm_0/Dbg_Update_1    |                                                                                                                                                                                     |                                                                                                                                                          | mdm_0/mdm_0/MDM_Core_I1/Old_MDM_SEL                                                                                                                                                                         | 2                | 5              |
| ~mdm_0/Dbg_Update_1    | mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/local_sel_n3                                                                                                                |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 1              |
| ~mdm_0/Dbg_Update_1    | mdm_0/mdm_0/MDM_Core_I1/SEL_inv                                                                                                                                                     |                                                                                                                                                          |                                                                                                                                                                                                             | 1                | 4              |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                                             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM_ADV   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                        |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| system/                                                                                            |           | 142/3344      | 20/5114       | 112/4169      | 0/166         | 0/13      | 0/3     | 0/5   | 0/8   | 0/0   | 0/0       | 0/1       | system                                                                                                                                                                                                        |
| +DDR2_SDRAM                                                                                        |           | 0/1662        | 0/3080        | 0/1980        | 0/27          | 0/9       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM                                                                                                                                                                                             |
| ++DDR2_SDRAM                                                                                       |           | 14/1662       | 11/3080       | 9/1980        | 0/27          | 0/9       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM                                                                                                                                                                                  |
| +++PLB_0_INST.plbv46_pim_0                                                                         |           | 0/218         | 0/415         | 0/229         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0                                                                                                                                                          |
| ++++comp_plbv46_pim                                                                                |           | 0/218         | 0/415         | 0/229         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim                                                                                                                                          |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER                                               |           | 93/117        | 165/206       | 98/121        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER                                                                                          |
| ++++++CLOCK_TO_N_SAMPLE_CIRCUIT                                                                    |           | 24/24         | 41/41         | 23/23         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_ADDRESS_DECODER/CLOCK_TO_N_SAMPLE_CIRCUIT                                                                |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE                                                   |           | 64/74         | 125/125       | 65/97         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE                                                                                              |
| ++++++I_DATA_SUPPORT                                                                               |           | 10/10         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_READ_MODULE/I_DATA_SUPPORT                                                                               |
| +++++GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE                                                  |           | 27/27         | 84/84         | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_SINGLES_PLBV46_PIM.PIM_WRITE_MODULE                                                                                             |
| +++mpmc_core_0                                                                                     |           | 20/1430       | 27/2654       | 21/1742       | 5/27          | 0/9       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0                                                                                                                                                                      |
| ++++gen_paths.mpmc_addr_path_0                                                                     |           | 28/28         | 75/75         | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0                                                                                                                                           |
| ++++gen_paths.mpmc_ctrl_path_0                                                                     |           | 17/71         | 18/77         | 15/66         | 0/6           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0                                                                                                                                           |
| +++++arbiter_0                                                                                     |           | 0/23          | 0/22          | 0/17          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0                                                                                                                                 |
| ++++++arb_acknowledge_0                                                                            |           | 6/6           | 4/4           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0                                                                                                               |
| ++++++arb_pattern_start_0                                                                          |           | 5/5           | 5/5           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_start_0                                                                                                             |
| ++++++arb_pattern_type_0                                                                           |           | 5/11          | 6/12          | 5/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0                                                                                                              |
| +++++++instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_                                |           | 0/6           | 0/6           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_                                                 |
| ++++++++gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo                                             |           | 6/6           | 6/6           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_0/instantiate_arb_pattern_type_fifos[0].arb_pattern_type_fifo_/gen_pi_arbrdmodwr_noecc.pi_arbpatterntype_fifo  |
| ++++++arb_which_port_0                                                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_which_port_0                                                                                                                |
| +++++ctrl_path_0                                                                                   |           | 17/28         | 23/34         | 28/33         | 0/5           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0                                                                                                                               |
| ++++++instantiate_SRLs[0].mpmc_srl_delay_ctrl_bram_out                                             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[0].mpmc_srl_delay_ctrl_bram_out                                                                              |
| ++++++instantiate_SRLs[10].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[10].mpmc_srl_delay_ctrl_bram_out                                                                             |
| ++++++instantiate_SRLs[12].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[12].mpmc_srl_delay_ctrl_bram_out                                                                             |
| ++++++instantiate_SRLs[13].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[13].mpmc_srl_delay_ctrl_bram_out                                                                             |
| ++++++instantiate_SRLs[14].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[14].mpmc_srl_delay_ctrl_bram_out                                                                             |
| ++++++instantiate_SRLs[15].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[15].mpmc_srl_delay_ctrl_bram_out                                                                             |
| ++++++instantiate_SRLs[17].mpmc_srl_delay_ctrl_bram_out                                            |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[17].mpmc_srl_delay_ctrl_bram_out                                                                             |
| ++++++instantiate_SRLs[2].mpmc_srl_delay_ctrl_bram_out                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[2].mpmc_srl_delay_ctrl_bram_out                                                                              |
| ++++++instantiate_SRLs[3].mpmc_srl_delay_ctrl_bram_out                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[3].mpmc_srl_delay_ctrl_bram_out                                                                              |
| ++++++instantiate_SRLs[4].mpmc_srl_delay_ctrl_bram_out                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[4].mpmc_srl_delay_ctrl_bram_out                                                                              |
| ++++++instantiate_SRLs[8].mpmc_srl_delay_ctrl_bram_out                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/instantiate_SRLs[8].mpmc_srl_delay_ctrl_bram_out                                                                              |
| +++++instantiate_ctrl_dp_wrfifo_whichport_decode[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/instantiate_ctrl_dp_wrfifo_whichport_decode[0].mpmc_srl_delay_Ctrl_DP_WrFIFO_WhichPort_Decode                                             |
| +++++mpmc_srl_delay_Ctrl_AP_Col_B32                                                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_B32                                                                                                            |
| +++++mpmc_srl_delay_Ctrl_AP_Col_B64                                                                |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/mpmc_srl_delay_Ctrl_AP_Col_B64                                                                                                            |
| ++++gen_paths.mpmc_data_path_0                                                                     |           | 75/236        | 288/789       | 3/68          | 0/0           | 0/8       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0                                                                                                                                           |
| +++++gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0                                                  |           | 41/92         | 59/258        | 52/52         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0                                                                                              |
| ++++++gen_fifos_bram.mpmc_bram_fifo_0                                                              |           | 51/51         | 199/199       | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos.mpmc_read_fifo_0/gen_fifos_bram.mpmc_bram_fifo_0                                                              |
| +++++gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0                                                |           | 10/69         | 17/243        | 12/13         | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0                                                                                            |
| ++++++gen_fifo_bram.mpmc_bram_fifo_0                                                               |           | 59/59         | 226/226       | 1/1           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_write_fifos[0].gen_fifos.mpmc_write_fifo_0/gen_fifo_bram.mpmc_bram_fifo_0                                                             |
| ++++gen_v5_ddr2_phy.mpmc_phy_if_0                                                                  |           | 0/940         | 0/1509        | 0/1308        | 0/16          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0                                                                                                                                        |
| +++++u_phy_ctl_io                                                                                  |           | 11/11         | 22/22         | 22/22         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_ctl_io                                                                                                                           |
| +++++u_phy_init_0                                                                                  |           | 101/101       | 126/126       | 137/137       | 5/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0                                                                                                                           |
| +++++u_phy_io_0                                                                                    |           | 0/741         | 0/1182        | 0/1001        | 0/11          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0                                                                                                                             |
| ++++++gen_dm_inst.gen_dm[0].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[0].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[1].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[1].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[2].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[2].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[3].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[3].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[4].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[4].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[5].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[5].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[6].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[6].u_iob_dm                                                                                              |
| ++++++gen_dm_inst.gen_dm[7].u_iob_dm                                                               |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dm_inst.gen_dm[7].u_iob_dm                                                                                              |
| ++++++gen_dq[0].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[0].u_iob_dq                                                                                                          |
| ++++++gen_dq[10].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[10].u_iob_dq                                                                                                         |
| ++++++gen_dq[11].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[11].u_iob_dq                                                                                                         |
| ++++++gen_dq[12].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[12].u_iob_dq                                                                                                         |
| ++++++gen_dq[13].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[13].u_iob_dq                                                                                                         |
| ++++++gen_dq[14].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[14].u_iob_dq                                                                                                         |
| ++++++gen_dq[15].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[15].u_iob_dq                                                                                                         |
| ++++++gen_dq[16].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[16].u_iob_dq                                                                                                         |
| ++++++gen_dq[17].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[17].u_iob_dq                                                                                                         |
| ++++++gen_dq[18].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[18].u_iob_dq                                                                                                         |
| ++++++gen_dq[19].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[19].u_iob_dq                                                                                                         |
| ++++++gen_dq[1].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[1].u_iob_dq                                                                                                          |
| ++++++gen_dq[20].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[20].u_iob_dq                                                                                                         |
| ++++++gen_dq[21].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[21].u_iob_dq                                                                                                         |
| ++++++gen_dq[22].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[22].u_iob_dq                                                                                                         |
| ++++++gen_dq[23].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[23].u_iob_dq                                                                                                         |
| ++++++gen_dq[24].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[24].u_iob_dq                                                                                                         |
| ++++++gen_dq[25].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[25].u_iob_dq                                                                                                         |
| ++++++gen_dq[26].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[26].u_iob_dq                                                                                                         |
| ++++++gen_dq[27].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[27].u_iob_dq                                                                                                         |
| ++++++gen_dq[28].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[28].u_iob_dq                                                                                                         |
| ++++++gen_dq[29].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[29].u_iob_dq                                                                                                         |
| ++++++gen_dq[2].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[2].u_iob_dq                                                                                                          |
| ++++++gen_dq[30].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[30].u_iob_dq                                                                                                         |
| ++++++gen_dq[31].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[31].u_iob_dq                                                                                                         |
| ++++++gen_dq[32].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[32].u_iob_dq                                                                                                         |
| ++++++gen_dq[33].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[33].u_iob_dq                                                                                                         |
| ++++++gen_dq[34].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[34].u_iob_dq                                                                                                         |
| ++++++gen_dq[35].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[35].u_iob_dq                                                                                                         |
| ++++++gen_dq[36].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[36].u_iob_dq                                                                                                         |
| ++++++gen_dq[37].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[37].u_iob_dq                                                                                                         |
| ++++++gen_dq[38].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[38].u_iob_dq                                                                                                         |
| ++++++gen_dq[39].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[39].u_iob_dq                                                                                                         |
| ++++++gen_dq[3].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[3].u_iob_dq                                                                                                          |
| ++++++gen_dq[40].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[40].u_iob_dq                                                                                                         |
| ++++++gen_dq[41].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[41].u_iob_dq                                                                                                         |
| ++++++gen_dq[42].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[42].u_iob_dq                                                                                                         |
| ++++++gen_dq[43].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[43].u_iob_dq                                                                                                         |
| ++++++gen_dq[44].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[44].u_iob_dq                                                                                                         |
| ++++++gen_dq[45].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[45].u_iob_dq                                                                                                         |
| ++++++gen_dq[46].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[46].u_iob_dq                                                                                                         |
| ++++++gen_dq[47].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[47].u_iob_dq                                                                                                         |
| ++++++gen_dq[48].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[48].u_iob_dq                                                                                                         |
| ++++++gen_dq[49].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[49].u_iob_dq                                                                                                         |
| ++++++gen_dq[4].u_iob_dq                                                                           |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[4].u_iob_dq                                                                                                          |
| ++++++gen_dq[50].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[50].u_iob_dq                                                                                                         |
| ++++++gen_dq[51].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[51].u_iob_dq                                                                                                         |
| ++++++gen_dq[52].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[52].u_iob_dq                                                                                                         |
| ++++++gen_dq[53].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[53].u_iob_dq                                                                                                         |
| ++++++gen_dq[54].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[54].u_iob_dq                                                                                                         |
| ++++++gen_dq[55].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[55].u_iob_dq                                                                                                         |
| ++++++gen_dq[56].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[56].u_iob_dq                                                                                                         |
| ++++++gen_dq[57].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[57].u_iob_dq                                                                                                         |
| ++++++gen_dq[58].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[58].u_iob_dq                                                                                                         |
| ++++++gen_dq[59].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[59].u_iob_dq                                                                                                         |
| ++++++gen_dq[5].u_iob_dq                                                                           |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[5].u_iob_dq                                                                                                          |
| ++++++gen_dq[60].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[60].u_iob_dq                                                                                                         |
| ++++++gen_dq[61].u_iob_dq                                                                          |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[61].u_iob_dq                                                                                                         |
| ++++++gen_dq[62].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[62].u_iob_dq                                                                                                         |
| ++++++gen_dq[63].u_iob_dq                                                                          |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[63].u_iob_dq                                                                                                         |
| ++++++gen_dq[6].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[6].u_iob_dq                                                                                                          |
| ++++++gen_dq[7].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[7].u_iob_dq                                                                                                          |
| ++++++gen_dq[8].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[8].u_iob_dq                                                                                                          |
| ++++++gen_dq[9].u_iob_dq                                                                           |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dq[9].u_iob_dq                                                                                                          |
| ++++++gen_dqs[0].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[0].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[1].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[1].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[2].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[2].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[3].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[3].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[4].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[4].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[5].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[5].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[6].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[6].u_iob_dqs                                                                                                        |
| ++++++gen_dqs[7].u_iob_dqs                                                                         |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/gen_dqs[7].u_iob_dqs                                                                                                        |
| ++++++u_phy_calib_0                                                                                |           | 484/484       | 782/782       | 873/873       | 11/11         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0                                                                                                               |
| +++++u_phy_write                                                                                   |           | 87/87         | 179/179       | 148/148       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write                                                                                                                            |
| ++++gen_v5_ddr2_phy.mpmc_realign_bytes_0                                                           |           | 135/135       | 177/177       | 260/260       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/DDR2_SDRAM/DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_realign_bytes_0                                                                                                                                 |
| +LEDs_8Bit                                                                                         |           | 0/73          | 0/106         | 0/60          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit                                                                                                                                                                                              |
| ++LEDs_8Bit                                                                                        |           | 9/73          | 0/106         | 10/60         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit                                                                                                                                                                                    |
| +++PLBV46_I                                                                                        |           | 1/48          | 0/80          | 1/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I                                                                                                                                                                           |
| ++++I_SLAVE_ATTACHMENT                                                                             |           | 33/47         | 68/80         | 12/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                        |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                         |           | 5/5           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                                  |
| +++++I_DECODER                                                                                     |           | 3/9           | 3/3           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                              |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                                |
| +++gpio_core_1                                                                                     |           | 16/16         | 26/26         | 21/21         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/LEDs_8Bit/LEDs_8Bit/gpio_core_1                                                                                                                                                                        |
| +RS232_Uart_1                                                                                      |           | 0/93          | 0/125         | 0/115         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1                                                                                                                                                                                           |
| ++RS232_Uart_1                                                                                     |           | 0/93          | 0/125         | 0/115         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1                                                                                                                                                                              |
| +++PLBV46_I                                                                                        |           | 0/48          | 0/77          | 0/37          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I                                                                                                                                                                     |
| ++++I_SLAVE_ATTACHMENT                                                                             |           | 28/48         | 56/77         | 14/37         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                  |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                         |           | 5/5           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                            |
| +++++I_DECODER                                                                                     |           | 7/15          | 12/12         | 2/12          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                        |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                          |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                          |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                          |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                          |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                          |
| +++UARTLITE_CORE_I                                                                                 |           | 11/45         | 6/48          | 13/78         | 0/19          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I                                                                                                                                                              |
| ++++BAUD_RATE_I                                                                                    |           | 5/5           | 8/8           | 12/12         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/BAUD_RATE_I                                                                                                                                                  |
| ++++UARTLITE_RX_I                                                                                  |           | 12/17         | 14/20         | 12/26         | 2/10          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I                                                                                                                                                |
| +++++SRL_FIFO_I                                                                                    |           | 0/5           | 0/6           | 0/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I                                                                                                                                     |
| ++++++I_SRL_FIFO_RBU_F                                                                             |           | 1/5           | 1/6           | 1/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                                                                    |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                                                     |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                                                                            |
| +++++++DYNSHREG_F_I                                                                                |           | 2/2           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                                                                                       |
| ++++UARTLITE_TX_I                                                                                  |           | 7/12          | 8/14          | 13/27         | 1/9           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I                                                                                                                                                |
| +++++SRL_FIFO_I                                                                                    |           | 0/5           | 0/6           | 0/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I                                                                                                                                     |
| ++++++I_SRL_FIFO_RBU_F                                                                             |           | 1/5           | 1/6           | 1/14          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F                                                                                                                    |
| +++++++CNTR_INCR_DECR_ADDN_F_I                                                                     |           | 2/2           | 5/5           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I                                                                                            |
| +++++++DYNSHREG_F_I                                                                                |           | 2/2           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/RS232_Uart_1/RS232_Uart_1/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I                                                                                                       |
| +clock_generator_0                                                                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/4   | 0/0   | 0/0   | 0/0       | 0/1       | system/clock_generator_0                                                                                                                                                                                      |
| ++clock_generator_0                                                                                |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 0/0       | 0/1       | system/clock_generator_0/clock_generator_0                                                                                                                                                                    |
| +++PLL0_INST                                                                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 1/1       | system/clock_generator_0/clock_generator_0/PLL0_INST                                                                                                                                                          |
| +dlmb                                                                                              |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb                                                                                                                                                                                                   |
| ++dlmb                                                                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb/dlmb                                                                                                                                                                                              |
| +dlmb_cntlr                                                                                        |           | 0/8           | 0/2           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb_cntlr                                                                                                                                                                                             |
| ++dlmb_cntlr                                                                                       |           | 7/8           | 2/2           | 5/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb_cntlr/dlmb_cntlr                                                                                                                                                                                  |
| +++pselect_mask_lmb                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/dlmb_cntlr/dlmb_cntlr/pselect_mask_lmb                                                                                                                                                                 |
| +ilmb                                                                                              |           | 0/1           | 0/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb                                                                                                                                                                                                   |
| ++ilmb                                                                                             |           | 1/1           | 1/1           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb/ilmb                                                                                                                                                                                              |
| +ilmb_cntlr                                                                                        |           | 0/4           | 0/2           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb_cntlr                                                                                                                                                                                             |
| ++ilmb_cntlr                                                                                       |           | 3/4           | 2/2           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb_cntlr/ilmb_cntlr                                                                                                                                                                                  |
| +++pselect_mask_lmb                                                                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/ilmb_cntlr/ilmb_cntlr/pselect_mask_lmb                                                                                                                                                                 |
| +lmb_bram                                                                                          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lmb_bram                                                                                                                                                                                               |
| ++lmb_bram                                                                                         |           | 0/0           | 0/0           | 0/0           | 0/0           | 4/4       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/lmb_bram/lmb_bram                                                                                                                                                                                      |
| +mb_plb                                                                                            |           | 0/137         | 0/83          | 0/216         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb                                                                                                                                                                                                 |
| ++mb_plb                                                                                           |           | 3/137         | 7/83          | 0/216         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb                                                                                                                                                                                          |
| +++GEN_SHARED.I_PLB_ADDRPATH                                                                       |           | 10/20         | 40/40         | 0/40          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH                                                                                                                                                                |
| ++++I_PLBADDR_MUX                                                                                  |           | 8/8           | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBADDR_MUX                                                                                                                                                  |
| ++++I_PLBBE_MUX                                                                                    |           | 2/2           | 0/0           | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ADDRPATH/I_PLBBE_MUX                                                                                                                                                    |
| +++GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                  |           | 2/49          | 2/36          | 0/72          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC                                                                                                                                                           |
| ++++I_ARBCONTROL_SM                                                                                |           | 31/31         | 25/25         | 56/56         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARBCONTROL_SM                                                                                                                                           |
| ++++I_ARB_ENCODER                                                                                  |           | 3/7           | 4/4           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER                                                                                                                                             |
| +++++GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                                      |           | 2/4           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC                                                                                                    |
| ++++++MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                                                        |           | 2/2           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_GEN.I_PRIOR_ENC/MASTER_LVLS[0].I_QUAL_MASTERS_REQUEST                                                              |
| ++++I_GENQUALREQ                                                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_GENQUALREQ                                                                                                                                              |
| ++++I_MUXEDSIGNALS                                                                                 |           | 2/3           | 0/0           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS                                                                                                                                            |
| +++++RNW_MUX                                                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_MUXEDSIGNALS/RNW_MUX                                                                                                                                    |
| ++++I_WDT                                                                                          |           | 3/4           | 1/5           | 4/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT                                                                                                                                                     |
| +++++WDT_TIMEOUT_CNTR_I                                                                            |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_WDT/WDT_TIMEOUT_CNTR_I                                                                                                                                  |
| ++++MSTR_REQ_MUX                                                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/MSTR_REQ_MUX                                                                                                                                              |
| +++GEN_SHARED.I_PLB_RD_DATAPATH                                                                    |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_RD_DATAPATH                                                                                                                                                             |
| +++GEN_SHARED.I_PLB_SLAVE_ORS                                                                      |           | 0/27          | 0/0           | 0/38          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS                                                                                                                                                               |
| ++++ADDRACK_OR                                                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/ADDRACK_OR                                                                                                                                                    |
| ++++RDBUS_OR                                                                                       |           | 21/21         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDBUS_OR                                                                                                                                                      |
| ++++RDCOMP_OR                                                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDCOMP_OR                                                                                                                                                     |
| ++++RDDACK_OR                                                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/RDDACK_OR                                                                                                                                                     |
| ++++REARB_OR                                                                                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/REARB_OR                                                                                                                                                      |
| ++++WRCOMP_OR                                                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRCOMP_OR                                                                                                                                                     |
| ++++WRDACK_OR                                                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_SLAVE_ORS/WRDACK_OR                                                                                                                                                     |
| +++GEN_SHARED.I_PLB_WR_DATAPATH                                                                    |           | 1/37          | 0/0           | 1/65          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH                                                                                                                                                             |
| ++++I_WRDBUS_MUX                                                                                   |           | 36/36         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mb_plb/mb_plb/GEN_SHARED.I_PLB_WR_DATAPATH/I_WRDBUS_MUX                                                                                                                                                |
| +mdm_0                                                                                             |           | 0/94          | 0/118         | 0/112         | 0/23          | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0                                                                                                                                                                                                  |
| ++mdm_0                                                                                            |           | 0/94          | 0/118         | 0/112         | 0/23          | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0                                                                                                                                                                                            |
| +++MDM_Core_I1                                                                                     |           | 37/94         | 57/118        | 35/112        | 3/23          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1                                                                                                                                                                                |
| ++++PLB_Interconnect.JTAG_CONTROL_I                                                                |           | 41/56         | 51/61         | 41/73         | 4/20          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I                                                                                                                                                |
| +++++Have_UARTs.RX_FIFO_I                                                                          |           | 8/8           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I                                                                                                                           |
| +++++Have_UARTs.TX_FIFO_I                                                                          |           | 7/7           | 5/5           | 16/16         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I                                                                                                                           |
| ++++PLB_Interconnect.pselect_I                                                                     |           | 1/1           | 0/0           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/mdm_0/mdm_0/MDM_Core_I1/PLB_Interconnect.pselect_I                                                                                                                                                     |
| +microblaze_0                                                                                      |           | 0/842         | 0/1185        | 0/1173        | 0/20          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0                                                                                                                                                                                           |
| ++microblaze_0                                                                                     |           | 12/842        | 34/1185       | 3/1173        | 0/20          | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0                                                                                                                                                                              |
| +++Performance.Data_Flow_I                                                                         |           | 20/283        | 0/308         | 36/474        | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I                                                                                                                                                      |
| ++++ALU_I                                                                                          |           | 1/34          | 0/0           | 1/35          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I                                                                                                                                                |
| +++++FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[0].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                           |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1                                                                                                            |
| +++++FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1                                                                                                             |
| +++++FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                            |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1                                                                                                             |
| ++++Byte_Doublet_Handle_I                                                                          |           | 11/11         | 36/36         | 31/31         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Byte_Doublet_Handle_I                                                                                                                                |
| ++++Data_Flow_Logic_I                                                                              |           | 26/26         | 69/69         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I                                                                                                                                    |
| ++++MUL_Unit_I                                                                                     |           | 5/5           | 17/17         | 0/0           | 0/0           | 0/0       | 0/3     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I                                                                                                                                           |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I2                                                                               |
| +++++Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.No_MUL64.dsp_module_I3                                                                               |
| +++++Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 1/1     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_DSP48_Architectures.dsp_module_I1                                                                                        |
| ++++Operand_Select_I                                                                               |           | 61/61         | 144/144       | 168/168       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Operand_Select_I                                                                                                                                     |
| ++++Shift_Logic_Module_I                                                                           |           | 22/26         | 0/0           | 38/50         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I                                                                                                                                 |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                              |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte1                                                                                |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                              |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte2                                                                                |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                              |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte3                                                                                |
| +++++Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                              |           | 1/1           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4                                                                                |
| ++++WB_Mux_I                                                                                       |           | 0/72          | 0/0           | 0/96          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I                                                                                                                                             |
| +++++FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[0].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[10].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[11].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[12].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[13].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[14].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[15].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[16].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[17].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[18].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[19].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[1].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[20].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[21].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[22].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                            |           | 2/2           | 0/0           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[23].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[24].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[25].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[26].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[27].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[29].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[2].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[30].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                            |           | 3/3           | 0/0           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[31].Wb_Mux_I1                                                                                                          |
| +++++FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[3].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[4].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[5].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[6].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[7].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[8].Wb_Mux_I1                                                                                                           |
| +++++FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                             |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[9].Wb_Mux_I1                                                                                                           |
| ++++Zero_Detect_I                                                                                  |           | 2/2           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/Zero_Detect_I                                                                                                                                        |
| ++++exception_registers_I1                                                                         |           | 14/14         | 32/32         | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/exception_registers_I1                                                                                                                               |
| ++++msr_reg_i                                                                                      |           | 12/12         | 10/10         | 18/18         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Data_Flow_I/msr_reg_i                                                                                                                                            |
| +++Performance.Decode_I                                                                            |           | 144/344       | 147/530       | 188/515       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I                                                                                                                                                         |
| ++++PC_Module_I                                                                                    |           | 105/105       | 224/224       | 160/160       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PC_Module_I                                                                                                                                             |
| ++++PreFetch_Buffer_I1                                                                             |           | 84/84         | 149/149       | 151/151       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1                                                                                                                                      |
| ++++jump_logic_I1                                                                                  |           | 10/10         | 10/10         | 15/15         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/jump_logic_I1                                                                                                                                           |
| ++++mem_wait_on_ready_N_carry_or                                                                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or                                                                                                                            |
| +++Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                                              |           | 16/16         | 37/37         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_DBUS.Using_D_PLB.DPLB_Interface_I2                                                                                                                           |
| +++Performance.Use_Debug_Logic.Debug_I1                                                            |           | 122/131       | 207/209       | 102/115       | 12/20         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1                                                                                                                                         |
| ++++Debug_gti_fix_I1                                                                               |           | 2/2           | 2/2           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Debug_gti_fix_I1                                                                                                                        |
| ++++Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                              |           | 7/7           | 0/0           | 8/8           | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Using_PC_Breakpoints.All_PC_Brks[0].address_hit_I                                                                                       |
| +++Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                                               |           | 21/21         | 67/67         | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Use_IBUS.Using_IPLB.Iplb_Interface_I2                                                                                                                            |
| +++Performance.Using_Debug.combined_carry_or_I                                                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.combined_carry_or_I                                                                                                                                  |
| +++Performance.Using_Debug.debug_combinded_carry_or_I                                              |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I                                                                                                                           |
| +++Performance.instr_mux_I                                                                         |           | 11/11         | 0/0           | 32/32         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.instr_mux_I                                                                                                                                                      |
| +++Performance.mem_databus_ready_sel_carry_or                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.mem_databus_ready_sel_carry_or                                                                                                                                   |
| +++Performance.read_data_mux_I                                                                     |           | 21/21         | 0/0           | 24/24         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/microblaze_0/microblaze_0/Performance.read_data_mux_I                                                                                                                                                  |
| +piezo_gpio_0                                                                                      |           | 0/52          | 0/64          | 0/39          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0                                                                                                                                                                                           |
| ++piezo_gpio_0                                                                                     |           | 3/52          | 0/64          | 3/39          | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0                                                                                                                                                                              |
| +++PLBV46_I                                                                                        |           | 1/40          | 0/59          | 1/29          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0/PLBV46_I                                                                                                                                                                     |
| ++++I_SLAVE_ATTACHMENT                                                                             |           | 26/39         | 47/59         | 12/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT                                                                                                                                                  |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                         |           | 5/5           | 9/9           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                            |
| +++++I_DECODER                                                                                     |           | 3/8           | 3/3           | 0/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                        |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                |           | 5/5           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                          |
| +++gpio_core_1                                                                                     |           | 9/9           | 5/5           | 7/7           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/piezo_gpio_0/piezo_gpio_0/gpio_core_1                                                                                                                                                                  |
| +proc_sys_reset_0                                                                                  |           | 0/29          | 0/33          | 0/23          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0                                                                                                                                                                                       |
| ++proc_sys_reset_0                                                                                 |           | 3/29          | 3/33          | 0/23          | 0/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0                                                                                                                                                                      |
| +++EXT_LPF                                                                                         |           | 8/8           | 11/11         | 7/7           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/EXT_LPF                                                                                                                                                              |
| +++SEQ                                                                                             |           | 16/18         | 13/19         | 10/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ                                                                                                                                                                  |
| ++++SEQ_COUNTER                                                                                    |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/proc_sys_reset_0/proc_sys_reset_0/SEQ/SEQ_COUNTER                                                                                                                                                      |
| +system                                                                                            |           | 16/16         | 0/0           | 64/64         | 64/64         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/system                                                                                                                                                                                                 |
| +xps_timer_0                                                                                       |           | 0/190         | 0/294         | 0/265         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0                                                                                                                                                                                            |
| ++xps_timer_0                                                                                      |           | 0/190         | 0/294         | 0/265         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0                                                                                                                                                                                |
| +++PLBv46_I                                                                                        |           | 1/90          | 0/138         | 4/42          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I                                                                                                                                                                       |
| ++++I_SLAVE_ATTACHMENT                                                                             |           | 65/89         | 112/138       | 13/38         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT                                                                                                                                                    |
| +++++INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                         |           | 5/5           | 9/9           | 11/11         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/INCLUDE_DATA_PHASE_WDT.I_DPTO_COUNTER                                                                                                              |
| +++++I_DECODER                                                                                     |           | 9/19          | 17/17         | 2/14          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER                                                                                                                                          |
| ++++++MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                |           | 4/4           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I                                                                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                            |
| ++++++MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                                                                            |
| +++TC_CORE_I                                                                                       |           | 2/100         | 0/156         | 2/223         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I                                                                                                                                                                      |
| ++++COUNTER_0_I                                                                                    |           | 12/22         | 32/65         | 36/71         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I                                                                                                                                                          |
| +++++COUNTER_I                                                                                     |           | 10/10         | 33/33         | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I                                                                                                                                                |
| ++++GEN_SECOND_TIMER.COUNTER_1_I                                                                   |           | 12/22         | 32/65         | 36/70         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I                                                                                                                                         |
| +++++COUNTER_I                                                                                     |           | 10/10         | 33/33         | 34/34         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I                                                                                                                               |
| ++++READ_MUX_I                                                                                     |           | 32/32         | 0/0           | 64/64         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I/READ_MUX_I                                                                                                                                                           |
| ++++TIMER_CONTROL_I                                                                                |           | 22/22         | 26/26         | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0       | 0/0       | system/xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I                                                                                                                                                      |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
