\hypertarget{classyahal_1_1mcu_1_1_clk}{}\section{yahal\+:\+:mcu\+:\+:Clk Class Reference}
\label{classyahal_1_1mcu_1_1_clk}\index{yahal\+::mcu\+::\+Clk@{yahal\+::mcu\+::\+Clk}}


Base class for all system clock handling modules.  




{\ttfamily \#include $<$clk.\+hpp$>$}

Inheritance diagram for yahal\+:\+:mcu\+:\+:Clk\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4.000000cm]{classyahal_1_1mcu_1_1_clk}
\end{center}
\end{figure}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structyahal_1_1mcu_1_1_clk_1_1_error}{Error}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Detailed Description}
Base class for all system clock handling modules. 

Definition at line 47 of file clk.\+hpp.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/andy/\+Documentos/\+Source/yahal/mcu/modules/clk/clk.\+hpp\end{DoxyCompactItemize}
