{
  "component_type": {
    "StateMachine": 0,
    "Counter": 1,
    "ALU": 2,
    "Package": 3,
    "Interface": 4,
    "Memory": 5,
    "Controller": 6,
    "Decoder": 7,
    "TestBench": 8,
    "Other": 9
  },
  "complexity_level": {
    "1": 0,
    "2": 1,
    "3": 2,
    "4": 3,
    "5": 4
  },
  "design_pattern": {
    "AXI DMA Register": 0,
    "AXI DMA Scatter Gather Interface": 1,
    "AXI Interface": 2,
    "AXI Interface Controller": 3,
    "AXI Scatter Gather Interface": 4,
    "AXI Stream Interface": 5,
    "AXI4-Lite Interface": 6,
    "Arbiter": 7,
    "Arithmetic Logic Unit (ALU)": 8,
    "Arithmetic operations on STD_LOGIC_VECTOR and INTEGER": 9,
    "Array Initialization": 10,
    "Assertion-Based Verification (ABV)": 11,
    "BFM (Bus Functional Model)": 12,
    "Barrel Shifter": 13,
    "Behavioral": 14,
    "Behavioral Design": 15,
    "Behavioral Functional Model (BFM)": 16,
    "Behavioral Modeling": 17,
    "Behavioral Simulation": 18,
    "Black Box": 19,
    "CORDIC Algorithm with Early Termination": 20,
    "Case Statement": 21,
    "Chaotic Map": 22,
    "Clock Domain Crossing (CDC)": 23,
    "Clock Generation": 24,
    "Clock Generator": 25,
    "Clock Management": 26,
    "Clocking Primitive": 27,
    "Clocking and Reset Logic": 28,
    "Combinational Logic": 29,
    "Common Methods": 30,
    "Comparator": 31,
    "Component Instantiation": 32,
    "Component-based design": 33,
    "Concatenation": 34,
    "Conditional Assignment": 35,
    "Conditional Statement": 36,
    "Configuration": 37,
    "Configuration Constants": 38,
    "Configuration Constants and Types": 39,
    "Configuration Package": 40,
    "Configuration and Initialization": 41,
    "Constant": 42,
    "Constant Multiplication Testbench": 43,
    "Constants": 44,
    "DCM (Digital Clock Manager)": 45,
    "DSP Builder Block": 46,
    "Data Conversion": 47,
    "Data Path": 48,
    "Data Protection": 49,
    "Data Queue": 50,
    "Data Serialization": 51,
    "Dataflow": 52,
    "Decoder": 53,
    "Dedicated Multiplier Circuitry": 54,
    "Delay Element with Reset Value": 55,
    "Dual Port RAM": 56,
    "Dual-port RAM": 57,
    "Edge Detection": 58,
    "Encryption": 59,
    "Encryption Key Protection": 60,
    "Enumeration": 61,
    "Error Injection Testing": 62,
    "Event-driven programming": 63,
    "FIFO (First In First Out)": 64,
    "FIFO (First-In-First-Out)": 65,
    "FIFO (First-In-First-Out) Buffer": 66,
    "FIFO Generator": 67,
    "FIFO/Command Interface": 68,
    "FPGA Development": 69,
    "FPGA Interface Design": 70,
    "FSIO (Flexible Serial I/O)": 71,
    "Factory Method": 72,
    "Finite State Machine": 73,
    "Finite State Machine (FSM)": 74,
    "Floating Point Adder": 75,
    "Foreign Function Interface (FFI)": 76,
    "Function": 77,
    "Function-based": 78,
    "Function-based design": 79,
    "Function-oriented design": 80,
    "Functional Programming": 81,
    "Generate Statement": 82,
    "Generate and Check": 83,
    "Generative Conditional": 84,
    "Generic Component Instantiation": 85,
    "Generic Decoder": 86,
    "Generic Entity with DSP Builder Component Instantiation": 87,
    "Generic Interface": 88,
    "Generic Package": 89,
    "Generic Queue": 90,
    "I/O Interface": 91,
    "I2C Communication Interface": 92,
    "I2C Communication Protocol": 93,
    "IP Core Integration": 94,
    "Interface": 95,
    "Interface-based communication": 96,
    "Interface-based design": 97,
    "Interpreter": 98,
    "Library and Context Declaration": 99,
    "Library and Package": 100,
    "Library of Components": 101,
    "Lookup Table": 102,
    "Mealy State Machine": 103,
    "Memory Array": 104,
    "Memory Controller": 105,
    "Message Passing": 106,
    "Mixed Code Style": 107,
    "Modular Design with Component Instantiation": 108,
    "Multiplexer": 109,
    "Multiplication": 110,
    "N/A": 111,
    "None": 112,
    "Not applicable": 113,
    "Not specified": 114,
    "Object-Oriented Programming (OOP)": 115,
    "Package": 116,
    "Parameterized Component": 117,
    "Parameterized Configuration": 118,
    "Parameterized Interface": 119,
    "Parameterized Module": 120,
    "Parameterized Shift Register": 121,
    "Parser": 122,
    "Pipeline": 123,
    "Procedural Programming": 124,
    "Procedure-based design": 125,
    "Protected Type": 126,
    "Protection and Encryption": 127,
    "Protection/Encryption": 128,
    "Queue": 129,
    "RAM (Random Access Memory)": 130,
    "RAM-based Memory": 131,
    "RAM-based Memory Generator": 132,
    "RAMB16_S36_S36 Dual Port Primitive": 133,
    "Random Number Generation": 134,
    "Recursive Descent Parser": 135,
    "Register": 136,
    "Register File": 137,
    "Register with Arithmetic and Load Functionality": 138,
    "Register-Transfer Level (RTL)": 139,
    "Resolution Package": 140,
    "SPI (Serial Peripheral Interface)": 141,
    "Sequential": 142,
    "Sequential Logic": 143,
    "Shift Operation": 144,
    "Shift Register": 145,
    "Shift and accumulate": 146,
    "Signal Processing": 147,
    "Signal assignment": 148,
    "State Machine": 149,
    "State Pattern": 150,
    "Straight Bypass": 151,
    "Structural": 152,
    "Structured Design": 153,
    "Synchronous Counter": 154,
    "Synchronous Design": 155,
    "Taylor Series Approximation": 156,
    "Test Bench": 157,
    "Transaction Package": 158,
    "Transaction-Level Modeling (TLM)": 159,
    "Utility Library": 160,
    "Utility functions": 161,
    "Utility functions and common types": 162,
    "Utility functions and component declarations": 163,
    "Utility functions and constants": 164,
    "Utility functions and procedures": 165,
    "Utility functions for VVC (Virtual Verification Component)": 166,
    "VVC (Verification Component) Framework": 167,
    "VVC (Virtual Verification Component)": 168,
    "Wishbone Bus Interface": 169,
    "Wishbone Interface with UART and FIFO": 170,
    "Wishbone Interfacing": 171,
    "Wrapper": 172
  }
}