<profile>

<section name = "Vitis HLS Report for 'fft_64pt_Pipeline_VITIS_LOOP_281_3'" level="0">
<item name = "Date">Sun Aug 31 16:41:51 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">radixfft</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.912 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">85, 85, 0.850 us, 0.850 us, 85, 85, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_281_3">83, 83, 9, 5, 5, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 727, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 160, -</column>
<column name="Memory">2, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 113, -</column>
<column name="Register">-, -, 1286, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U505">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U506">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U507">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U508">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U517">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U518">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U519">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U520">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="TWIDDLE_IMAG_V_U">fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_IMAG_V_ROM_AUTO_1R, 1, 0, 0, 0, 64, 18, 1, 1152</column>
<column name="TWIDDLE_REAL_V_U">fft_16pt_Pipeline_VITIS_LOOP_131_2_TWIDDLE_REAL_V_ROM_AUTO_1R, 1, 0, 0, 0, 64, 18, 1, 1152</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln281_fu_838_p2">+, 0, 0, 13, 5, 1</column>
<column name="b_imag_V_3_fu_1166_p2">+, 0, 0, 39, 32, 32</column>
<column name="b_real_V_3_fu_1090_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_9_fu_1205_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_fu_1211_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_real_V_5_fu_1217_p2">+, 0, 0, 39, 32, 32</column>
<column name="r_real_V_fu_1176_p2">+, 0, 0, 39, 32, 32</column>
<column name="ret_V_1_fu_1054_p2">+, 0, 0, 55, 48, 48</column>
<column name="ret_V_3_fu_1152_p2">+, 0, 0, 55, 48, 48</column>
<column name="a_imag_V_2_fu_1171_p2">-, 0, 0, 39, 32, 32</column>
<column name="a_real_V_6_fu_1095_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_6_fu_1193_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_imag_V_7_fu_1223_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_real_V_6_fu_1199_p2">-, 0, 0, 39, 32, 32</column>
<column name="r_real_V_7_fu_1229_p2">-, 0, 0, 39, 32, 32</column>
<column name="ret_V_2_fu_1076_p2">-, 0, 0, 55, 48, 48</column>
<column name="ret_V_fu_1014_p2">-, 0, 0, 55, 48, 48</column>
<column name="sub_ln284_fu_896_p2">-, 0, 0, 14, 6, 6</column>
<column name="icmp_ln281_fu_832_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="TWIDDLE_IMAG_V_address0">14, 3, 6, 18</column>
<column name="TWIDDLE_REAL_V_address0">14, 3, 6, 18</column>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_k_1">9, 2, 5, 10</column>
<column name="k_fu_146">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="a_imag_V_1_reg_1610">32, 0, 32, 0</column>
<column name="a_imag_V_2_reg_1634">32, 0, 32, 0</column>
<column name="a_imag_V_3_reg_1622">32, 0, 32, 0</column>
<column name="a_real_V_1_reg_1604">32, 0, 32, 0</column>
<column name="a_real_V_3_reg_1616">32, 0, 32, 0</column>
<column name="a_real_V_6_reg_1598">32, 0, 32, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="b_imag_V_1_reg_1403">32, 0, 32, 0</column>
<column name="b_imag_V_3_reg_1628">32, 0, 32, 0</column>
<column name="b_imag_V_reg_1393">32, 0, 32, 0</column>
<column name="b_real_V_1_reg_1398">32, 0, 32, 0</column>
<column name="b_real_V_3_reg_1592">32, 0, 32, 0</column>
<column name="b_real_V_reg_1388">32, 0, 32, 0</column>
<column name="icmp_ln281_reg_1251">1, 0, 1, 0</column>
<column name="k_1_reg_1242">5, 0, 5, 0</column>
<column name="k_fu_146">5, 0, 5, 0</column>
<column name="lshr_ln286_cast_reg_1380">2, 0, 2, 0</column>
<column name="mul_ln1347_1_reg_1587">48, 0, 48, 0</column>
<column name="mul_ln1347_reg_1457">48, 0, 48, 0</column>
<column name="mul_ln1348_1_reg_1497">48, 0, 48, 0</column>
<column name="mul_ln1348_reg_1441">48, 0, 48, 0</column>
<column name="mul_ln813_1_reg_1452">48, 0, 48, 0</column>
<column name="mul_ln813_2_reg_1492">48, 0, 48, 0</column>
<column name="mul_ln813_3_reg_1582">48, 0, 48, 0</column>
<column name="mul_ln813_reg_1436">48, 0, 48, 0</column>
<column name="r_imag_V_11_reg_1486">32, 0, 32, 0</column>
<column name="r_real_V_8_reg_1446">32, 0, 32, 0</column>
<column name="reg_816">18, 0, 18, 0</column>
<column name="reg_820">18, 0, 18, 0</column>
<column name="sext_ln1273_1_reg_1418">48, 0, 48, 0</column>
<column name="sext_ln1273_2_reg_1424">48, 0, 48, 0</column>
<column name="sext_ln1273_3_reg_1430">48, 0, 48, 0</column>
<column name="sext_ln1273_4_reg_1462">48, 0, 48, 0</column>
<column name="sext_ln1273_5_reg_1468">48, 0, 48, 0</column>
<column name="sext_ln1273_6_reg_1474">48, 0, 48, 0</column>
<column name="sext_ln1273_7_reg_1480">48, 0, 48, 0</column>
<column name="sext_ln1273_reg_1412">48, 0, 48, 0</column>
<column name="tmp_reg_1408">1, 0, 1, 0</column>
<column name="tmp_reg_1408_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="trunc_ln281_reg_1365">3, 0, 3, 0</column>
<column name="trunc_ln281_reg_1365_pp0_iter1_reg">3, 0, 3, 0</column>
<column name="zext_ln286_reg_1265">2, 0, 64, 62</column>
<column name="zext_ln292_reg_1640">3, 0, 64, 61</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_616_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_616_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_616_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_616_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_620_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_620_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_620_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_620_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_624_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_624_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_624_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_624_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_628_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_628_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_628_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_628_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_632_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_632_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_632_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_632_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_636_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_636_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_636_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_636_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_640_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_640_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_640_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_640_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_644_p_din0">out, 32, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_644_p_din1">out, 18, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_644_p_dout0">in, 48, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="grp_fu_644_p_ce">out, 1, ap_ctrl_hs, fft_64pt_Pipeline_VITIS_LOOP_281_3, return value</column>
<column name="e_out_real_V_4_address0">out, 2, ap_memory, e_out_real_V_4, array</column>
<column name="e_out_real_V_4_ce0">out, 1, ap_memory, e_out_real_V_4, array</column>
<column name="e_out_real_V_4_q0">in, 32, ap_memory, e_out_real_V_4, array</column>
<column name="e_out_real_V_5_address0">out, 2, ap_memory, e_out_real_V_5, array</column>
<column name="e_out_real_V_5_ce0">out, 1, ap_memory, e_out_real_V_5, array</column>
<column name="e_out_real_V_5_q0">in, 32, ap_memory, e_out_real_V_5, array</column>
<column name="e_out_real_V_6_address0">out, 2, ap_memory, e_out_real_V_6, array</column>
<column name="e_out_real_V_6_ce0">out, 1, ap_memory, e_out_real_V_6, array</column>
<column name="e_out_real_V_6_q0">in, 32, ap_memory, e_out_real_V_6, array</column>
<column name="e_out_real_V_7_address0">out, 2, ap_memory, e_out_real_V_7, array</column>
<column name="e_out_real_V_7_ce0">out, 1, ap_memory, e_out_real_V_7, array</column>
<column name="e_out_real_V_7_q0">in, 32, ap_memory, e_out_real_V_7, array</column>
<column name="e_out_imag_V_4_address0">out, 2, ap_memory, e_out_imag_V_4, array</column>
<column name="e_out_imag_V_4_ce0">out, 1, ap_memory, e_out_imag_V_4, array</column>
<column name="e_out_imag_V_4_q0">in, 32, ap_memory, e_out_imag_V_4, array</column>
<column name="e_out_imag_V_5_address0">out, 2, ap_memory, e_out_imag_V_5, array</column>
<column name="e_out_imag_V_5_ce0">out, 1, ap_memory, e_out_imag_V_5, array</column>
<column name="e_out_imag_V_5_q0">in, 32, ap_memory, e_out_imag_V_5, array</column>
<column name="e_out_imag_V_6_address0">out, 2, ap_memory, e_out_imag_V_6, array</column>
<column name="e_out_imag_V_6_ce0">out, 1, ap_memory, e_out_imag_V_6, array</column>
<column name="e_out_imag_V_6_q0">in, 32, ap_memory, e_out_imag_V_6, array</column>
<column name="e_out_imag_V_7_address0">out, 2, ap_memory, e_out_imag_V_7, array</column>
<column name="e_out_imag_V_7_ce0">out, 1, ap_memory, e_out_imag_V_7, array</column>
<column name="e_out_imag_V_7_q0">in, 32, ap_memory, e_out_imag_V_7, array</column>
<column name="out_real_2_address0">out, 3, ap_memory, out_real_2, array</column>
<column name="out_real_2_ce0">out, 1, ap_memory, out_real_2, array</column>
<column name="out_real_2_we0">out, 1, ap_memory, out_real_2, array</column>
<column name="out_real_2_d0">out, 32, ap_memory, out_real_2, array</column>
<column name="out_real_3_address0">out, 3, ap_memory, out_real_3, array</column>
<column name="out_real_3_ce0">out, 1, ap_memory, out_real_3, array</column>
<column name="out_real_3_we0">out, 1, ap_memory, out_real_3, array</column>
<column name="out_real_3_d0">out, 32, ap_memory, out_real_3, array</column>
<column name="out_imag_2_address0">out, 3, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_ce0">out, 1, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_we0">out, 1, ap_memory, out_imag_2, array</column>
<column name="out_imag_2_d0">out, 32, ap_memory, out_imag_2, array</column>
<column name="out_imag_3_address0">out, 3, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_ce0">out, 1, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_we0">out, 1, ap_memory, out_imag_3, array</column>
<column name="out_imag_3_d0">out, 32, ap_memory, out_imag_3, array</column>
<column name="out_real_4_address0">out, 3, ap_memory, out_real_4, array</column>
<column name="out_real_4_ce0">out, 1, ap_memory, out_real_4, array</column>
<column name="out_real_4_we0">out, 1, ap_memory, out_real_4, array</column>
<column name="out_real_4_d0">out, 32, ap_memory, out_real_4, array</column>
<column name="out_imag_4_address0">out, 3, ap_memory, out_imag_4, array</column>
<column name="out_imag_4_ce0">out, 1, ap_memory, out_imag_4, array</column>
<column name="out_imag_4_we0">out, 1, ap_memory, out_imag_4, array</column>
<column name="out_imag_4_d0">out, 32, ap_memory, out_imag_4, array</column>
<column name="out_imag_5_address0">out, 3, ap_memory, out_imag_5, array</column>
<column name="out_imag_5_ce0">out, 1, ap_memory, out_imag_5, array</column>
<column name="out_imag_5_we0">out, 1, ap_memory, out_imag_5, array</column>
<column name="out_imag_5_d0">out, 32, ap_memory, out_imag_5, array</column>
<column name="out_real_6_address0">out, 3, ap_memory, out_real_6, array</column>
<column name="out_real_6_ce0">out, 1, ap_memory, out_real_6, array</column>
<column name="out_real_6_we0">out, 1, ap_memory, out_real_6, array</column>
<column name="out_real_6_d0">out, 32, ap_memory, out_real_6, array</column>
<column name="out_imag_6_address0">out, 3, ap_memory, out_imag_6, array</column>
<column name="out_imag_6_ce0">out, 1, ap_memory, out_imag_6, array</column>
<column name="out_imag_6_we0">out, 1, ap_memory, out_imag_6, array</column>
<column name="out_imag_6_d0">out, 32, ap_memory, out_imag_6, array</column>
<column name="out_imag_7_address0">out, 3, ap_memory, out_imag_7, array</column>
<column name="out_imag_7_ce0">out, 1, ap_memory, out_imag_7, array</column>
<column name="out_imag_7_we0">out, 1, ap_memory, out_imag_7, array</column>
<column name="out_imag_7_d0">out, 32, ap_memory, out_imag_7, array</column>
<column name="out_imag_1_address0">out, 3, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_ce0">out, 1, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_we0">out, 1, ap_memory, out_imag_1, array</column>
<column name="out_imag_1_d0">out, 32, ap_memory, out_imag_1, array</column>
<column name="out_imag_0_address0">out, 3, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_ce0">out, 1, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_we0">out, 1, ap_memory, out_imag_0, array</column>
<column name="out_imag_0_d0">out, 32, ap_memory, out_imag_0, array</column>
<column name="out_real_7_address0">out, 3, ap_memory, out_real_7, array</column>
<column name="out_real_7_ce0">out, 1, ap_memory, out_real_7, array</column>
<column name="out_real_7_we0">out, 1, ap_memory, out_real_7, array</column>
<column name="out_real_7_d0">out, 32, ap_memory, out_real_7, array</column>
<column name="out_real_5_address0">out, 3, ap_memory, out_real_5, array</column>
<column name="out_real_5_ce0">out, 1, ap_memory, out_real_5, array</column>
<column name="out_real_5_we0">out, 1, ap_memory, out_real_5, array</column>
<column name="out_real_5_d0">out, 32, ap_memory, out_real_5, array</column>
<column name="out_real_1_address0">out, 3, ap_memory, out_real_1, array</column>
<column name="out_real_1_ce0">out, 1, ap_memory, out_real_1, array</column>
<column name="out_real_1_we0">out, 1, ap_memory, out_real_1, array</column>
<column name="out_real_1_d0">out, 32, ap_memory, out_real_1, array</column>
<column name="out_real_0_address0">out, 3, ap_memory, out_real_0, array</column>
<column name="out_real_0_ce0">out, 1, ap_memory, out_real_0, array</column>
<column name="out_real_0_we0">out, 1, ap_memory, out_real_0, array</column>
<column name="out_real_0_d0">out, 32, ap_memory, out_real_0, array</column>
<column name="o1_out_real_V_address0">out, 2, ap_memory, o1_out_real_V, array</column>
<column name="o1_out_real_V_ce0">out, 1, ap_memory, o1_out_real_V, array</column>
<column name="o1_out_real_V_q0">in, 32, ap_memory, o1_out_real_V, array</column>
<column name="o1_out_real_V_1_address0">out, 2, ap_memory, o1_out_real_V_1, array</column>
<column name="o1_out_real_V_1_ce0">out, 1, ap_memory, o1_out_real_V_1, array</column>
<column name="o1_out_real_V_1_q0">in, 32, ap_memory, o1_out_real_V_1, array</column>
<column name="o1_out_real_V_2_address0">out, 2, ap_memory, o1_out_real_V_2, array</column>
<column name="o1_out_real_V_2_ce0">out, 1, ap_memory, o1_out_real_V_2, array</column>
<column name="o1_out_real_V_2_q0">in, 32, ap_memory, o1_out_real_V_2, array</column>
<column name="o1_out_real_V_3_address0">out, 2, ap_memory, o1_out_real_V_3, array</column>
<column name="o1_out_real_V_3_ce0">out, 1, ap_memory, o1_out_real_V_3, array</column>
<column name="o1_out_real_V_3_q0">in, 32, ap_memory, o1_out_real_V_3, array</column>
<column name="o1_out_imag_V_address0">out, 2, ap_memory, o1_out_imag_V, array</column>
<column name="o1_out_imag_V_ce0">out, 1, ap_memory, o1_out_imag_V, array</column>
<column name="o1_out_imag_V_q0">in, 32, ap_memory, o1_out_imag_V, array</column>
<column name="o1_out_imag_V_1_address0">out, 2, ap_memory, o1_out_imag_V_1, array</column>
<column name="o1_out_imag_V_1_ce0">out, 1, ap_memory, o1_out_imag_V_1, array</column>
<column name="o1_out_imag_V_1_q0">in, 32, ap_memory, o1_out_imag_V_1, array</column>
<column name="o1_out_imag_V_2_address0">out, 2, ap_memory, o1_out_imag_V_2, array</column>
<column name="o1_out_imag_V_2_ce0">out, 1, ap_memory, o1_out_imag_V_2, array</column>
<column name="o1_out_imag_V_2_q0">in, 32, ap_memory, o1_out_imag_V_2, array</column>
<column name="o1_out_imag_V_3_address0">out, 2, ap_memory, o1_out_imag_V_3, array</column>
<column name="o1_out_imag_V_3_ce0">out, 1, ap_memory, o1_out_imag_V_3, array</column>
<column name="o1_out_imag_V_3_q0">in, 32, ap_memory, o1_out_imag_V_3, array</column>
<column name="o2_out_real_V_address0">out, 2, ap_memory, o2_out_real_V, array</column>
<column name="o2_out_real_V_ce0">out, 1, ap_memory, o2_out_real_V, array</column>
<column name="o2_out_real_V_q0">in, 32, ap_memory, o2_out_real_V, array</column>
<column name="o2_out_real_V_1_address0">out, 2, ap_memory, o2_out_real_V_1, array</column>
<column name="o2_out_real_V_1_ce0">out, 1, ap_memory, o2_out_real_V_1, array</column>
<column name="o2_out_real_V_1_q0">in, 32, ap_memory, o2_out_real_V_1, array</column>
<column name="o2_out_real_V_2_address0">out, 2, ap_memory, o2_out_real_V_2, array</column>
<column name="o2_out_real_V_2_ce0">out, 1, ap_memory, o2_out_real_V_2, array</column>
<column name="o2_out_real_V_2_q0">in, 32, ap_memory, o2_out_real_V_2, array</column>
<column name="o2_out_real_V_3_address0">out, 2, ap_memory, o2_out_real_V_3, array</column>
<column name="o2_out_real_V_3_ce0">out, 1, ap_memory, o2_out_real_V_3, array</column>
<column name="o2_out_real_V_3_q0">in, 32, ap_memory, o2_out_real_V_3, array</column>
<column name="o2_out_imag_V_address0">out, 2, ap_memory, o2_out_imag_V, array</column>
<column name="o2_out_imag_V_ce0">out, 1, ap_memory, o2_out_imag_V, array</column>
<column name="o2_out_imag_V_q0">in, 32, ap_memory, o2_out_imag_V, array</column>
<column name="o2_out_imag_V_1_address0">out, 2, ap_memory, o2_out_imag_V_1, array</column>
<column name="o2_out_imag_V_1_ce0">out, 1, ap_memory, o2_out_imag_V_1, array</column>
<column name="o2_out_imag_V_1_q0">in, 32, ap_memory, o2_out_imag_V_1, array</column>
<column name="o2_out_imag_V_2_address0">out, 2, ap_memory, o2_out_imag_V_2, array</column>
<column name="o2_out_imag_V_2_ce0">out, 1, ap_memory, o2_out_imag_V_2, array</column>
<column name="o2_out_imag_V_2_q0">in, 32, ap_memory, o2_out_imag_V_2, array</column>
<column name="o2_out_imag_V_3_address0">out, 2, ap_memory, o2_out_imag_V_3, array</column>
<column name="o2_out_imag_V_3_ce0">out, 1, ap_memory, o2_out_imag_V_3, array</column>
<column name="o2_out_imag_V_3_q0">in, 32, ap_memory, o2_out_imag_V_3, array</column>
<column name="e_out_real_V_address0">out, 2, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_ce0">out, 1, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_q0">in, 32, ap_memory, e_out_real_V, array</column>
<column name="e_out_real_V_1_address0">out, 2, ap_memory, e_out_real_V_1, array</column>
<column name="e_out_real_V_1_ce0">out, 1, ap_memory, e_out_real_V_1, array</column>
<column name="e_out_real_V_1_q0">in, 32, ap_memory, e_out_real_V_1, array</column>
<column name="e_out_real_V_2_address0">out, 2, ap_memory, e_out_real_V_2, array</column>
<column name="e_out_real_V_2_ce0">out, 1, ap_memory, e_out_real_V_2, array</column>
<column name="e_out_real_V_2_q0">in, 32, ap_memory, e_out_real_V_2, array</column>
<column name="e_out_real_V_3_address0">out, 2, ap_memory, e_out_real_V_3, array</column>
<column name="e_out_real_V_3_ce0">out, 1, ap_memory, e_out_real_V_3, array</column>
<column name="e_out_real_V_3_q0">in, 32, ap_memory, e_out_real_V_3, array</column>
<column name="e_out_imag_V_address0">out, 2, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_ce0">out, 1, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_q0">in, 32, ap_memory, e_out_imag_V, array</column>
<column name="e_out_imag_V_1_address0">out, 2, ap_memory, e_out_imag_V_1, array</column>
<column name="e_out_imag_V_1_ce0">out, 1, ap_memory, e_out_imag_V_1, array</column>
<column name="e_out_imag_V_1_q0">in, 32, ap_memory, e_out_imag_V_1, array</column>
<column name="e_out_imag_V_2_address0">out, 2, ap_memory, e_out_imag_V_2, array</column>
<column name="e_out_imag_V_2_ce0">out, 1, ap_memory, e_out_imag_V_2, array</column>
<column name="e_out_imag_V_2_q0">in, 32, ap_memory, e_out_imag_V_2, array</column>
<column name="e_out_imag_V_3_address0">out, 2, ap_memory, e_out_imag_V_3, array</column>
<column name="e_out_imag_V_3_ce0">out, 1, ap_memory, e_out_imag_V_3, array</column>
<column name="e_out_imag_V_3_q0">in, 32, ap_memory, e_out_imag_V_3, array</column>
</table>
</item>
</section>
</profile>
