<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Adc Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Adc Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m3_s__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___s_a_m3_s___a_d_c.html">Analog-to-digital Converter</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Adc" -->
<p><a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_a_m3_s_8h_source.html">S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/SAM3S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad39f3b666cf738aaa481425450a645b4"></a><!-- doxytag: member="Adc::ADC_CR" ref="ad39f3b666cf738aaa481425450a645b4" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad39f3b666cf738aaa481425450a645b4">ADC_CR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x00) Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a50f6391d438c327c03421890da8b0c"></a><!-- doxytag: member="Adc::ADC_MR" ref="a9a50f6391d438c327c03421890da8b0c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a9a50f6391d438c327c03421890da8b0c">ADC_MR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x04) Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae21c150c2c2c89778c69b3bf8dce834a"></a><!-- doxytag: member="Adc::ADC_SEQR1" ref="ae21c150c2c2c89778c69b3bf8dce834a" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ae21c150c2c2c89778c69b3bf8dce834a">ADC_SEQR1</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x08) Channel Sequence Register 1 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af376ab5699224c74b64d6fbec657e546"></a><!-- doxytag: member="Adc::ADC_SEQR2" ref="af376ab5699224c74b64d6fbec657e546" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#af376ab5699224c74b64d6fbec657e546">ADC_SEQR2</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x0C) Channel Sequence Register 2 <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98e18f85418175817d824b3a43f0ab6e"></a><!-- doxytag: member="Adc::ADC_CHER" ref="a98e18f85418175817d824b3a43f0ab6e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a98e18f85418175817d824b3a43f0ab6e">ADC_CHER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x10) Channel Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7cd66e7016957dd0b3429ce46ae6d9b"></a><!-- doxytag: member="Adc::ADC_CHDR" ref="ad7cd66e7016957dd0b3429ce46ae6d9b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad7cd66e7016957dd0b3429ce46ae6d9b">ADC_CHDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x14) Channel Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54628eefad27d881a332c9ddad97619c"></a><!-- doxytag: member="Adc::ADC_CHSR" ref="a54628eefad27d881a332c9ddad97619c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a54628eefad27d881a332c9ddad97619c">ADC_CHSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x18) Channel Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf83afed9d607e2fcf0ac6540bebee3a"></a><!-- doxytag: member="Adc::Reserved1" ref="adf83afed9d607e2fcf0ac6540bebee3a" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38bbb4f3f110bfb92e76dbd449103707"></a><!-- doxytag: member="Adc::ADC_LCDR" ref="a38bbb4f3f110bfb92e76dbd449103707" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a38bbb4f3f110bfb92e76dbd449103707">ADC_LCDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x20) Last Converted Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac181c90edd03d4ba5f57c8e9db53cd7e"></a><!-- doxytag: member="Adc::ADC_IER" ref="ac181c90edd03d4ba5f57c8e9db53cd7e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ac181c90edd03d4ba5f57c8e9db53cd7e">ADC_IER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x24) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3ba8090faec5a39dde230c95b6f8bd8"></a><!-- doxytag: member="Adc::ADC_IDR" ref="ac3ba8090faec5a39dde230c95b6f8bd8" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ac3ba8090faec5a39dde230c95b6f8bd8">ADC_IDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x28) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a349bb20bfbed6b76d8c06b4bd14c1257"></a><!-- doxytag: member="Adc::ADC_IMR" ref="a349bb20bfbed6b76d8c06b4bd14c1257" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a349bb20bfbed6b76d8c06b4bd14c1257">ADC_IMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x2C) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1d74c76ce66eb38942e3b0f291888a38"></a><!-- doxytag: member="Adc::ADC_ISR" ref="a1d74c76ce66eb38942e3b0f291888a38" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a1d74c76ce66eb38942e3b0f291888a38">ADC_ISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x30) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c4c0b412aaadd7621e8374cb37bdabb"></a><!-- doxytag: member="Adc::Reserved2" ref="a4c4c0b412aaadd7621e8374cb37bdabb" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34c4681a98955c7a4c64580e5c548117"></a><!-- doxytag: member="Adc::ADC_OVER" ref="a34c4681a98955c7a4c64580e5c548117" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a34c4681a98955c7a4c64580e5c548117">ADC_OVER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x3C) Overrun Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c83a211cb6dc2908e73af00e4a69ca2"></a><!-- doxytag: member="Adc::ADC_EMR" ref="a3c83a211cb6dc2908e73af00e4a69ca2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a3c83a211cb6dc2908e73af00e4a69ca2">ADC_EMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x40) Extended Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23fef5d81f67d00d2d6c1d0cba023b75"></a><!-- doxytag: member="Adc::ADC_CWR" ref="a23fef5d81f67d00d2d6c1d0cba023b75" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a23fef5d81f67d00d2d6c1d0cba023b75">ADC_CWR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x44) Compare Window Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1dacdfe2de25682aca787616350123cf"></a><!-- doxytag: member="Adc::ADC_CGR" ref="a1dacdfe2de25682aca787616350123cf" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a1dacdfe2de25682aca787616350123cf">ADC_CGR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x48) Channel Gain Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd88e0396ef178c920ce11c9705f6a05"></a><!-- doxytag: member="Adc::ADC_COR" ref="abd88e0396ef178c920ce11c9705f6a05" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#abd88e0396ef178c920ce11c9705f6a05">ADC_COR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x4C) Channel Offset Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afddfe32292e10fa059bf587f9c55d18e"></a><!-- doxytag: member="Adc::ADC_CDR" ref="afddfe32292e10fa059bf587f9c55d18e" args="[16]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#afddfe32292e10fa059bf587f9c55d18e">ADC_CDR</a> [16]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x50) Channel Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25a0473ab0057c5c4195604f345fd519"></a><!-- doxytag: member="Adc::Reserved3" ref="a25a0473ab0057c5c4195604f345fd519" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a249d831008a2259be71c87e6f015d93e"></a><!-- doxytag: member="Adc::ADC_ACR" ref="a249d831008a2259be71c87e6f015d93e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a249d831008a2259be71c87e6f015d93e">ADC_ACR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x94) Analog Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a110e318ab8c21289fd82e53471ce15f2"></a><!-- doxytag: member="Adc::Reserved4" ref="a110e318ab8c21289fd82e53471ce15f2" args="[19]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [19]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab477e52bde0fb68d7320f3b6f86b24a0"></a><!-- doxytag: member="Adc::ADC_WPMR" ref="ab477e52bde0fb68d7320f3b6f86b24a0" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ab477e52bde0fb68d7320f3b6f86b24a0">ADC_WPMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0xE4) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6162057c483a6446c18625dc3add565d"></a><!-- doxytag: member="Adc::ADC_WPSR" ref="a6162057c483a6446c18625dc3add565d" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a6162057c483a6446c18625dc3add565d">ADC_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0xE8) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac60b500485daf9a9b61e2e67f5ca8956"></a><!-- doxytag: member="Adc::Reserved5" ref="ac60b500485daf9a9b61e2e67f5ca8956" args="[5]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a2f7465d8442af48f50797e9557c655"></a><!-- doxytag: member="Adc::ADC_RPR" ref="a1a2f7465d8442af48f50797e9557c655" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a1a2f7465d8442af48f50797e9557c655">ADC_RPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x100) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae837c6a971e5a9ee895c821fb4cde8f0"></a><!-- doxytag: member="Adc::ADC_RCR" ref="ae837c6a971e5a9ee895c821fb4cde8f0" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ae837c6a971e5a9ee895c821fb4cde8f0">ADC_RCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x104) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adab31acff383e3a95c12b148986b5ad0"></a><!-- doxytag: member="Adc::ADC_TPR" ref="adab31acff383e3a95c12b148986b5ad0" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#adab31acff383e3a95c12b148986b5ad0">ADC_TPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x108) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2d7fb9ecf0e6a1766d5db905ec68eba"></a><!-- doxytag: member="Adc::ADC_TCR" ref="af2d7fb9ecf0e6a1766d5db905ec68eba" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#af2d7fb9ecf0e6a1766d5db905ec68eba">ADC_TCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x10C) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad09220fdcd726a2744314ebdd8ffc02e"></a><!-- doxytag: member="Adc::ADC_RNPR" ref="ad09220fdcd726a2744314ebdd8ffc02e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#ad09220fdcd726a2744314ebdd8ffc02e">ADC_RNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x110) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca6012d299f3e00c032d1fe55055f58b"></a><!-- doxytag: member="Adc::ADC_RNCR" ref="aca6012d299f3e00c032d1fe55055f58b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#aca6012d299f3e00c032d1fe55055f58b">ADC_RNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x114) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25cbd99c09cfb209b8bfbdc2abde7077"></a><!-- doxytag: member="Adc::ADC_TNPR" ref="a25cbd99c09cfb209b8bfbdc2abde7077" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a25cbd99c09cfb209b8bfbdc2abde7077">ADC_TNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x118) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a027ec85018421ba58e3fe3959fb74bf7"></a><!-- doxytag: member="Adc::ADC_TNCR" ref="a027ec85018421ba58e3fe3959fb74bf7" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a027ec85018421ba58e3fe3959fb74bf7">ADC_TNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x11C) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a738a6bc90d1185466a920fa29690831b"></a><!-- doxytag: member="Adc::ADC_PTCR" ref="a738a6bc90d1185466a920fa29690831b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a738a6bc90d1185466a920fa29690831b">ADC_PTCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x120) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d6e87080cae0ce567085beeaef9b899"></a><!-- doxytag: member="Adc::ADC_PTSR" ref="a6d6e87080cae0ce567085beeaef9b899" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_adc.html#a6d6e87080cae0ce567085beeaef9b899">ADC_PTSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> Offset: 0x124) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_adc.html" title="Adc hardware registers.">Adc</a> hardware registers. </p>

<p>Definition at line <a class="el" href="_s_a_m3_s_8h_source.html#l00239">239</a> of file <a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/<a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
