# Creating the project

Run create_proj.tcl in Vivado. This script imports files and creates two block designs:

*simulation -> with AXI VIP to simulate design with included testbenches
*synthesis 	-> full system with PS for synthesis and implementation on FPGA (ZedBoard)

