<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RAIL: chip/efr32/efr32xg1x/rail_chip_specific.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RAIL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rail__chip__specific_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rail_chip_specific.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rail__chip__specific_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifndef __RAIL_CHIP_SPECIFIC_H_</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifndef __RAIL_TYPES_H__</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#warning rail_chip_specific.h should only be included by rail_types.h</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rail__types_8h.html">rail_types.h</a>&quot;</span> <span class="comment">// Force rail_chip_specific.h only within rail_types.h</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define __RAIL_CHIP_SPECIFIC_H_</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rail__features_8h.html">rail_features.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">// Multiprotocol</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a243ec9e0b276c7db32821214f411da08">   54</a></span>&#160;<span class="preprocessor">#define TRANSITION_TIME_US 430</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#ga6173cf5194e4049e672b48c19a0b4b8c">   68</a></span>&#160;<span class="preprocessor">#define EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 26</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#ga68141e326d54306ef7f7a757e981b110">   75</a></span>&#160;<span class="preprocessor">#define EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 26</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#ga577482ef3684a73ef9ae05650c0c215e">   82</a></span>&#160;<span class="preprocessor">#define EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 26</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#ga550dff7248111a9e3b4f551421321b27">   89</a></span>&#160;<span class="preprocessor">#define EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 26</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#if (_SILICON_LABS_32B_SERIES_1_CONFIG == 1)</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 2)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 3)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 4)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#error &quot;Unsupported platform!&quot;</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#endif //_SILICON_LABS_32B_SERIES_1_CONFIG</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#gab8b9632959bdd26b190a8163987fac95">  111</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="group___general___e_f_r32_x_g1.html#gab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a>[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE];</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_r_a_i_l_sched___config__t.html">  121</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAILSched_Config {</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">  122</a></span>&#160;  RAIL_SchedulerStateBuffer_t <a class="code" href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">buffer</a>; </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;} <a class="code" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a>;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#gab94f8104162590ddb3d30f63423f82ca">  130</a></span>&#160;<span class="preprocessor">#define EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE 88</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#gad7fb612a64d192dd4492939c45324e76">  137</a></span>&#160;<span class="preprocessor">#define EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE 90</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#ga6ebd0861fe5c61fbc04c2cc1c1cb9d38">  144</a></span>&#160;<span class="preprocessor">#define EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE 90</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#gaa129ce6047aa71daa36306ec179ea142">  151</a></span>&#160;<span class="preprocessor">#define EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE 90</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#if (_SILICON_LABS_32B_SERIES_1_CONFIG == 1)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 2)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 3)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 4)</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#error &quot;Unsupported platform!&quot;</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#endif //_SILICON_LABS_32B_SERIES_1_CONFIG</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___general___e_f_r32_x_g1.html#ga2e1d2cb24822c99e057532d0fa4fdc29">  169</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="group___general___e_f_r32_x_g1.html#ga2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a>[RAIL_STATE_UINT32_BUFFER_SIZE];</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html">  179</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_Config {</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#ac306471283408d4d47ffca784681c740">  188</a></span>&#160;  void (*eventsCallback)(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, <a class="code" href="group___events.html#ga1559b73de83c34b15369bd0be4429a45">RAIL_Events_t</a> events);</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">  198</a></span>&#160;  <span class="keywordtype">void</span> *<a class="code" href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">protocol</a>;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">  204</a></span>&#160;  <a class="code" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a> *<a class="code" href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">scheduler</a>;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">  209</a></span>&#160;  RAIL_StateBuffer_t <a class="code" href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">buffer</a>;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;} <a class="code" href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a>;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; <span class="comment">// end of group General_EFR32XG1</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___multiprotocol___e_f_r32.html#ga9cc0246bb308ae8311cf0e746c42372e">  225</a></span>&#160;<span class="preprocessor">#define RAIL_EFR32_HANDLE ((RAIL_Handle_t)0xFFFFFFFFUL)</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160; <span class="comment">// end of group Multiprotocol_EFR32</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// Antenna Control</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">  243</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a>) {</div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">  245</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a> = 0,</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">  247</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a> = 1,</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">  249</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a> = 255,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;};</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define RAIL_ANTENNA_0    ((RAIL_AntennaSel_t) RAIL_ANTENNA_0)</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define RAIL_ANTENNA_1    ((RAIL_AntennaSel_t) RAIL_ANTENNA_1)</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define RAIL_ANTENNA_AUTO ((RAIL_AntennaSel_t) RAIL_ANTENNA_AUTO)</span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html">  263</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_AntennaConfig {</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">  265</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">ant0PinEn</a>;</div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">  267</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">ant1PinEn</a>;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">  269</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">ant0Loc</a>;</div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#adba3a939fb12dcc9ac4ca20c464b7c71">  271</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#adba3a939fb12dcc9ac4ca20c464b7c71">ant0Port</a>;</div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">  273</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">ant0Pin</a>;</div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">  275</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">ant1Loc</a>;</div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#aa26cc89ef42723f1e705360666e0bb39">  277</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#aa26cc89ef42723f1e705360666e0bb39">ant1Port</a>;</div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">  279</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">ant1Pin</a>;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;} <a class="code" href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a>;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; <span class="comment">// end of group Antenna_Control_EFR32</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// Calibration</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga28feea6fbfddfe14e4ba5290b301081d">  311</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define RAIL_CAL_TEMP_VCO         (0x00000001U)</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga97381526c792e093e656130c9a11f12d">  313</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ONETIME_IRCAL    (0x00010000U)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac628de9e1896ccdd3f5dbb64182518d3">  316</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_TEMP             (RAIL_CAL_TEMP_VCO)</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga2c7da807f1359b0dae2eaf026e3fd993">  318</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ONETIME          (RAIL_CAL_ONETIME_IRCAL)</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gad124992189ae3811e70558010c3aba8f">  320</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_PERF             (0)</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga52c37a88be4b922086e46c2b202c96ec">  322</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_OFFLINE          (RAIL_CAL_ONETIME_IRCAL)</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga6b753959c0e1acec5cd338cdf2e775ba">  324</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ALL              (RAIL_CAL_TEMP | RAIL_CAL_ONETIME)</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac89e865bfce7958b91197bde1ab7794d">  326</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ALL_PENDING      (0x00000000U)</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gad1d69115469b551ca82a871ab6330993">  328</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_INVALID_VALUE    (0xFFFFFFFFU)</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gafcc1407326096c1569993e9207fef06f">  334</a></span>&#160;<span class="preprocessor">#define RAIL_RF_PATHS 1</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga1568d21307bbaaa181ad6d05fb4fd07b">  345</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="group___calibration___e_f_r32.html#ga1568d21307bbaaa181ad6d05fb4fd07b">RAIL_IrCalValues_t</a>[<a class="code" href="group___calibration___e_f_r32.html#gafcc1407326096c1569993e9207fef06f">RAIL_RF_PATHS</a>];</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga2d40150151c4ad08c4c8e757e51d0b45">  353</a></span>&#160;<span class="preprocessor">#define RAIL_IRCALVALUES_UNINIT { \</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">    RAIL_CAL_INVALID_VALUE,       \</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___channel_config_entry_attr.html">  362</a></span>&#160;<span class="keyword">struct </span><a class="code" href="struct_r_a_i_l___channel_config_entry_attr.html">RAIL_ChannelConfigEntryAttr</a> {</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___channel_config_entry_attr.html#ac6494b63b8d0fb739c966bae18df6476">  363</a></span>&#160;  RAIL_IrCalValues_t <a class="code" href="struct_r_a_i_l___channel_config_entry_attr.html#ac6494b63b8d0fb739c966bae18df6476">calValues</a>; </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;};</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                      uint32_t imageRejection);</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gaa730140ad7b36f2092138c93be55fb15">RAIL_ApplyIrCalibrationAlt</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                                         RAIL_IrCalValues_t *imageRejection,</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                                         <a class="code" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a> rfPath);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                               uint32_t *imageRejection);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gae4eedbb441f226c8d38aa09e2060860c">RAIL_CalibrateIrAlt</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                                  RAIL_IrCalValues_t *imageRejection,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                  <a class="code" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a> rfPath);</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                                uint32_t *imageRejection);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                                uint32_t *imageRejection);</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                   uint32_t *imageRejection);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle);</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___cal_values__t.html">  534</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_CalValues {</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">  535</a></span>&#160;  uint32_t <a class="code" href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">imageRejection</a>; </div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;} <a class="code" href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac97b7693833c99fd36c932875587b288">  544</a></span>&#160;<span class="preprocessor">#define RAIL_CALVALUES_UNINIT (RAIL_CalValues_t){ \</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor">    RAIL_CAL_INVALID_VALUE,                       \</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160; <span class="comment">// end of group Calibration_EFR32</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment">// Diagnostic</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">  571</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> int16_t <a class="code" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a>;</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#ga28cee380611f8ca810c4caa2ea50cab8">  576</a></span>&#160;<span class="preprocessor">#define RAIL_FREQUENCY_OFFSET_MAX ((RAIL_FrequencyOffset_t) 0x3FFF)</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#ga0c1fe3799f746db16e8d0e89a38ac8ec">  581</a></span>&#160;<span class="preprocessor">#define RAIL_FREQUENCY_OFFSET_MIN ((RAIL_FrequencyOffset_t) -RAIL_FREQUENCY_OFFSET_MAX)</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#gac453ba46510d4abcc60b86d74555cbd8">  587</a></span>&#160;<span class="preprocessor">#define RAIL_FREQUENCY_OFFSET_INVALID ((RAIL_FrequencyOffset_t) 0x8000)</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160; <span class="comment">// end of group Diagnostic_EFR32</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">// Radio Configuration</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">  608</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t *<a class="code" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; <span class="comment">// end of group Radio_Configuration_EFR32</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">// Transmit</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">  632</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> uint8_t <a class="code" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gabb8817d704d724165f022631c04cf515">  638</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_2P4_LP_MAX     (7U)</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga1a2d074b3d757290c2b2377b9f07c6af">  643</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_2P4_HP_MAX     (252U)</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gac427b9c78ece339c8011aa4edd0901c9">  648</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_HP_MAX (248U)</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gaa7cfb96ec96020b8e272b6bbcf9e64d7">  653</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_2P4_LP_MIN     (1U)</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga66508b2ceb5ba431a7dcb8e2e36dbab6">  658</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_2P4_HP_MIN     (0U)</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga8d58aa4f4bf16912bf392c259295af30">  663</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_HP_MIN (0U)</span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gabba4752575f8f70cd7092a50e60b6540">  668</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_INVALID (255U)</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gabd8e21eb2284182ac7a96a99f2deb372">  674</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_MAX (254U)</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga385fc39401ebb53ccd19c77f4824c0d5">  677</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_LP_MAX      RAIL_TX_POWER_LEVEL_2P4_LP_MAX</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;</div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gafba3a28cf5d2066bdb25a4bdf491c299">  679</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_HP_MAX      RAIL_TX_POWER_LEVEL_2P4_HP_MAX</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gadda85ec3f0d62e8705757f6186f253a9">  681</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_MAX  RAIL_TX_POWER_LEVEL_SUBGIG_HP_MAX</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga3727c23c642b51f917929159794871b2">  683</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_LP_MIN      RAIL_TX_POWER_LEVEL_2P4_LP_MIN</span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga7dd99eb9ab39a8f6d577f7db387b7ad3">  685</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_HP_MIN      RAIL_TX_POWER_LEVEL_2P4_HP_MIN</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga72355fabca49f83dc3ce299f7c433b14">  687</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_MIN  RAIL_TX_POWER_LEVEL_SUBGIG_HP_MIN</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">  697</a></span>&#160;<a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a>) {</div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba7aa12dee6000497ee582e6f3c4ae4142">  699</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba7aa12dee6000497ee582e6f3c4ae4142">RAIL_TX_POWER_MODE_2P4GIG_HP</a>,</div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">  701</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a> = <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba7aa12dee6000497ee582e6f3c4ae4142">RAIL_TX_POWER_MODE_2P4GIG_HP</a>,</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba41190e38650b1700635ee1f461b428fb">  703</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba41190e38650b1700635ee1f461b428fb">RAIL_TX_POWER_MODE_2P4GIG_LP</a>,</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">  705</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a> = <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba41190e38650b1700635ee1f461b428fb">RAIL_TX_POWER_MODE_2P4GIG_LP</a>,</div><div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">  707</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a>,</div><div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">  709</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a>,</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;};</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga2533107d4ae96a46b8dc1389bd2ccedc">  715</a></span>&#160;<span class="preprocessor">#define RAIL_NUM_PA (3U)</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_2P4GIG_HP ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_2P4GIG_HP)</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_2P4GIG_LP ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_2P4GIG_LP)</span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_2P4_HP ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_2P4_HP)</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_2P4_LP ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_2P4_LP)</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_SUBGIG ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_SUBGIG)</span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_NONE   ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_NONE)</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga5e4f6e8eb94b39bdf734d6248fbf94c8">  734</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_NAMES {  \</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_2P4GIG_HP&quot;, \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_2P4GIG_LP&quot;, \</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_SUBGIG_HP&quot;, \</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_NONE&quot;       \</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html">  746</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_TxPowerConfig {</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">  748</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a> <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">mode</a>;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">  753</a></span>&#160;  uint16_t <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">voltage</a>;</div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">  755</a></span>&#160;  uint16_t <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">rampTime</a>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;} <a class="code" href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a>;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; <span class="comment">// end of group PA_EFR32</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;<span class="comment">// PTI</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">  775</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a>) {</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">  777</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a>,</div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">  779</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a>,</div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">  781</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a>,</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">  783</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a>,</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;};</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_DISABLED     ((RAIL_PtiMode_t) RAIL_PTI_MODE_DISABLED)</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_SPI          ((RAIL_PtiMode_t) RAIL_PTI_MODE_SPI)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_UART         ((RAIL_PtiMode_t) RAIL_PTI_MODE_UART)</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_UART_ONEWIRE ((RAIL_PtiMode_t) RAIL_PTI_MODE_UART_ONEWIRE)</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html">  798</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_PtiConfig {</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">  800</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a> <a class="code" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">mode</a>;</div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">  802</a></span>&#160;  uint32_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">baud</a>;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">  804</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">doutLoc</a>;</div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a68da8b6d1f1deb47427a4b3e6a62209a">  806</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a68da8b6d1f1deb47427a4b3e6a62209a">doutPort</a>;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">  808</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">doutPin</a>;</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">  810</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">dclkLoc</a>;</div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ae5de5c661076a27819de6980577281ad">  812</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ae5de5c661076a27819de6980577281ad">dclkPort</a>;</div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">  814</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">dclkPin</a>;</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">  816</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">dframeLoc</a>;</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a28ebf97b539faff1de2d286aa889daf4">  818</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a28ebf97b539faff1de2d286aa889daf4">dframePort</a>;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">  820</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">dframePin</a>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;} <a class="code" href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160; <span class="comment">// end of group PTI_EFR32</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> * Calibration Structures</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> *****************************************************************************/</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define RAIL_PACTUNE_IGNORE (255U)</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; <span class="comment">// end of group Calibration</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">// Retiming</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#ga08e6c639279d2873c126a1816586a500">  858</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___retiming___e_f_r32.html#ga08e6c639279d2873c126a1816586a500">RAIL_RetimeOptions_t</a>) {</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500a4e52b8e54887c56d62d832f8fbd7051b">  860</a></span>&#160;  <a class="code" href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500a4e52b8e54887c56d62d832f8fbd7051b">RAIL_RETIME_OPTION_HFXO_SHIFT</a> = 0,</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500a3d3b73fbaff9c4f669e26116d3e6e9c3">  862</a></span>&#160;  <a class="code" href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500a3d3b73fbaff9c4f669e26116d3e6e9c3">RAIL_RETIME_OPTION_HFRCO_SHIFT</a>,</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500ae26343e0668f4384d1157886b54613b4">  864</a></span>&#160;  <a class="code" href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500ae26343e0668f4384d1157886b54613b4">RAIL_RETIME_OPTION_DCDC_SHIFT</a>,</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;};</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">// RAIL_RetimeOptions_t bitmasks</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gaf45e8972ca92d78b528fb3c90a978b97">  871</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define RAIL_RETIME_OPTION_HFXO \</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="preprocessor">  (1U &lt;&lt; RAIL_RETIME_OPTION_HFXO_SHIFT)</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#ga3455ecde91c62593e1d0b9489573503e">  877</a></span>&#160;<span class="preprocessor">#define RAIL_RETIME_OPTION_HFRCO \</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">  (1U &lt;&lt; RAIL_RETIME_OPTION_HFRCO_SHIFT)</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gaea4ec2ebbce95d9a312970497f80ed8b">  883</a></span>&#160;<span class="preprocessor">#define RAIL_RETIME_OPTION_DCDC \</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">  (1U &lt;&lt; RAIL_RETIME_OPTION_DCDC_SHIFT)</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gac79b5c27d67c194ad4f8aaf3cdb61957">  887</a></span>&#160;<span class="preprocessor">#define RAIL_RETIME_OPTIONS_NONE 0x0U</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group___retiming___e_f_r32.html#gaa4fc795f952068039abe09cda324c2bf">  890</a></span>&#160;<span class="preprocessor">#define RAIL_RETIME_OPTIONS_ALL 0xFFU</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___retiming___e_f_r32.html#ga47ee9d19791233c89649ba1c3138d7bd">RAIL_ConfigRetimeOptions</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                       <a class="code" href="group___retiming___e_f_r32.html#ga08e6c639279d2873c126a1816586a500">RAIL_RetimeOptions_t</a> mask,</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;                                       <a class="code" href="group___retiming___e_f_r32.html#ga08e6c639279d2873c126a1816586a500">RAIL_RetimeOptions_t</a> options);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___retiming___e_f_r32.html#ga285c317439fcfc657f22ffc98afd091f">RAIL_GetRetimeOptions</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;                                    <a class="code" href="group___retiming___e_f_r32.html#ga08e6c639279d2873c126a1816586a500">RAIL_RetimeOptions_t</a> *pOptions);</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160; <span class="comment">// end of group Retiming_EFR32</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment"> * RX Channel Hopping</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment"> *****************************************************************************/</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define RAIL_CHANNEL_HOPPING_BUFFER_SIZE_PER_CHANNEL (25U)</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="comment">// end of group Rx_Channel_Hopping</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="preprocessor">#define RAIL_TIMER_SYNC_PRS_CHANNEL_DEFAULT  (7U)</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#if _SILICON_LABS_32B_SERIES_1_CONFIG &gt;= 3</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define RAIL_TIMER_SYNC_RTCC_CHANNEL_DEFAULT (1U)</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define RAIL_TIMER_SYNC_RTCC_CHANNEL_DEFAULT (0U)</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="group___sleep.html#ga0103c49db4c03562cfb1d180aa2baf28">  949</a></span>&#160;<span class="preprocessor">#define RAIL_TIMER_SYNC_DEFAULT {         \</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="preprocessor">    RAIL_TIMER_SYNC_PRS_CHANNEL_DEFAULT,  \</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">    RAIL_TIMER_SYNC_RTCC_CHANNEL_DEFAULT, \</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">    RAIL_SLEEP_CONFIG_TIMERSYNC_ENABLED,  \</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160; <span class="comment">// end of group Sleep</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a34a6ff6cd4099478480b8334914f6543">  960</a></span>&#160;<span class="preprocessor">#define RAIL_FIFO_ALIGNMENT_TYPE uint8_t</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a97c695a6297359f824a6afabe0a7fc7f">  963</a></span>&#160;<span class="preprocessor">#define RAIL_FIFO_ALIGNMENT (sizeof(RAIL_FIFO_ALIGNMENT_TYPE))</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;}</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a9fa62cab58fbb49f9b279f92450a7feb"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">RAIL_AntennaConfig_t::ant0Loc</a></div><div class="ttdeci">uint8_t ant0Loc</div><div class="ttdoc">Antenna 0 location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00269">rail_chip_specific.h:269</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a28ebf97b539faff1de2d286aa889daf4"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a28ebf97b539faff1de2d286aa889daf4">RAIL_PtiConfig_t::dframePort</a></div><div class="ttdeci">uint8_t dframePort</div><div class="ttdoc">Data frame (DFRAME) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00818">rail_chip_specific.h:818</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a></div><div class="ttdoc">Enum for antenna path 0. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00245">rail_chip_specific.h:245</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a3b1cbe59ed846d62893ca0f0c73c5b3d"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">RAIL_Config_t::buffer</a></div><div class="ttdeci">RAIL_StateBuffer_t buffer</div><div class="ttdoc">A structure for RAIL to maintain its internal state, which must be initialized to all zeros...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00209">rail_chip_specific.h:209</a></div></div>
<div class="ttc" id="rail__features_8h_html"><div class="ttname"><a href="rail__features_8h.html">rail_features.h</a></div><div class="ttdoc">Auxiliary header for the RAIL library. </div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a></div><div class="ttdoc">SPI mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00779">rail_chip_specific.h:779</a></div></div>
<div class="ttc" id="group___retiming___e_f_r32_html_ga285c317439fcfc657f22ffc98afd091f"><div class="ttname"><a href="group___retiming___e_f_r32.html#ga285c317439fcfc657f22ffc98afd091f">RAIL_GetRetimeOptions</a></div><div class="ttdeci">RAIL_Status_t RAIL_GetRetimeOptions(RAIL_Handle_t railHandle, RAIL_RetimeOptions_t *pOptions)</div><div class="ttdoc">Gets currently configured retiming option. </div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a8e373e48de02520fb4030b660e8dc5b3"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">RAIL_PtiConfig_t::baud</a></div><div class="ttdeci">uint32_t baud</div><div class="ttdoc">Output baudrate for PTI in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00802">rail_chip_specific.h:802</a></div></div>
<div class="ttc" id="group___retiming___e_f_r32_html_gga08e6c639279d2873c126a1816586a500a4e52b8e54887c56d62d832f8fbd7051b"><div class="ttname"><a href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500a4e52b8e54887c56d62d832f8fbd7051b">RAIL_RETIME_OPTION_HFXO_SHIFT</a></div><div class="ttdoc">Shift position of RAIL_RETIME_OPTION_HFXO bit. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00860">rail_chip_specific.h:860</a></div></div>
<div class="ttc" id="rail__types_8h_html_af699509de8da8916438386180ccead3f"><div class="ttname"><a href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a></div><div class="ttdeci">#define RAIL_ENUM(name)</div><div class="ttdoc">The RAIL library does not use enumerations because the ARM EABI leaves their size ambiguous...</div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00050">rail_types.h:50</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gad7845316f73360410f06e6a465a9c4f7"><div class="ttname"><a href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a></div><div class="ttdeci">RAIL_Status_t RAIL_ApplyIrCalibration(RAIL_Handle_t railHandle, uint32_t imageRejection)</div><div class="ttdoc">Apply a given image rejection calibration value. </div></div>
<div class="ttc" id="group___events_html_ga1559b73de83c34b15369bd0be4429a45"><div class="ttname"><a href="group___events.html#ga1559b73de83c34b15369bd0be4429a45">RAIL_Events_t</a></div><div class="ttdeci">RAIL_Events_t</div><div class="ttdoc">RAIL events passed to the event callback. </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00534">rail_types.h:534</a></div></div>
<div class="ttc" id="group___retiming___e_f_r32_html_ga47ee9d19791233c89649ba1c3138d7bd"><div class="ttname"><a href="group___retiming___e_f_r32.html#ga47ee9d19791233c89649ba1c3138d7bd">RAIL_ConfigRetimeOptions</a></div><div class="ttdeci">RAIL_Status_t RAIL_ConfigRetimeOptions(RAIL_Handle_t railHandle, RAIL_RetimeOptions_t mask, RAIL_RetimeOptions_t options)</div><div class="ttdoc">Configure retiming options. </div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_gaee32825f3105d9af8ef2d9892a6950cb"><div class="ttname"><a href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a></div><div class="ttdeci">RAIL_TxPowerMode_t</div><div class="ttdoc">An enumeration of the EFR32 power modes. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00697">rail_chip_specific.h:697</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a></div><div class="ttdoc">Invalid amplifier Selection. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00709">rail_chip_specific.h:709</a></div></div>
<div class="ttc" id="group___retiming___e_f_r32_html_ga08e6c639279d2873c126a1816586a500"><div class="ttname"><a href="group___retiming___e_f_r32.html#ga08e6c639279d2873c126a1816586a500">RAIL_RetimeOptions_t</a></div><div class="ttdeci">RAIL_RetimeOptions_t</div><div class="ttdoc">Retiming options bit shifts. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00858">rail_chip_specific.h:858</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gafbea2dbbd13346e2d4bd6c30dea6977e"><div class="ttname"><a href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateIr(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Run the image rejection calibration. </div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_adba3a939fb12dcc9ac4ca20c464b7c71"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#adba3a939fb12dcc9ac4ca20c464b7c71">RAIL_AntennaConfig_t::ant0Port</a></div><div class="ttdeci">uint8_t ant0Port</div><div class="ttdoc">Antenna 0 output GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00271">rail_chip_specific.h:271</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a56d1b6a8fcb95629e6f9c63a65c09cb8"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">RAIL_AntennaConfig_t::ant0Pin</a></div><div class="ttdeci">uint8_t ant0Pin</div><div class="ttdoc">Antenna 0 output GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00273">rail_chip_specific.h:273</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a92c371ab9613ce36bfa8b9f616cd294d"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">RAIL_TxPowerConfig_t::voltage</a></div><div class="ttdeci">uint16_t voltage</div><div class="ttdoc">Power amplifier supply voltage in mV, generally: DCDC supply ~ 1800 mV (1.8 V) Battery supply ~ 3300 ...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00753">rail_chip_specific.h:753</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gae4eedbb441f226c8d38aa09e2060860c"><div class="ttname"><a href="group___calibration___e_f_r32.html#gae4eedbb441f226c8d38aa09e2060860c">RAIL_CalibrateIrAlt</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateIrAlt(RAIL_Handle_t railHandle, RAIL_IrCalValues_t *imageRejection, RAIL_AntennaSel_t rfPath)</div><div class="ttdoc">Runs the image rejection calibration. </div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gac9cc5420014c73fb388dbf4fe2d12487"><div class="ttname"><a href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a></div><div class="ttdeci">RAIL_Status_t RAIL_IEEE802154_CalibrateIrSubGhz(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrate image rejection for IEEE 802.15.4 915 MHz and 868 MHz. </div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_ga0076e83c728b4a4416535d3a844dc0e2"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a></div><div class="ttdeci">RAIL_PtiMode_t</div><div class="ttdoc">A channel type enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00775">rail_chip_specific.h:775</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a2ae7816bc80d9b018f082c44b6f3853c"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">RAIL_Config_t::protocol</a></div><div class="ttdeci">void * protocol</div><div class="ttdoc">Pointer to a structure to hold state information required by the Protocol-specific APIs...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00198">rail_chip_specific.h:198</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a></div><div class="ttdoc">9-bit UART mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00783">rail_chip_specific.h:783</a></div></div>
<div class="ttc" id="rail__types_8h_html"><div class="ttname"><a href="rail__types_8h.html">rail_types.h</a></div><div class="ttdoc">This file contains the type definitions for RAIL structures, enums, and other types. </div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a357f1510d1553227288b93c6dfcc8bb9"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">RAIL_PtiConfig_t::mode</a></div><div class="ttdeci">RAIL_PtiMode_t mode</div><div class="ttdoc">Packet Trace mode (UART or SPI) </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00800">rail_chip_specific.h:800</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a7035c6434cf88a521a3c4db5b365fe0a"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">RAIL_AntennaConfig_t::ant1PinEn</a></div><div class="ttdeci">bool ant1PinEn</div><div class="ttdoc">Antenna 1 Pin Enable. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00267">rail_chip_specific.h:267</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a></div><div class="ttdoc">UART mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00781">rail_chip_specific.h:781</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ae4f272e76dd2dbd73fbc094d07ad7809"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">RAIL_PtiConfig_t::dclkPin</a></div><div class="ttdeci">uint8_t dclkPin</div><div class="ttdoc">Data clock (DCLK) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00814">rail_chip_specific.h:814</a></div></div>
<div class="ttc" id="struct_r_a_i_l___channel_config_entry_attr_html_ac6494b63b8d0fb739c966bae18df6476"><div class="ttname"><a href="struct_r_a_i_l___channel_config_entry_attr.html#ac6494b63b8d0fb739c966bae18df6476">RAIL_ChannelConfigEntryAttr::calValues</a></div><div class="ttdeci">RAIL_IrCalValues_t calValues</div><div class="ttdoc">IR calibration attributes specific to each channel configuration entry. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00363">rail_chip_specific.h:363</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a></div><div class="ttdoc">Enum for antenna path auto. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00249">rail_chip_specific.h:249</a></div></div>
<div class="ttc" id="struct_r_a_i_l___cal_values__t_html_a661c7ce933af7f16246c43e17cd3cd9d"><div class="ttname"><a href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">RAIL_CalValues_t::imageRejection</a></div><div class="ttdeci">uint32_t imageRejection</div><div class="ttdoc">An Image Rejection (IR) calibration value. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00535">rail_chip_specific.h:535</a></div></div>
<div class="ttc" id="group___retiming___e_f_r32_html_gga08e6c639279d2873c126a1816586a500a3d3b73fbaff9c4f669e26116d3e6e9c3"><div class="ttname"><a href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500a3d3b73fbaff9c4f669e26116d3e6e9c3">RAIL_RETIME_OPTION_HFRCO_SHIFT</a></div><div class="ttdoc">Shift position of RAIL_RETIME_OPTION_HFRCO bit. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00862">rail_chip_specific.h:862</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a4cd2ec932b491a2446e9fa89b9d3d58a"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">RAIL_AntennaConfig_t::ant1Loc</a></div><div class="ttdeci">uint8_t ant1Loc</div><div class="ttdoc">Antenna 1 location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00275">rail_chip_specific.h:275</a></div></div>
<div class="ttc" id="struct_r_a_i_l_sched___config__t_html"><div class="ttname"><a href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a></div><div class="ttdoc">A multiprotocol scheduler configuration and internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00121">rail_chip_specific.h:121</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a></div><div class="ttdoc">Turn PTI off entirely. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00777">rail_chip_specific.h:777</a></div></div>
<div class="ttc" id="group___general_html_gae0d330e2daabbf1988161b4bba1ddef3"><div class="ttname"><a href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a></div><div class="ttdeci">RAIL_Status_t</div><div class="ttdoc">A status returned by many RAIL API calls indicating their success or failure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00104">rail_types.h:104</a></div></div>
<div class="ttc" id="group___general_html_gade1c256898a301054e34aeee015a3582"><div class="ttname"><a href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a></div><div class="ttdeci">void * RAIL_Handle_t</div><div class="ttdoc">A handle of a RAIL instance, as returned from RAIL_Init(). </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00097">rail_types.h:97</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a68da8b6d1f1deb47427a4b3e6a62209a"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a68da8b6d1f1deb47427a4b3e6a62209a">RAIL_PtiConfig_t::doutPort</a></div><div class="ttdeci">uint8_t doutPort</div><div class="ttdoc">Data output (DOUT) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00806">rail_chip_specific.h:806</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a></div><div class="ttdoc">SubGig amplifier, up to 20 dBm, raw values: 0-248. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00707">rail_chip_specific.h:707</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_abae5aba8eaa90f3ea9203a3aa6f550ef"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">RAIL_PtiConfig_t::dframePin</a></div><div class="ttdeci">uint8_t dframePin</div><div class="ttdoc">Data frame (DFRAME) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00820">rail_chip_specific.h:820</a></div></div>
<div class="ttc" id="group___retiming___e_f_r32_html_gga08e6c639279d2873c126a1816586a500ae26343e0668f4384d1157886b54613b4"><div class="ttname"><a href="group___retiming___e_f_r32.html#gga08e6c639279d2873c126a1816586a500ae26343e0668f4384d1157886b54613b4">RAIL_RETIME_OPTION_DCDC_SHIFT</a></div><div class="ttdoc">Shift position of RAIL_RETIME_OPTION_DCDC bit. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00864">rail_chip_specific.h:864</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a></div><div class="ttdoc">A structure containing values used to initialize the power amplifiers. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00746">rail_chip_specific.h:746</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba41190e38650b1700635ee1f461b428fb"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba41190e38650b1700635ee1f461b428fb">RAIL_TX_POWER_MODE_2P4GIG_LP</a></div><div class="ttdoc">Low-power amplifier, up to 0 dBm, raw values: 1-7. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00703">rail_chip_specific.h:703</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga0d817fdf760d1b7635543d0d64e28918"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a></div><div class="ttdeci">RAIL_Status_t RAIL_IEEE802154_CalibrateIr2p4Ghz(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrate image rejection for IEEE 802.15.4 2.4 GHz. </div></div>
<div class="ttc" id="struct_r_a_i_l___channel_config_entry_attr_html"><div class="ttname"><a href="struct_r_a_i_l___channel_config_entry_attr.html">RAIL_ChannelConfigEntryAttr</a></div><div class="ttdoc">A channel configuration entry attribute structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00362">rail_chip_specific.h:362</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gaed72ec0a781080109529cd665eb6778a"><div class="ttname"><a href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateTemp(RAIL_Handle_t railHandle)</div><div class="ttdoc">Run the temperature calibration. </div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_ga58357fe4a8c80ee177c52ef4a2e0388b"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a></div><div class="ttdeci">RAIL_AntennaSel_t</div><div class="ttdoc">Antenna path Selection enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00243">rail_chip_specific.h:243</a></div></div>
<div class="ttc" id="group___radio___configuration___e_f_r32_html_ga718bfc17d26d48090ca378a7d48bd198"><div class="ttname"><a href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a></div><div class="ttdeci">const uint32_t * RAIL_RadioConfig_t</div><div class="ttdoc">The radio configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00608">rail_chip_specific.h:608</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ae5de5c661076a27819de6980577281ad"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ae5de5c661076a27819de6980577281ad">RAIL_PtiConfig_t::dclkPort</a></div><div class="ttdeci">uint8_t dclkPort</div><div class="ttdoc">Data clock (DCLK) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00812">rail_chip_specific.h:812</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a7ce5f2afd247264334f97594c8fab590"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">RAIL_PtiConfig_t::dframeLoc</a></div><div class="ttdeci">uint8_t dframeLoc</div><div class="ttdoc">Data frame (DFRAME) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00816">rail_chip_specific.h:816</a></div></div>
<div class="ttc" id="group___general___e_f_r32_x_g1_html_ga2e1d2cb24822c99e057532d0fa4fdc29"><div class="ttname"><a href="group___general___e_f_r32_x_g1.html#ga2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a></div><div class="ttdeci">uint32_t RAIL_StateBuffer_t[RAIL_STATE_UINT32_BUFFER_SIZE]</div><div class="ttdoc">A buffer to store RAIL internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00169">rail_chip_specific.h:169</a></div></div>
<div class="ttc" id="struct_r_a_i_l___cal_values__t_html"><div class="ttname"><a href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a></div><div class="ttdoc">A calibration value structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00534">rail_chip_specific.h:534</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a></div><div class="ttdoc">A configuration for antenna selection. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00263">rail_chip_specific.h:263</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a741fdb18b829741e2a41fa757264c864"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">RAIL_AntennaConfig_t::ant0PinEn</a></div><div class="ttdeci">bool ant0PinEn</div><div class="ttdoc">Antenna 0 Pin Enable. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00265">rail_chip_specific.h:265</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a></div><div class="ttdoc">Deprecated enum equivalent to RAIL_TX_POWER_MODE_2P4GIG_HP. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00701">rail_chip_specific.h:701</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga84ffa0812fd4bd0707dc88cb8f59fcfe"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a></div><div class="ttdeci">RAIL_Status_t RAIL_BLE_CalibrateIr(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrate image rejection for Bluetooth Low Energy. </div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_aa26cc89ef42723f1e705360666e0bb39"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#aa26cc89ef42723f1e705360666e0bb39">RAIL_AntennaConfig_t::ant1Port</a></div><div class="ttdeci">uint8_t ant1Port</div><div class="ttdoc">Antenna 1 output GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00277">rail_chip_specific.h:277</a></div></div>
<div class="ttc" id="group___diagnostic___e_f_r32_html_ga0f4031ddf7c4609dab78940d3680c531"><div class="ttname"><a href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a></div><div class="ttdeci">int16_t RAIL_FrequencyOffset_t</div><div class="ttdoc">Chip-specific type that represents the number of Frequency Offset units. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00571">rail_chip_specific.h:571</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a></div><div class="ttdoc">Deprecated enum equivalent to RAIL_TX_POWER_MODE_2P4GIG_LP. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00705">rail_chip_specific.h:705</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ade51ab1741c191e3c5bf6fb873379d10"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">RAIL_PtiConfig_t::dclkLoc</a></div><div class="ttdeci">uint8_t dclkLoc</div><div class="ttdoc">Data clock (DCLK) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00810">rail_chip_specific.h:810</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a></div><div class="ttdoc">Enum for antenna path 1. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00247">rail_chip_specific.h:247</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a1ae6e94653d3319ad3ba30f2601ca031"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">RAIL_TxPowerConfig_t::mode</a></div><div class="ttdeci">RAIL_TxPowerMode_t mode</div><div class="ttdoc">TX power mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00748">rail_chip_specific.h:748</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ab7888d07537366f8496b5a4970c3cc5f"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">RAIL_PtiConfig_t::doutPin</a></div><div class="ttdeci">uint8_t doutPin</div><div class="ttdoc">Data output (DOUT) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00808">rail_chip_specific.h:808</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba7aa12dee6000497ee582e6f3c4ae4142"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba7aa12dee6000497ee582e6f3c4ae4142">RAIL_TX_POWER_MODE_2P4GIG_HP</a></div><div class="ttdoc">High-power amplifier, up to 20 dBm, raw values: 0-252. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00699">rail_chip_specific.h:699</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga1568d21307bbaaa181ad6d05fb4fd07b"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga1568d21307bbaaa181ad6d05fb4fd07b">RAIL_IrCalValues_t</a></div><div class="ttdeci">uint32_t RAIL_IrCalValues_t[1]</div><div class="ttdoc">RAIL_IrCalValues_t. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00345">rail_chip_specific.h:345</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gafcc1407326096c1569993e9207fef06f"><div class="ttname"><a href="group___calibration___e_f_r32.html#gafcc1407326096c1569993e9207fef06f">RAIL_RF_PATHS</a></div><div class="ttdeci">#define RAIL_RF_PATHS</div><div class="ttdoc">Indicates the number of RF Paths supported. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00334">rail_chip_specific.h:334</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a729f48843039493484cfb78f5cc120cf"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">RAIL_PtiConfig_t::doutLoc</a></div><div class="ttdeci">uint8_t doutLoc</div><div class="ttdoc">Data output (DOUT) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00804">rail_chip_specific.h:804</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html"><div class="ttname"><a href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a></div><div class="ttdoc">RAIL configuration and internal state structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00179">rail_chip_specific.h:179</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a83ffaa5685071dce63a8425e8518a23b"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">RAIL_AntennaConfig_t::ant1Pin</a></div><div class="ttdeci">uint8_t ant1Pin</div><div class="ttdoc">Antenna 1 output GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00279">rail_chip_specific.h:279</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ga37838bfd8f434aade272985edd3b745d"><div class="ttname"><a href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a></div><div class="ttdeci">uint8_t RAIL_TxPowerLevel_t</div><div class="ttdoc">Raw power levels used directly by the RAIL_Get/SetTxPower API where a higher numerical value correspo...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00632">rail_chip_specific.h:632</a></div></div>
<div class="ttc" id="struct_r_a_i_l_sched___config__t_html_a3c885ceebfa3614a0cb5cdb2b5f5aecd"><div class="ttname"><a href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">RAILSched_Config_t::buffer</a></div><div class="ttdeci">RAIL_SchedulerStateBuffer_t buffer</div><div class="ttdoc">An internal state buffer. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00122">rail_chip_specific.h:122</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gaa730140ad7b36f2092138c93be55fb15"><div class="ttname"><a href="group___calibration___e_f_r32.html#gaa730140ad7b36f2092138c93be55fb15">RAIL_ApplyIrCalibrationAlt</a></div><div class="ttdeci">RAIL_Status_t RAIL_ApplyIrCalibrationAlt(RAIL_Handle_t railHandle, RAIL_IrCalValues_t *imageRejection, RAIL_AntennaSel_t rfPath)</div><div class="ttdoc">Applies a given image rejection calibration value. </div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a67f1bbf4a2c3591048536b4925708d98"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">RAIL_TxPowerConfig_t::rampTime</a></div><div class="ttdeci">uint16_t rampTime</div><div class="ttdoc">The amount of time to spend ramping for TX in uS. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00755">rail_chip_specific.h:755</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a></div><div class="ttdoc">A configuration for PTI. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00798">rail_chip_specific.h:798</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a1cf1702c14e50199ba70593956cc6bc2"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">RAIL_Config_t::scheduler</a></div><div class="ttdeci">RAILSched_Config_t * scheduler</div><div class="ttdoc">A pointer to a RAIL scheduler state object allocated in global read-write memory and initialized to a...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00204">rail_chip_specific.h:204</a></div></div>
<div class="ttc" id="group___general___e_f_r32_x_g1_html_gab8b9632959bdd26b190a8163987fac95"><div class="ttname"><a href="group___general___e_f_r32_x_g1.html#gab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a></div><div class="ttdeci">uint32_t RAIL_SchedulerStateBuffer_t[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE]</div><div class="ttdoc">A buffer used to store multiprotocol scheduler internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00111">rail_chip_specific.h:111</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_99570405f99daf86416ffaed27b0cf5c.html">chip</a></li><li class="navelem"><a class="el" href="dir_b303b20dad097fa47ed5c4c8c8f91c06.html">efr32</a></li><li class="navelem"><a class="el" href="dir_b4d03df67cd8d62fd34e8c894d32b943.html">efr32xg1x</a></li><li class="navelem"><a class="el" href="rail__chip__specific_8h.html">rail_chip_specific.h</a></li>
    <li class="footer">Generated on Mon Apr 5 2021 19:35:24 for RAIL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
