
---------- Begin Simulation Statistics ----------
final_tick                                57525140500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 278795                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734436                       # Number of bytes of host memory used
host_op_rate                                   304275                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   358.69                       # Real time elapsed on the host
host_tick_rate                              160377180                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109139393                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057525                       # Number of seconds simulated
sim_ticks                                 57525140500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109139393                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.150503                       # CPI: cycles per instruction
system.cpu.discardedOps                        431681                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         4805657                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.869185                       # IPC: instructions per cycle
system.cpu.numCycles                        115050281                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72222733     66.17%     66.17% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547028      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932683     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14738318     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139393                       # Class of committed instruction
system.cpu.tickCycles                       110244624                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10967                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         88162                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        89448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          691                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       181614                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            693                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                19660417                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15820208                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             88864                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8075668                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8062562                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.837710                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1050535                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                466                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          422612                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             287881                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           134731                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35999785                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35999785                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36002876                       # number of overall hits
system.cpu.dcache.overall_hits::total        36002876                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       111275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         111275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       111313                       # number of overall misses
system.cpu.dcache.overall_misses::total        111313                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7247062500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7247062500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7247062500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7247062500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36111060                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36111060                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36114189                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36114189                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003081                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003081                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003082                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003082                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65127.499438                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65127.499438                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65105.266231                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65105.266231                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        85001                       # number of writebacks
system.cpu.dcache.writebacks::total             85001                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20469                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20469                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20469                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        90806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        90806                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90844                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90844                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6098148500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6098148500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6100196500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6100196500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002515                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002515                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67155.788164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67155.788164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67150.241073                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67150.241073                       # average overall mshr miss latency
system.cpu.dcache.replacements                  88796                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21776519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21776519                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        24810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         24810                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    784428500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    784428500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21801329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21801329                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001138                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31617.432487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31617.432487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3895                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3895                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        20915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        20915                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    692364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    692364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33103.705475                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33103.705475                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14223266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14223266                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        86465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        86465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   6462634000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   6462634000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14309731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14309731                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 74742.774533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74742.774533                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16574                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        69891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        69891                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5405784500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5405784500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004884                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77345.931522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77345.931522                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3091                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3091                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           38                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012144                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012144                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           38                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      2048000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      2048000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.012144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012144                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 53894.736842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53894.736842                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2039.063773                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36264940                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90844                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            399.200167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2039.063773                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995637                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          794                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1042                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72661662                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72661662                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49110259                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17525879                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          10086504                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     29793259                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29793259                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29793259                       # number of overall hits
system.cpu.icache.overall_hits::total        29793259                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1324                       # number of overall misses
system.cpu.icache.overall_misses::total          1324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68838500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68838500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68838500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68838500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     29794583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29794583                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29794583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29794583                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 51992.824773                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 51992.824773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 51992.824773                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 51992.824773                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          650                       # number of writebacks
system.cpu.icache.writebacks::total               650                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1324                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1324                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1324                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1324                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67514500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67514500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67514500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50992.824773                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50992.824773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50992.824773                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50992.824773                       # average overall mshr miss latency
system.cpu.icache.replacements                    650                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29793259                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29793259                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68838500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68838500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29794583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29794583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 51992.824773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 51992.824773                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1324                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67514500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50992.824773                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50992.824773                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           672.180926                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            29794583                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1324                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          22503.461480                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   672.180926                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.656427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          674                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          669                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.658203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          59590490                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         59590490                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  57525140500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109139393                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  520                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                14450                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14970                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 520                       # number of overall hits
system.l2.overall_hits::.cpu.data               14450                       # number of overall hits
system.l2.overall_hits::total                   14970                       # number of overall hits
system.l2.demand_misses::.cpu.inst                804                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              76394                       # number of demand (read+write) misses
system.l2.demand_misses::total                  77198                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               804                       # number of overall misses
system.l2.overall_misses::.cpu.data             76394                       # number of overall misses
system.l2.overall_misses::total                 77198                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60060500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5812196000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5872256500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60060500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5812196000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5872256500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1324                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90844                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                92168                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1324                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90844                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               92168                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.607251                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.840936                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.837579                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.607251                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.840936                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.837579                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 74702.114428                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76081.838888                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76067.469364                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 74702.114428                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76081.838888                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76067.469364                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10760                       # number of writebacks
system.l2.writebacks::total                     10760                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           804                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         76391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             77195                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          804                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        76391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            77195                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52020500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   5048083500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   5100104000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52020500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   5048083500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5100104000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.607251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.840903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.837547                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.607251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.840903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.837547                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 64702.114428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66082.175911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66067.802319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 64702.114428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66082.175911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66067.802319                       # average overall mshr miss latency
system.l2.replacements                          11660                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        85001                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            85001                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        85001                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        85001                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          645                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              645                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          645                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          645                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    18                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           69873                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               69873                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   5300758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5300758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         69891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69891                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999742                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75862.758147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75862.758147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        69873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69873                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   4602028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   4602028500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999742                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65862.758147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65862.758147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                520                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              804                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60060500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60060500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1324                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.607251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.607251                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 74702.114428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74702.114428                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          804                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52020500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52020500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.607251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.607251                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 64702.114428                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 64702.114428                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         14432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             14432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6521                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    511437500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    511437500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        20953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         20953                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.311220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.311220                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78429.305321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78429.305321                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    446055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    446055000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.311077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.311077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68434.335686                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68434.335686                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51435.644412                       # Cycle average of tags in use
system.l2.tags.total_refs                      181596                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     77196                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.352402                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.097176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       547.223476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     50888.323760                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.776494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.784846                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          701                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6855                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        57906                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1529988                       # Number of tag accesses
system.l2.tags.data_accesses                  1529988                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      6756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       804.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     76390.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.016798362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              179901                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               6376                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       77195                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10760                       # Number of write requests accepted
system.mem_ctrls.readBursts                     77195                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10760                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4004                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       8.28                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                 77195                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                10760                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   67972                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     206.385027                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.001780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3368.927003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047          373     99.73%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.013369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.012551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.171206                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      0.27%      0.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              366     97.86%     98.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2470240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               344320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     42.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      5.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57524340000                       # Total gap between requests
system.mem_ctrls.avgGap                     654020.12                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2444480                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       215584                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 447247.929798624304                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 42494116.116065807641                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 3747648.386882253457                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          804                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        76391                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10760                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     19140000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1915944000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 462351390000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     23805.97                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25080.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  42969460.04                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2444512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2470240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       344320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       344320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          804                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        76391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          77195                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10760                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10760                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       447248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     42494672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         42941920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       447248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       447248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      5985557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         5985557                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      5985557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       447248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     42494672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        48927477                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                77194                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                6737                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4722                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         4945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4877                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4919                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         4927                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4967                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         4945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4911                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         4880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         4619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4701                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4694                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          391                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          477                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          533                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          447                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          497                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          337                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               487696500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             385970000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1935084000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6317.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           25067.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               66289                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               5801                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.87                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   453.642767                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   366.526062                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   278.417118                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          860      7.26%      7.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1116      9.42%     16.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1540     13.01%     29.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         5168     43.64%     73.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          559      4.72%     78.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          565      4.77%     82.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          252      2.13%     84.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          231      1.95%     86.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1550     13.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11841                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4940416                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             431168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               85.882728                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                7.495297                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43147020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22933185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      277046280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      17982900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4540960320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13408942770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  10797912960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29108925435                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.020936                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  27955393500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1920880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  27648867000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        41397720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22003410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      274118880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      17184240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4540960320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13088856990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  11067458880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29051980440                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.031021                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  28659695000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1920880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  26944565500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7322                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10760                       # Transaction distribution
system.membus.trans_dist::CleanEvict              207                       # Transaction distribution
system.membus.trans_dist::ReadExReq             69873                       # Transaction distribution
system.membus.trans_dist::ReadExResp            69873                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7322                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       165357                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 165357                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2814560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2814560                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             77195                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   77195    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               77195                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           124117500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          255763000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             22277                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        95761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          650                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4695                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69891                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1324                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        20953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3298                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       270484                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                273782                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        63168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5627040                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                5690208                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           11660                       # Total snoops (count)
system.tol2bus.snoopTraffic                    344320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           103828                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006857                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.082759                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 103118     99.32%     99.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    708      0.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             103828                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57525140500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          133632500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1324000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          90845497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
