

================================================================
== Vitis HLS Report for 'backProp_64_8_4_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3'
================================================================
* Date:           Sat Apr 12 12:19:12 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.460 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_71_1_VITIS_LOOP_74_3  |       64|       64|         2|          2|        100|    32|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    116|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    3|       0|     46|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     86|    -|
|Register         |        -|    -|      80|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|      80|    248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |add_42ns_42ns_42_1_1_U559  |add_42ns_42ns_42_1_1  |        0|   1|  0|   0|    0|
    |mul_25s_25s_50_1_1_U557    |mul_25s_25s_50_1_1    |        0|   2|  0|  26|    0|
    |sparsemux_9_2_25_1_1_U558  |sparsemux_9_2_25_1_1  |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|   3|  0|  46|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln71_fu_191_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln79_2_fu_247_p2      |         +|   0|  0|  12|           5|           5|
    |i_fu_203_p2               |         +|   0|  0|  12|           4|           1|
    |k_7_fu_338_p2             |         +|   0|  0|  10|           3|           1|
    |icmp_ln71_fu_185_p2       |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln74_6_fu_343_p2     |      icmp|   0|  0|  12|           3|           4|
    |icmp_ln74_fu_209_p2       |      icmp|   0|  0|  12|           3|           4|
    |select_ln71_11_fu_223_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln71_12_fu_302_p3  |    select|   0|  0|  24|           1|           1|
    |select_ln71_fu_215_p3     |    select|   0|  0|   3|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 116|          33|          29|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_30_load             |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_k_load                |   9|          2|    3|          6|
    |i_30_fu_100                            |   9|          2|    4|          8|
    |indvar_flatten6_fu_104                 |   9|          2|    6|         12|
    |k_fu_96                                |   9|          2|    3|          6|
    |temp_fu_92                             |   9|          2|   25|         50|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  86|         19|   53|        107|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln71_reg_398        |   6|   0|    6|          0|
    |ap_CS_fsm               |   2|   0|    2|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |i_30_fu_100             |   4|   0|    4|          0|
    |icmp_ln74_reg_403       |   1|   0|    1|          0|
    |indvar_flatten6_fu_104  |   6|   0|    6|          0|
    |k_fu_96                 |   3|   0|    3|          0|
    |select_ln71_11_reg_413  |   4|   0|    4|          0|
    |select_ln71_reg_408     |   3|   0|    3|          0|
    |temp_fu_92              |  25|   0|   25|          0|
    |tmp_s_reg_424           |  25|   0|   25|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  80|   0|   80|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3|  return value|
|w_l_plus1_T_address0   |  out|    5|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_ce0        |  out|    1|   ap_memory|                                                  w_l_plus1_T|         array|
|w_l_plus1_T_q0         |   in|   25|   ap_memory|                                                  w_l_plus1_T|         array|
|p_read                 |   in|   25|     ap_none|                                                       p_read|        scalar|
|p_read1                |   in|   25|     ap_none|                                                      p_read1|        scalar|
|p_read2                |   in|   25|     ap_none|                                                      p_read2|        scalar|
|p_read3                |   in|   25|     ap_none|                                                      p_read3|        scalar|
|agg_result_0_address0  |  out|    3|   ap_memory|                                                 agg_result_0|         array|
|agg_result_0_ce0       |  out|    1|   ap_memory|                                                 agg_result_0|         array|
|agg_result_0_we0       |  out|    1|   ap_memory|                                                 agg_result_0|         array|
|agg_result_0_d0        |  out|   25|   ap_memory|                                                 agg_result_0|         array|
+-----------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%temp = alloca i32 1" [../layer.h:67->../layer.h:185]   --->   Operation 5 'alloca' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [../layer.h:74->../layer.h:185]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_30 = alloca i32 1" [../layer.h:71->../layer.h:185]   --->   Operation 7 'alloca' 'i_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read312 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3"   --->   Operation 9 'read' 'p_read312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read211 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2"   --->   Operation 10 'read' 'p_read211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read110 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1"   --->   Operation 11 'read' 'p_read110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_147 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read"   --->   Operation 12 'read' 'p_read_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.48ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten6"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 0, i4 %i_30" [../layer.h:71->../layer.h:185]   --->   Operation 14 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.48ns)   --->   "%store_ln74 = store i3 0, i3 %k" [../layer.h:74->../layer.h:185]   --->   Operation 15 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 16 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 0, i25 %temp" [../layer.h:67->../layer.h:185]   --->   Operation 16 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.i"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i6 %indvar_flatten6" [../layer.h:71->../layer.h:185]   --->   Operation 18 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%icmp_ln71 = icmp_eq  i6 %indvar_flatten6_load, i6 32" [../layer.h:71->../layer.h:185]   --->   Operation 19 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.88ns)   --->   "%add_ln71 = add i6 %indvar_flatten6_load, i6 1" [../layer.h:71->../layer.h:185]   --->   Operation 20 'add' 'add_ln71' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %fpga_resource_hint.for.body8.i.261, void %_Z6matmulILm8ELm4ELm1EESt5arrayIS0_I8ap_fixedILi25ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEXT1_EEXT_EERKS0_IS0_IS4_XT0_EEXT_EERKS0_IS5_XT0_EE.exit.exitStub" [../layer.h:71->../layer.h:185]   --->   Operation 21 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%k_load = load i3 %k" [../layer.h:74->../layer.h:185]   --->   Operation 22 'load' 'k_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_30_load = load i4 %i_30" [../layer.h:71->../layer.h:185]   --->   Operation 23 'load' 'i_30_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.86ns)   --->   "%i = add i4 %i_30_load, i4 1" [../layer.h:71->../layer.h:185]   --->   Operation 24 'add' 'i' <Predicate = (!icmp_ln71)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.74ns)   --->   "%icmp_ln74 = icmp_eq  i3 %k_load, i3 4" [../layer.h:74->../layer.h:185]   --->   Operation 25 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln71 = select i1 %icmp_ln74, i3 0, i3 %k_load" [../layer.h:71->../layer.h:185]   --->   Operation 26 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln71_11 = select i1 %icmp_ln74, i4 %i, i4 %i_30_load" [../layer.h:71->../layer.h:185]   --->   Operation 27 'select' 'select_ln71_11' <Predicate = (!icmp_ln71)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i4 %select_ln71_11" [../layer.h:71->../layer.h:185]   --->   Operation 28 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %trunc_ln71, i2 0" [../layer.h:79->../layer.h:185]   --->   Operation 29 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i3 %select_ln71" [../layer.h:79->../layer.h:185]   --->   Operation 30 'zext' 'zext_ln79' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln79_2 = add i5 %tmp_3, i5 %zext_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 31 'add' 'add_ln79_2' <Predicate = (!icmp_ln71)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i5 %add_ln79_2" [../layer.h:79->../layer.h:185]   --->   Operation 32 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%w_l_plus1_T_addr = getelementptr i25 %w_l_plus1_T, i64 0, i64 %zext_ln79_2" [../layer.h:79->../layer.h:185]   --->   Operation 33 'getelementptr' 'w_l_plus1_T_addr' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i3 %select_ln71" [../layer.h:74->../layer.h:185]   --->   Operation 34 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i5 %w_l_plus1_T_addr" [../layer.h:79->../layer.h:185]   --->   Operation 35 'load' 'w_l_plus1_T_load' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.60ns)   --->   "%tmp_s = sparsemux i25 @_ssdm_op_SparseMux.ap_auto.4i25.i25.i2, i2 0, i25 %p_read_147, i2 1, i25 %p_read110, i2 2, i25 %p_read211, i2 3, i25 %p_read312, i25 0, i2 %trunc_ln74" [../layer.h:79->../layer.h:185]   --->   Operation 36 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%temp_load = load i25 %temp" [../layer.h:71->../layer.h:185]   --->   Operation 37 'load' 'temp_load' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i4 %select_ln71_11" [../layer.h:71->../layer.h:185]   --->   Operation 40 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln75 = specpipeline void @_ssdm_op_SpecPipeline, i32 100, i32 0, i32 0, i32 0, void @empty_75" [../layer.h:75->../layer.h:185]   --->   Operation 41 'specpipeline' 'specpipeline_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68" [../layer.h:74->../layer.h:185]   --->   Operation 42 'specregionbegin' 'rbegin6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.79ns)   --->   "%w_l_plus1_T_load = load i5 %w_l_plus1_T_addr" [../layer.h:79->../layer.h:185]   --->   Operation 43 'load' 'w_l_plus1_T_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 32> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i25 %w_l_plus1_T_load" [../layer.h:79->../layer.h:185]   --->   Operation 44 'sext' 'sext_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln79_3 = sext i25 %tmp_s" [../layer.h:79->../layer.h:185]   --->   Operation 45 'sext' 'sext_ln79_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (3.81ns)   --->   "%mul_ln79 = mul i50 %sext_ln79_3, i50 %sext_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 46 'mul' 'mul_ln79' <Predicate = true> <Delay = 3.81> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 0> <II = 1> <Delay = 3.81> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specfucore_ln76 = specfucore void @_ssdm_op_SpecFUCore, i50 %mul_ln79, i64 12, i64 3, i64 18446744073709551615" [../layer.h:76->../layer.h:185]   --->   Operation 47 'specfucore' 'specfucore_ln76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%select_ln71_12 = select i1 %icmp_ln74, i25 0, i25 %temp_load" [../layer.h:71->../layer.h:185]   --->   Operation 48 'select' 'select_ln71_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%shl_ln = bitconcatenate i42 @_ssdm_op_BitConcatenate.i42.i25.i17, i25 %select_ln71_12, i17 0" [../layer.h:79->../layer.h:185]   --->   Operation 49 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln79)   --->   "%trunc_ln79 = trunc i50 %mul_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 50 'trunc' 'trunc_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.06ns) (out node of the LUT)   --->   "%add_ln79 = add i42 %shl_ln, i42 %trunc_ln79" [../layer.h:79->../layer.h:185]   --->   Operation 51 'add' 'add_ln79' <Predicate = true> <Delay = 1.06> <CoreInst = "AddSub_DSP">   --->   Core 2 'AddSub_DSP' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i42 %add_ln79, i64 8, i64 3, i64 18446744073709551615" [../layer.h:77->../layer.h:185]   --->   Operation 52 'specfucore' 'specfucore_ln77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%temp_77 = partselect i25 @_ssdm_op_PartSelect.i25.i42.i32.i32, i42 %add_ln79, i32 17, i32 41" [../layer.h:79->../layer.h:185]   --->   Operation 53 'partselect' 'temp_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%rend7 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin6" [../layer.h:79->../layer.h:185]   --->   Operation 54 'specregionend' 'rend7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.74ns)   --->   "%k_7 = add i3 %select_ln71, i3 1" [../layer.h:74->../layer.h:185]   --->   Operation 55 'add' 'k_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.74ns)   --->   "%icmp_ln74_6 = icmp_eq  i3 %k_7, i3 4" [../layer.h:74->../layer.h:185]   --->   Operation 56 'icmp' 'icmp_ln74_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 %zext_ln71" [../layer.h:81->../layer.h:185]   --->   Operation 57 'getelementptr' 'agg_result_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74_6, void %new.latch.for.body8.i.split, void %last.iter.for.body8.i.split" [../layer.h:74->../layer.h:185]   --->   Operation 58 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.79ns)   --->   "%store_ln81 = store i25 %temp_77, i3 %agg_result_0_addr" [../layer.h:81->../layer.h:185]   --->   Operation 59 'store' 'store_ln81' <Predicate = (icmp_ln74_6)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 25> <Depth = 8> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln74 = br void %new.latch.for.body8.i.split" [../layer.h:74->../layer.h:185]   --->   Operation 60 'br' 'br_ln74' <Predicate = (icmp_ln74_6)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln71 = store i6 %add_ln71, i6 %indvar_flatten6" [../layer.h:71->../layer.h:185]   --->   Operation 61 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln71 = store i4 %select_ln71_11, i4 %i_30" [../layer.h:71->../layer.h:185]   --->   Operation 62 'store' 'store_ln71' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln74 = store i3 %k_7, i3 %k" [../layer.h:74->../layer.h:185]   --->   Operation 63 'store' 'store_ln74' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 64 [1/1] (0.48ns)   --->   "%store_ln67 = store i25 %temp_77, i25 %temp" [../layer.h:67->../layer.h:185]   --->   Operation 64 'store' 'store_ln67' <Predicate = true> <Delay = 0.48>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.body8.i" [../layer.h:74->../layer.h:185]   --->   Operation 65 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ w_l_plus1_T]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ agg_result_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
temp                  (alloca           ) [ 011]
k                     (alloca           ) [ 011]
i_30                  (alloca           ) [ 011]
indvar_flatten6       (alloca           ) [ 011]
p_read312             (read             ) [ 000]
p_read211             (read             ) [ 000]
p_read110             (read             ) [ 000]
p_read_147            (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln71            (store            ) [ 000]
store_ln74            (store            ) [ 000]
store_ln67            (store            ) [ 000]
br_ln0                (br               ) [ 000]
indvar_flatten6_load  (load             ) [ 000]
icmp_ln71             (icmp             ) [ 010]
add_ln71              (add              ) [ 001]
br_ln71               (br               ) [ 000]
k_load                (load             ) [ 000]
i_30_load             (load             ) [ 000]
i                     (add              ) [ 000]
icmp_ln74             (icmp             ) [ 001]
select_ln71           (select           ) [ 001]
select_ln71_11        (select           ) [ 001]
trunc_ln71            (trunc            ) [ 000]
tmp_3                 (bitconcatenate   ) [ 000]
zext_ln79             (zext             ) [ 000]
add_ln79_2            (add              ) [ 000]
zext_ln79_2           (zext             ) [ 000]
w_l_plus1_T_addr      (getelementptr    ) [ 001]
trunc_ln74            (trunc            ) [ 000]
tmp_s                 (sparsemux        ) [ 001]
temp_load             (load             ) [ 000]
specloopname_ln0      (specloopname     ) [ 000]
speclooptripcount_ln0 (speclooptripcount) [ 000]
zext_ln71             (zext             ) [ 000]
specpipeline_ln75     (specpipeline     ) [ 000]
rbegin6               (specregionbegin  ) [ 000]
w_l_plus1_T_load      (load             ) [ 000]
sext_ln79             (sext             ) [ 000]
sext_ln79_3           (sext             ) [ 000]
mul_ln79              (mul              ) [ 000]
specfucore_ln76       (specfucore       ) [ 000]
select_ln71_12        (select           ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
trunc_ln79            (trunc            ) [ 000]
add_ln79              (add              ) [ 000]
specfucore_ln77       (specfucore       ) [ 000]
temp_77               (partselect       ) [ 000]
rend7                 (specregionend    ) [ 000]
k_7                   (add              ) [ 000]
icmp_ln74_6           (icmp             ) [ 001]
agg_result_0_addr     (getelementptr    ) [ 000]
br_ln74               (br               ) [ 000]
store_ln81            (store            ) [ 000]
br_ln74               (br               ) [ 000]
store_ln71            (store            ) [ 000]
store_ln71            (store            ) [ 000]
store_ln74            (store            ) [ 000]
store_ln67            (store            ) [ 000]
br_ln74               (br               ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="w_l_plus1_T">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_l_plus1_T"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="agg_result_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="agg_result_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i25.i25.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_71_1_VITIS_LOOP_74_3_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_75"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_68"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i42.i25.i17"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i42.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="temp_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="k_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="i_30_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_30/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten6_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_read312_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="25" slack="0"/>
<pin id="110" dir="0" index="1" bw="25" slack="0"/>
<pin id="111" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read312/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="p_read211_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="25" slack="0"/>
<pin id="116" dir="0" index="1" bw="25" slack="0"/>
<pin id="117" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read211/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_read110_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="25" slack="0"/>
<pin id="122" dir="0" index="1" bw="25" slack="0"/>
<pin id="123" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read110/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_read_147_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="25" slack="0"/>
<pin id="128" dir="0" index="1" bw="25" slack="0"/>
<pin id="129" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_147/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="w_l_plus1_T_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="25" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="5" slack="0"/>
<pin id="136" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_l_plus1_T_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_access_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_l_plus1_T_load/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="agg_result_0_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="25" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="agg_result_0_addr/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln81_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="25" slack="0"/>
<pin id="155" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="3" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="mul_ln79_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="25" slack="0"/>
<pin id="160" dir="0" index="1" bw="25" slack="0"/>
<pin id="161" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln79/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="6" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln71_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln74_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="3" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln67_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="25" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="indvar_flatten6_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="6" slack="0"/>
<pin id="184" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln71_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="6" slack="0"/>
<pin id="187" dir="0" index="1" bw="6" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln71_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="k_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="3" slack="0"/>
<pin id="199" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="i_30_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_30_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln74_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="3" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln71_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="3" slack="0"/>
<pin id="218" dir="0" index="2" bw="3" slack="0"/>
<pin id="219" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="select_ln71_11_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="0" index="2" bw="4" slack="0"/>
<pin id="227" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_11/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln71_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="4" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln71/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="0" index="2" bw="1" slack="0"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln79_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="3" slack="0"/>
<pin id="245" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln79_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79_2/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln79_2_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_2/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln74_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln74/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_s_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="25" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="0" index="2" bw="25" slack="0"/>
<pin id="266" dir="0" index="3" bw="2" slack="0"/>
<pin id="267" dir="0" index="4" bw="25" slack="0"/>
<pin id="268" dir="0" index="5" bw="2" slack="0"/>
<pin id="269" dir="0" index="6" bw="25" slack="0"/>
<pin id="270" dir="0" index="7" bw="2" slack="0"/>
<pin id="271" dir="0" index="8" bw="25" slack="0"/>
<pin id="272" dir="0" index="9" bw="25" slack="0"/>
<pin id="273" dir="0" index="10" bw="2" slack="0"/>
<pin id="274" dir="1" index="11" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="temp_load_load_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="25" slack="1"/>
<pin id="288" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_load/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln71_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="4" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="sext_ln79_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="25" slack="0"/>
<pin id="295" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="sext_ln79_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="25" slack="1"/>
<pin id="300" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln79_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="select_ln71_12_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="25" slack="0"/>
<pin id="305" dir="0" index="2" bw="25" slack="0"/>
<pin id="306" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_12/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="shl_ln_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="42" slack="0"/>
<pin id="311" dir="0" index="1" bw="25" slack="0"/>
<pin id="312" dir="0" index="2" bw="1" slack="0"/>
<pin id="313" dir="1" index="3" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="trunc_ln79_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="50" slack="0"/>
<pin id="319" dir="1" index="1" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln79/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln79_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="42" slack="0"/>
<pin id="323" dir="0" index="1" bw="42" slack="0"/>
<pin id="324" dir="1" index="2" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="temp_77_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="25" slack="0"/>
<pin id="329" dir="0" index="1" bw="42" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="0" index="3" bw="7" slack="0"/>
<pin id="332" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="temp_77/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="k_7_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="1"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_7/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln74_6_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74_6/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln71_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="1"/>
<pin id="351" dir="0" index="1" bw="6" slack="1"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln71_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="0" index="1" bw="4" slack="1"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln74_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="3" slack="0"/>
<pin id="359" dir="0" index="1" bw="3" slack="1"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="store_ln67_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="25" slack="0"/>
<pin id="364" dir="0" index="1" bw="25" slack="1"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="temp_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="25" slack="0"/>
<pin id="369" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="374" class="1005" name="k_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="3" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="381" class="1005" name="i_30_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_30 "/>
</bind>
</comp>

<comp id="388" class="1005" name="indvar_flatten6_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="6" slack="0"/>
<pin id="390" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_ln71_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="6" slack="1"/>
<pin id="400" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln71 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln74_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln74 "/>
</bind>
</comp>

<comp id="408" class="1005" name="select_ln71_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="3" slack="1"/>
<pin id="410" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71 "/>
</bind>
</comp>

<comp id="413" class="1005" name="select_ln71_11_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln71_11 "/>
</bind>
</comp>

<comp id="419" class="1005" name="w_l_plus1_T_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="1"/>
<pin id="421" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_l_plus1_T_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_s_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="25" slack="1"/>
<pin id="426" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="132" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="22" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="28" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="197" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="30" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="197" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="228"><net_src comp="209" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="203" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="200" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="240"><net_src comp="32" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="246"><net_src comp="215" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="235" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="261"><net_src comp="215" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="275"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="277"><net_src comp="126" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="279"><net_src comp="120" pin="2"/><net_sink comp="262" pin=4"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="262" pin=5"/></net>

<net id="281"><net_src comp="114" pin="2"/><net_sink comp="262" pin=6"/></net>

<net id="282"><net_src comp="44" pin="0"/><net_sink comp="262" pin=7"/></net>

<net id="283"><net_src comp="108" pin="2"/><net_sink comp="262" pin=8"/></net>

<net id="284"><net_src comp="46" pin="0"/><net_sink comp="262" pin=9"/></net>

<net id="285"><net_src comp="258" pin="1"/><net_sink comp="262" pin=10"/></net>

<net id="292"><net_src comp="289" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="296"><net_src comp="139" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="301"><net_src comp="298" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="286" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="76" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="78" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="320"><net_src comp="158" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="309" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="82" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="321" pin="2"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="86" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="337"><net_src comp="327" pin="4"/><net_sink comp="152" pin=1"/></net>

<net id="342"><net_src comp="90" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="30" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="361"><net_src comp="338" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="327" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="92" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="377"><net_src comp="96" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="384"><net_src comp="100" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="386"><net_src comp="381" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="387"><net_src comp="381" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="391"><net_src comp="104" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="401"><net_src comp="191" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="406"><net_src comp="209" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="411"><net_src comp="215" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="416"><net_src comp="223" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="418"><net_src comp="413" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="422"><net_src comp="132" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="427"><net_src comp="262" pin="11"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="298" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: agg_result_0 | {2 }
 - Input state : 
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : w_l_plus1_T | {1 2 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read | {1 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read1 | {1 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read2 | {1 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : p_read3 | {1 }
	Port: backProp<64, 8, 4>_Pipeline_VITIS_LOOP_71_1_VITIS_LOOP_74_3 : agg_result_0 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln71 : 1
		store_ln74 : 1
		store_ln67 : 1
		indvar_flatten6_load : 1
		icmp_ln71 : 2
		add_ln71 : 2
		br_ln71 : 3
		k_load : 1
		i_30_load : 1
		i : 2
		icmp_ln74 : 2
		select_ln71 : 3
		select_ln71_11 : 3
		trunc_ln71 : 4
		tmp_3 : 5
		zext_ln79 : 4
		add_ln79_2 : 6
		zext_ln79_2 : 7
		w_l_plus1_T_addr : 8
		trunc_ln74 : 4
		w_l_plus1_T_load : 9
		tmp_s : 5
	State 2
		sext_ln79 : 1
		mul_ln79 : 2
		specfucore_ln76 : 3
		select_ln71_12 : 1
		shl_ln : 2
		trunc_ln79 : 3
		add_ln79 : 4
		specfucore_ln77 : 5
		temp_77 : 5
		rend7 : 1
		icmp_ln74_6 : 1
		agg_result_0_addr : 1
		br_ln74 : 2
		store_ln81 : 6
		store_ln74 : 1
		store_ln67 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln71_fu_191    |    0    |    0    |    13   |
|          |        i_fu_203        |    0    |    0    |    12   |
|    add   |    add_ln79_2_fu_247   |    0    |    0    |    12   |
|          |     add_ln79_fu_321    |    1    |    0    |    0    |
|          |       k_7_fu_338       |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln71_fu_185    |    0    |    0    |    13   |
|   icmp   |    icmp_ln74_fu_209    |    0    |    0    |    10   |
|          |   icmp_ln74_6_fu_343   |    0    |    0    |    10   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln71_fu_215   |    0    |    0    |    3    |
|  select  |  select_ln71_11_fu_223 |    0    |    0    |    4    |
|          |  select_ln71_12_fu_302 |    0    |    0    |    24   |
|----------|------------------------|---------|---------|---------|
|    mul   |     mul_ln79_fu_158    |    2    |    0    |    26   |
|----------|------------------------|---------|---------|---------|
| sparsemux|      tmp_s_fu_262      |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|          |  p_read312_read_fu_108 |    0    |    0    |    0    |
|   read   |  p_read211_read_fu_114 |    0    |    0    |    0    |
|          |  p_read110_read_fu_120 |    0    |    0    |    0    |
|          | p_read_147_read_fu_126 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln71_fu_231   |    0    |    0    |    0    |
|   trunc  |    trunc_ln74_fu_258   |    0    |    0    |    0    |
|          |    trunc_ln79_fu_317   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_3_fu_235      |    0    |    0    |    0    |
|          |      shl_ln_fu_309     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln79_fu_243    |    0    |    0    |    0    |
|   zext   |   zext_ln79_2_fu_253   |    0    |    0    |    0    |
|          |    zext_ln71_fu_289    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   sext   |    sext_ln79_fu_293    |    0    |    0    |    0    |
|          |   sext_ln79_3_fu_298   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|     temp_77_fu_327     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    3    |    0    |   157   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln71_reg_398    |    6   |
|      i_30_reg_381      |    4   |
|    icmp_ln74_reg_403   |    1   |
| indvar_flatten6_reg_388|    6   |
|        k_reg_374       |    3   |
| select_ln71_11_reg_413 |    4   |
|   select_ln71_reg_408  |    3   |
|      temp_reg_367      |   25   |
|      tmp_s_reg_424     |   25   |
|w_l_plus1_T_addr_reg_419|    5   |
+------------------------+--------+
|          Total         |   82   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_139 |  p0  |   2  |   5  |   10   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   10   ||  0.489  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   157  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |    9   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   82   |   166  |
+-----------+--------+--------+--------+--------+
