git clone --depth 1 --no-tags https://github.com/gdpande97/ECE260aLab3.git f:/verilog_sva_gh_scraper/data/full_repos/437640017
git clone --depth 1 --no-tags https://github.com/Shubhayu-Das/UART-basys3.git f:/verilog_sva_gh_scraper/data/full_repos/433347111
git clone --depth 1 --no-tags https://github.com/AposKonti/Decryption-Module.git f:/verilog_sva_gh_scraper/data/full_repos/432793896
git clone --depth 1 --no-tags https://github.com/ancamariac/wall-follower.git f:/verilog_sva_gh_scraper/data/full_repos/433444400
git clone --depth 1 --no-tags https://github.com/YYHsiang/Simple_Single_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/440760606
git clone --depth 1 --no-tags https://github.com/wj0074/2cm.git f:/verilog_sva_gh_scraper/data/full_repos/440811152
git clone --depth 1 --no-tags https://github.com/FredericJiang/MY_RISCV_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/434448650
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/Sistema_Mem_Perez_Moises.git f:/verilog_sva_gh_scraper/data/full_repos/433635465
git clone --depth 1 --no-tags https://github.com/SamAgarwal20/LeastSqaureEstimation.git f:/verilog_sva_gh_scraper/data/full_repos/434117982
git clone --depth 1 --no-tags https://github.com/kimjh3437/Phys234_Project1_Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/434655098
git clone --depth 1 --no-tags https://github.com/LeviThaicho/lvt-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/434178368
git clone --depth 1 --no-tags https://github.com/apurbaanik/Up-Down-Counter-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/443095913
git clone --depth 1 --no-tags https://github.com/mia2583/logic-circuit2021.git f:/verilog_sva_gh_scraper/data/full_repos/441902876
git clone --depth 1 --no-tags https://github.com/Weedmastercrucifer/Automatic-Billing-System-For-Shopping-Cart.git f:/verilog_sva_gh_scraper/data/full_repos/442665360
git clone --depth 1 --no-tags https://github.com/rushill2/SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/442706899
git clone --depth 1 --no-tags https://github.com/Piravin/mini_project.git f:/verilog_sva_gh_scraper/data/full_repos/442967778
git clone --depth 1 --no-tags https://github.com/Li-Ping-Chen/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/441062757
git clone --depth 1 --no-tags https://github.com/kev1nCh1u/fpga_practice.git f:/verilog_sva_gh_scraper/data/full_repos/441132349
git clone --depth 1 --no-tags https://github.com/tamas-zsiros/MIkrorendszerekHF.git f:/verilog_sva_gh_scraper/data/full_repos/442457473
git clone --depth 1 --no-tags https://github.com/void7920/FIFO_CDC.git f:/verilog_sva_gh_scraper/data/full_repos/442197002
git clone --depth 1 --no-tags https://github.com/utsavm9/VerilogMaze.git f:/verilog_sva_gh_scraper/data/full_repos/442568454
git clone --depth 1 --no-tags https://github.com/yuzeng2333/ILA_garnet.git f:/verilog_sva_gh_scraper/data/full_repos/440273947
git clone --depth 1 --no-tags https://github.com/npuwth/SimpleCPUs.git f:/verilog_sva_gh_scraper/data/full_repos/441625731
git clone --depth 1 --no-tags https://github.com/natTP/2110363-hw-syn-lab.git f:/verilog_sva_gh_scraper/data/full_repos/442103782
git clone --depth 1 --no-tags https://github.com/bala122/EE2003-assignments.git f:/verilog_sva_gh_scraper/data/full_repos/437202179
git clone --depth 1 --no-tags https://github.com/Gabbyyy420/4-to-1-Multiplexer-.git f:/verilog_sva_gh_scraper/data/full_repos/437174350
git clone --depth 1 --no-tags https://github.com/14010007517/HD_IMG_RESIZE.git f:/verilog_sva_gh_scraper/data/full_repos/437270881
git clone --depth 1 --no-tags https://github.com/redwiretechnologies/hdl-rwt.git f:/verilog_sva_gh_scraper/data/full_repos/434655719
git clone --depth 1 --no-tags https://github.com/Sanyamwalia147/CS203-Project-New.git f:/verilog_sva_gh_scraper/data/full_repos/434111760
git clone --depth 1 --no-tags https://github.com/patelr124/compenglab1.git f:/verilog_sva_gh_scraper/data/full_repos/435654901
git clone --depth 1 --no-tags https://github.com/yukaii2019/ICLAB_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/442547580
git clone --depth 1 --no-tags https://github.com/fuanruisu/Equipo_10.git f:/verilog_sva_gh_scraper/data/full_repos/439087064
git clone --depth 1 --no-tags https://github.com/Milanotang/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/438982994
git clone --depth 1 --no-tags https://github.com/hua0x522/BUAA-CO-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/441159218
git clone --depth 1 --no-tags https://github.com/kostascc/Digital-ASIC-VLSI-Design-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/442253820
git clone --depth 1 --no-tags https://github.com/michaeldbarela/Pong.git f:/verilog_sva_gh_scraper/data/full_repos/441758146
git clone --depth 1 --no-tags https://github.com/2267413596/CO_2021_Single-cycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/441328018
git clone --depth 1 --no-tags https://github.com/yoeelingBin/Design-Hw.git f:/verilog_sva_gh_scraper/data/full_repos/435931459
git clone --depth 1 --no-tags https://github.com/taleman1997/MC-control.git f:/verilog_sva_gh_scraper/data/full_repos/436519433
git clone --depth 1 --no-tags https://github.com/davidcalard/CADHW2.git f:/verilog_sva_gh_scraper/data/full_repos/437648197
git clone --depth 1 --no-tags https://github.com/toobusyboy/verilog_test.git f:/verilog_sva_gh_scraper/data/full_repos/436938305
git clone --depth 1 --no-tags https://github.com/mistletoeshadow/my-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/436541959
git clone --depth 1 --no-tags https://github.com/yasaminesmati/mealy-moor-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/443165521
git clone --depth 1 --no-tags https://github.com/nefelimet/mips-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/443195367
git clone --depth 1 --no-tags https://github.com/Abhinav15Agarwal/Moore_FSM.git f:/verilog_sva_gh_scraper/data/full_repos/443263921
git clone --depth 1 --no-tags https://github.com/megloudOmar/Orientation-tracking-with-ADXL345-sensor-Nios_II.git f:/verilog_sva_gh_scraper/data/full_repos/440691001
git clone --depth 1 --no-tags https://github.com/JimmyWu-812/divider-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/439377534
git clone --depth 1 --no-tags https://github.com/meritesh/5-Stage-Piplined-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/440849654
git clone --depth 1 --no-tags https://github.com/Arq-Trabajos/Lab5.git f:/verilog_sva_gh_scraper/data/full_repos/433131055
git clone --depth 1 --no-tags https://github.com/prova-anika-216474306/ReactionTimerGame.git f:/verilog_sva_gh_scraper/data/full_repos/435818910
git clone --depth 1 --no-tags https://github.com/Josem9718/MIPS_MULTI_Benavides_Miguel.git f:/verilog_sva_gh_scraper/data/full_repos/434020307
git clone --depth 1 --no-tags https://github.com/pedrospoljaric/processor.git f:/verilog_sva_gh_scraper/data/full_repos/432865496
git clone --depth 1 --no-tags https://github.com/C-INIT/OurCPU.git f:/verilog_sva_gh_scraper/data/full_repos/433389019
git clone --depth 1 --no-tags https://github.com/VinceNguyen35/Full_UART.git f:/verilog_sva_gh_scraper/data/full_repos/433653661
git clone --depth 1 --no-tags https://github.com/aleksStajic/CPEN_211_Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/432586379
git clone --depth 1 --no-tags https://github.com/JungleX/MEGATRON.git f:/verilog_sva_gh_scraper/data/full_repos/433290090
git clone --depth 1 --no-tags https://github.com/babar-rasool-10xe/riscvprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/433424181
git clone --depth 1 --no-tags https://github.com/arya-araban/Mealy-Moore-Comparator-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/433541842
git clone --depth 1 --no-tags https://github.com/eAlmonte21/Sistema_Mem_Almonte_Luis.git f:/verilog_sva_gh_scraper/data/full_repos/433562257
git clone --depth 1 --no-tags https://github.com/eruiz04/Reg_File_Ruiz_Eugenio.git f:/verilog_sva_gh_scraper/data/full_repos/434351213
git clone --depth 1 --no-tags https://github.com/Mavioux/Verilog-HW2.git f:/verilog_sva_gh_scraper/data/full_repos/434381268
git clone --depth 1 --no-tags https://github.com/shreysambhwani/FSMLamp.git f:/verilog_sva_gh_scraper/data/full_repos/434378400
git clone --depth 1 --no-tags https://github.com/tgduran7/FPGA-Projects-Fall-2021.git f:/verilog_sva_gh_scraper/data/full_repos/436978797
git clone --depth 1 --no-tags https://github.com/fernandabsm/processador-16bits-mips.git f:/verilog_sva_gh_scraper/data/full_repos/437608541
git clone --depth 1 --no-tags https://github.com/Vishwas1451/Traffic-Light.git f:/verilog_sva_gh_scraper/data/full_repos/436215420
git clone --depth 1 --no-tags https://github.com/mhdahab/CLKGating_DD2Project3.git f:/verilog_sva_gh_scraper/data/full_repos/437650297
git clone --depth 1 --no-tags https://github.com/swarshri/AHD_MC_MS2.git f:/verilog_sva_gh_scraper/data/full_repos/437083797
git clone --depth 1 --no-tags https://github.com/nambhine1/AXI-Passthrough.git f:/verilog_sva_gh_scraper/data/full_repos/436631406
git clone --depth 1 --no-tags https://github.com/ArthurLacet/Microwave---Sistemas-Digitais.git f:/verilog_sva_gh_scraper/data/full_repos/442342421
git clone --depth 1 --no-tags https://github.com/khaledsaadeh/MIPS-Processor-Project.git f:/verilog_sva_gh_scraper/data/full_repos/442410437
git clone --depth 1 --no-tags https://github.com/Arq-Trabajos/Lab6.git f:/verilog_sva_gh_scraper/data/full_repos/434017810
git clone --depth 1 --no-tags https://github.com/ayanchak1508/KRSSG.git f:/verilog_sva_gh_scraper/data/full_repos/435991594
git clone --depth 1 --no-tags https://github.com/21-cpu-group2/fpu.git f:/verilog_sva_gh_scraper/data/full_repos/435996323
git clone --depth 1 --no-tags https://github.com/aakash30jan/shakti-soc.git f:/verilog_sva_gh_scraper/data/full_repos/435997396
git clone --depth 1 --no-tags https://github.com/aswathsr101/CPU_VLSI_DESIGN_.git f:/verilog_sva_gh_scraper/data/full_repos/436064619
git clone --depth 1 --no-tags https://github.com/morning11pumpkin/altera_fpga_sim.git f:/verilog_sva_gh_scraper/data/full_repos/436049254
git clone --depth 1 --no-tags https://github.com/Khaliddxx/Automatic_Clock_Gating.git f:/verilog_sva_gh_scraper/data/full_repos/434987278
git clone --depth 1 --no-tags https://github.com/niharikavij/lab7-Creating-a-risc-machine.git f:/verilog_sva_gh_scraper/data/full_repos/433225785
git clone --depth 1 --no-tags https://github.com/Caesar-s1mple/32bit_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/436313174
git clone --depth 1 --no-tags https://github.com/arctic-cheetah/FPGA_learning.git f:/verilog_sva_gh_scraper/data/full_repos/435712118
git clone --depth 1 --no-tags https://github.com/glaciercoder/2021_digital_circuit_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/435796298
git clone --depth 1 --no-tags https://github.com/GitHub970705/yuzhiqiang.git f:/verilog_sva_gh_scraper/data/full_repos/433036498
git clone --depth 1 --no-tags https://github.com/markus-zzz/hyperram-test.git f:/verilog_sva_gh_scraper/data/full_repos/442841538
git clone --depth 1 --no-tags https://github.com/itshahid/Fault-Tolerant_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/443070537
git clone --depth 1 --no-tags https://github.com/dqiu5/417_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/438331624
git clone --depth 1 --no-tags https://github.com/Mohit1352/C_VLSI_HLS_Code.git f:/verilog_sva_gh_scraper/data/full_repos/439660741
git clone --depth 1 --no-tags https://github.com/HuangYuantong/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/434885298
git clone --depth 1 --no-tags https://github.com/anhhui/Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/435058657
git clone --depth 1 --no-tags https://github.com/Dragenskiy/Mpsis.git f:/verilog_sva_gh_scraper/data/full_repos/434211415
git clone --depth 1 --no-tags https://github.com/Snake266/miet_risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/440575220
git clone --depth 1 --no-tags https://github.com/xuao1/Digital_Circuits_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/439750057
git clone --depth 1 --no-tags https://github.com/WijesooriyaHD/Designing-a-simple-processor.git f:/verilog_sva_gh_scraper/data/full_repos/441460935
git clone --depth 1 --no-tags https://github.com/snbk001/Verilog-Design-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/447973979
git clone --depth 1 --no-tags https://github.com/va7deo/zerowing.git f:/verilog_sva_gh_scraper/data/full_repos/450657407
git clone --depth 1 --no-tags https://github.com/salute-hh/FPGA-Edge-Detection-Project1.git f:/verilog_sva_gh_scraper/data/full_repos/446783609
git clone --depth 1 --no-tags https://github.com/ucsdsysnet/Rosebud.git f:/verilog_sva_gh_scraper/data/full_repos/444592157
git clone --depth 1 --no-tags https://github.com/Arlet/verilog-65C02-fsm.git f:/verilog_sva_gh_scraper/data/full_repos/450814091
git clone --depth 1 --no-tags https://github.com/iic-jku/iic-audiodac-v1.git f:/verilog_sva_gh_scraper/data/full_repos/450072296
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Design-and-ASIC-Implementation-of-32-Point-FFT-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/445140913
git clone --depth 1 --no-tags https://github.com/EECS150/fpga_labs_sp22.git f:/verilog_sva_gh_scraper/data/full_repos/447001529
