F:/FPGA/Verilog/Verilog/modesim_test/clk_div_1.v {1 {vlog -work work -vopt -nocovercells F:/FPGA/Verilog/Verilog/modesim_test/clk_div_1.v
Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
-- Compiling module clk_div_1

Top level modules:
	clk_div_1

} {} {}} F:/FPGA/Verilog/Verilog/modesim_test/test.v {1 {vlog -work work -vopt -nocovercells {F:\FPGA\Verilog\Verilog\modesim_test\test.v}
Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
-- Compiling module test

Top level modules:
	test

} {} {}} F:/FPGA/Verilog/Verilog/modesim_test/led.v {1 {vlog -work work -vopt -nocovercells F:/FPGA/Verilog/Verilog/modesim_test/led.v
Model Technology ModelSim SE-64 vlog 10.0c Compiler 2011.07 Jul 21 2011
-- Compiling module led

Top level modules:
	led

} {} {}}
