
---------- Begin Simulation Statistics ----------
final_tick                               359103794137500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48996                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806708                       # Number of bytes of host memory used
host_op_rate                                    82687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   204.10                       # Real time elapsed on the host
host_tick_rate                               45498722                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009286                       # Number of seconds simulated
sim_ticks                                  9286297500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       164533                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        333894                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1364924                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           37                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77469                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1405319                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1017458                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1364924                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       347466                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1507134                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49975                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19964                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6494262                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4463857                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77545                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1448255                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3096948                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     18081493                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.933348                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.320921                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     14658934     81.07%     81.07% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       881245      4.87%     85.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       137988      0.76%     86.71% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       221964      1.23%     87.94% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       387702      2.14%     90.08% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       211216      1.17%     91.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        79036      0.44%     91.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        55153      0.31%     91.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1448255      8.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     18081493                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.857257                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.857257                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      14260249                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20900041                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1191702                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2165746                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77827                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        821488                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3225601                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15674                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              369307                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1238                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1507134                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1742654                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              16626883                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         16834                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13109234                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           73                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3669                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          155654                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.081148                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1808477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1067433                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.705838                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     18517016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.199803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.603621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         14753626     79.68%     79.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           277966      1.50%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           209080      1.13%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           227418      1.23%     83.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           321247      1.73%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           389417      2.10%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           495562      2.68%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           108650      0.59%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1734050      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     18517016                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14835538                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8827431                       # number of floating regfile writes
system.switch_cpus.idleCycles                   55559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87629                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168676                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.021564                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3683525                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             369242                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         7749082                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3316787                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           20                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       432910                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19970546                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3314283                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       141782                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      18973078                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          82438                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        603036                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77827                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        734445                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        29561                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55672                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          375                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          347                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          232                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       573598                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       112510                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          347                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        30273                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24101112                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18654540                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596685                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14380776                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.004413                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18688055                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17254000                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8260422                       # number of integer regfile writes
system.switch_cpus.ipc                       0.538428                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.538428                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39167      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8791833     45.99%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          206      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       967878      5.06%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.26% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449722      7.58%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            8      0.00%     58.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35288      0.18%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317279      6.89%     65.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15455      0.08%     66.01% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409157      7.37%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352305      7.07%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1380252      7.22%     87.67% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       331231      1.73%     89.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1978967     10.35%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        46027      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19114862                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9283116                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18363124                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8915820                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9732521                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              356734                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018663                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          109553     30.71%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     30.71% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          61399     17.21%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        83956     23.53%     71.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     71.46% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        23081      6.47%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3095      0.87%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.79% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34407      9.65%     88.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5785      1.62%     90.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35369      9.91%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           89      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10149313                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     38790742                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9738720                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13332449                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19970488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19114862                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           58                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3094107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        50394                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4306988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     18517016                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.032286                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.907528                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12689255     68.53%     68.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1494299      8.07%     76.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1066721      5.76%     82.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       909228      4.91%     87.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       789709      4.26%     91.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       561361      3.03%     94.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       474710      2.56%     97.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308328      1.67%     98.79% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       223405      1.21%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     18517016                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.029198                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1743056                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   441                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        59482                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        21173                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3316787                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       432910                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6155948                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 18572575                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        11621651                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1430735                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1538626                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         544560                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        151573                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49585995                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20534035                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23792332                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2582633                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         456341                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77827                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2696135                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4377834                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15648675                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19469724                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          140                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            1                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4334497                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            1                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             36606514                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40383124                       # The number of ROB writes
system.switch_cpus.timesIdled                     621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        59958                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413264                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          59958                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             160700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16239                       # Transaction distribution
system.membus.trans_dist::CleanEvict           148294                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8660                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        160701                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       503254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       503254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 503254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     11878336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     11878336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11878336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            169361                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  169361    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              169361                       # Request fanout histogram
system.membus.reqLayer2.occupancy           434013000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          906760750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9286297500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197324                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        45011                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          472                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          332091                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10050                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10050                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196392                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2340                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        89984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     15053568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15143552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          171686                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1039296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           379062                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158175                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.364905                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 319104     84.18%     84.18% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  59958     15.82%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             379062                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          235873500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309655500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1398000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           56                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        37958                       # number of demand (read+write) hits
system.l2.demand_hits::total                    38014                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           56                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        37958                       # number of overall hits
system.l2.overall_hits::total                   38014                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          876                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       168481                       # number of demand (read+write) misses
system.l2.demand_misses::total                 169362                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          876                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       168481                       # number of overall misses
system.l2.overall_misses::total                169362                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     73712500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  14035587000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14109299500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     73712500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  14035587000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14109299500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206439                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206439                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.939914                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.816130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.816690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.939914                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.816130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.816690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 84146.689498                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83306.645853                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83308.531430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 84146.689498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83306.645853                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83308.531430                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16239                       # number of writebacks
system.l2.writebacks::total                     16239                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          876                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       168481                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            169357                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          876                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       168481                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           169357                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     64952500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  12350797000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12415749500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     64952500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  12350797000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12415749500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.939914                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.816130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.816666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.939914                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.816130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.816666                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 74146.689498                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73306.764561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73311.109077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 74146.689498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73306.764561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73311.109077                       # average overall mshr miss latency
system.l2.replacements                         171686                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28772                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28772                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28772                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          472                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              472                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          472                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        52806                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         52806                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1390                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1390                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8660                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    713821500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     713821500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.861692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.861692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82427.424942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82427.424942                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    627221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    627221500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.861692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.861692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72427.424942                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72427.424942                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          876                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              878                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     73712500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73712500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.939914                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.940043                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 84146.689498                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83955.011390                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          876                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     64952500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     64952500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.939914                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937901                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 74146.689498                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74146.689498                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        36568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36568                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       159821                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          159824                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13321765500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13321765500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.813798                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83354.286984                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83352.722370                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       159821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       159821                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  11723575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  11723575500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.813798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.813786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73354.412124                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73354.412124                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4044.795210                       # Cycle average of tags in use
system.l2.tags.total_refs                      352986                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    171686                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.055998                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     106.695278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.009339                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.059158                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     7.560435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3930.471000                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.026049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.959588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987499                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1066                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2837                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1002310                       # Number of tag accesses
system.l2.tags.data_accesses                  1002310                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        56064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10782656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10839040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1039296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1039296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          876                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       168479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              169360                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16239                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16239                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             13784                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             20676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      6037282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1161136179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1167207921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        13784                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      6037282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6051066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      111917155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            111917155                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      111917155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            13784                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            20676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      6037282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1161136179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1279125076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       876.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    168229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000511698500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1001                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1001                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              345119                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15237                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      169356                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16239                       # Number of write requests accepted
system.mem_ctrls.readBursts                    169356                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16239                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    251                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11027                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             10764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              712                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              688                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              715                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2255539500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  845525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5426258250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13338.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32088.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   126858                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   11084                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                169356                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16239                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   55149                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   14009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     92                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        47376                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.319487                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.412381                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.607983                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        21153     44.65%     44.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10701     22.59%     67.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4691      9.90%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3168      6.69%     83.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1846      3.90%     87.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1207      2.55%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1004      2.12%     92.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          570      1.20%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3036      6.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        47376                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     168.275724                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.289161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    347.195233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           879     87.81%     87.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           41      4.10%     91.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           25      2.50%     94.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           18      1.80%     96.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           19      1.90%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.80%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            5      0.50%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            3      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            2      0.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1001                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1001                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.201798                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.190145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.639716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              901     90.01%     90.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      1.70%     91.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               66      6.59%     98.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               16      1.60%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1001                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10822720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   16064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1037952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10838784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1039296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1165.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1167.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9286211000                       # Total gap between requests
system.mem_ctrls.avgGap                      50034.81                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        56064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10766656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1037952                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 6037282.350689281709                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1159413210.701035499573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111772425.985706359148                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          876                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       168480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16239                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     28860250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   5397398000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 220927097250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     32945.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32035.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13604723.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            153645660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             81657015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569493540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           38737620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     732650880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4092573780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        119526720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5788285215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        623.314643                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    274916250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    309920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   8701451250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            184654680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             98134905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           637916160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45920340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     732650880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4114193310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        101326560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5914796835                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.938116                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    225040750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    309920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   8751326750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9286287500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1741436                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1741446                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1741436                       # number of overall hits
system.cpu.icache.overall_hits::total         1741446                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1218                       # number of overall misses
system.cpu.icache.overall_misses::total          1220                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     92510999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92510999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     92510999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92510999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1742654                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1742666                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1742654                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1742666                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000699                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000700                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000699                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000700                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 75953.201149                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75828.687705                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 75953.201149                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75828.687705                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          383                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          472                       # number of writebacks
system.cpu.icache.writebacks::total               472                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          286                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          286                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          286                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     75723499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75723499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     75723499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75723499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000535                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000535                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000535                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000535                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81248.389485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81248.389485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81248.389485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81248.389485                       # average overall mshr miss latency
system.cpu.icache.replacements                    472                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1741436                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1741446                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1220                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     92510999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92510999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1742654                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1742666                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000699                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000700                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 75953.201149                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75828.687705                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          286                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     75723499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75723499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000535                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81248.389485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81248.389485                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008289                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              820030                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               472                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1737.351695                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000052                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008237                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          460                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3486266                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3486266                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2666288                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2666289                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2666288                       # number of overall hits
system.cpu.dcache.overall_hits::total         2666289                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       809229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         809232                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       809229                       # number of overall misses
system.cpu.dcache.overall_misses::total        809232                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  52893441140                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52893441140                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  52893441140                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52893441140                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3475517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3475521                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3475517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3475521                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232837                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232838                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232837                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232838                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65362.760282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65362.517968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65362.760282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65362.517968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1094972                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             31188                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.108760                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28772                       # number of writebacks
system.cpu.dcache.writebacks::total             28772                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       602790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       602790                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       602790                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       602790                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206439                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206439                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206439                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14770828640                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14770828640                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14770828640                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  14770828640                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059398                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059398                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059398                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059398                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71550.572518                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71550.572518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71550.572518                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71550.572518                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205416                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2355964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2355965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       799101                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        799104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  52134604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  52134604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3155065                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3155069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.253276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.253276                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65241.570840                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65241.325910                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       602709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       602709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196392                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  14026879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14026879000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062247                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71422.863457                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71422.863457                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310324                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10128                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    758836640                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    758836640                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031605                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74924.628752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74924.628752                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10047                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    743949640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    743949640                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031353                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 74046.943366                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74046.943366                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359103794137500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.026400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2786917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205416                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.567186                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.026398                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000026                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7157482                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7157482                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359131923338500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62842                       # Simulator instruction rate (inst/s)
host_mem_usage                                 807236                       # Number of bytes of host memory used
host_op_rate                                   106153                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   636.52                       # Real time elapsed on the host
host_tick_rate                               44192330                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028129                       # Number of seconds simulated
sim_ticks                                 28129201000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       509415                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1018629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4247459                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240707                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4326444                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3103110                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4247459                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1144349                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4647985                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          151615                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67432                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19969965                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13612513                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240715                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4338850                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9314495                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54821162                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.924681                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.310020                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     44507928     81.19%     81.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2653184      4.84%     86.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       440460      0.80%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       693711      1.27%     88.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1152361      2.10%     90.20% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       624034      1.14%     91.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       238017      0.43%     91.77% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       172617      0.31%     92.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4338850      7.91%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54821162                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.875280                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.875280                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      43284538                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62912786                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3593792                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6580338                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241576                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2436547                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9666778                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51243                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1214561                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4611                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4647985                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5250557                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              50453562                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39542571                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           14                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          178                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          483152                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.082619                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5441384                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3254725                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.702874                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     56136791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.194452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.599318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         44758650     79.73%     79.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           833655      1.49%     81.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           659804      1.18%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           710957      1.27%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1008930      1.80%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1127300      2.01%     87.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1432323      2.55%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340980      0.61%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5264192      9.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     56136791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42748207                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25403433                       # number of floating regfile writes
system.switch_cpus.idleCycles                  121611                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       270694                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3565256                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.011194                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11167139                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1214231                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        23878104                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9978210                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           40                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        22001                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1421817                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     59996100                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9952908                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       440060                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56888170                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         247008                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       1921390                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241576                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2315154                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        89964                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       182008                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          961                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1063                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1134                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1706261                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       363231                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1063                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        93490                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       177204                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72230718                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55921097                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596913                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43115490                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.994004                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56026449                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53123219                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25659594                       # number of integer regfile writes
system.switch_cpus.ipc                       0.533254                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.533254                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115346      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27052212     47.19%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          864      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           252      0.00%     47.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2766217      4.83%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4164822      7.26%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           30      0.00%     59.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101530      0.18%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.66% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795620      6.62%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44895      0.08%     66.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058085      7.08%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896643      6.80%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4396209      7.67%     87.90% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1099581      1.92%     89.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5695507      9.93%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140422      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57328235                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26740826                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52878952                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25664029                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27851851                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1098215                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019157                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          351166     31.98%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         179376     16.33%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       248825     22.66%     70.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        69005      6.28%     77.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9314      0.85%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         114902     10.46%     88.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         20454      1.86%     90.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       104735      9.54%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          438      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31570278                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    119171869                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30257068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41449250                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           59995986                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57328235                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          114                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9304029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       159350                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13401672                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     56136791                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.021224                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.900695                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     38681582     68.91%     68.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4457283      7.94%     76.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3207181      5.71%     82.56% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2702944      4.81%     87.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2368952      4.22%     91.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1689908      3.01%     94.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1434056      2.55%     97.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       941006      1.68%     98.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       653879      1.16%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     56136791                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.019016                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5250577                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    20                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       193818                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        89493                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9978210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1421817                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18719079                       # number of misc regfile reads
system.switch_cpus.numCycles                 56258402                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        35546176                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4237604                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4624526                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1535456                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        434509                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149765251                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61769692                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71678433                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7811222                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1370600                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241576                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       7912959                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13295280                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45026250                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60262051                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          332                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            3                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          12856324                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            3                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            110488879                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121331315                       # The number of ROB writes
system.switch_cpus.timesIdled                    1409                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629491                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       183773                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         183773                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             482621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        53075                       # Transaction distribution
system.membus.trans_dist::CleanEvict           456340                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26594                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26594                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        482620                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1527844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1527844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1527844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35986560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35986560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                35986560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            509214                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  509214    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              509214                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1337407000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2726092250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.7                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  28129201000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       147374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1010372                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31047                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31047                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2209                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       596239                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1881862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1888483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       282368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     46181568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               46463936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          530458                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3396800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1159953                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158431                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365145                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 976180     84.16%     84.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 183773     15.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1159953                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          725995000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940932499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3313500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          361                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       119921                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120282                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          361                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       119921                       # number of overall hits
system.l2.overall_hits::total                  120282                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1848                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       507365                       # number of demand (read+write) misses
system.l2.demand_misses::total                 509213                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1848                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       507365                       # number of overall misses
system.l2.overall_misses::total                509213                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    160582000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  42391235000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      42551817000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    160582000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  42391235000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     42551817000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2209                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       627286                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629495                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2209                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       627286                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629495                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.836578                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.808826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.808923                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.836578                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.808826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.808923                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86895.021645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83551.752683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83563.885840                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86895.021645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83551.752683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83563.885840                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               53075                       # number of writebacks
system.l2.writebacks::total                     53075                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       507365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            509213                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       507365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           509213                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    142102000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  37317565000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37459667000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    142102000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  37317565000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37459667000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.836578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.808826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.808923                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.836578                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.808826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.808923                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76895.021645                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73551.713264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73563.846563                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76895.021645                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73551.713264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73563.846563                       # average overall mshr miss latency
system.l2.replacements                         530458                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        94299                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94299                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        94299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94299                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2203                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2203                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2203                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2203                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       162729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        162729                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         4453                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4453                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26594                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26594                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2192342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2192342500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31047                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.856572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856572                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82437.485899                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82437.485899                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1926402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1926402500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.856572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.856572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 72437.485899                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72437.485899                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1848                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    160582000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    160582000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2209                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.836578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.836578                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86895.021645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86895.021645                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1848                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    142102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    142102000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.836578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.836578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76895.021645                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76895.021645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       115468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            115468                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       480771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          480771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  40198892500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  40198892500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       596239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        596239                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.806339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.806339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83613.388703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83613.388703                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       480771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       480771                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  35391162500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  35391162500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.806339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.806339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73613.347103                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73613.347103                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                     1103729                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    534554                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.064766                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     120.060300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.545632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3970.394068                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.029312                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.969334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1207                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3048430                       # Number of tag accesses
system.l2.tags.data_accesses                  3048430                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28129201000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       118272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     32471488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           32589760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       118272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        118272                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3396800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3396800                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1848                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       507367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              509215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        53075                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              53075                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4204599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1154369369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1158573967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4204599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4204599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      120757074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            120757074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      120757074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4204599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1154369369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1279331041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     53073.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1848.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    506654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000623955250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3278                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3278                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1040449                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              49869                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      509214                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      53075                       # Number of write requests accepted
system.mem_ctrls.readBursts                    509214                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    53075                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    712                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31268                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             33232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             34766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             34547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             33494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             33637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             32204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             33096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27516                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            28141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            28769                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2711                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2494                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2466                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6906035250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2542510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16440447750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13581.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32331.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   379270                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35561                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                509214                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                53075                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  289966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  164682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   41870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   11914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       146728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    244.941497                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.173490                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.185897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64923     44.25%     44.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        34160     23.28%     67.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15358     10.47%     78.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9653      6.58%     84.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5543      3.78%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3841      2.62%     90.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2983      2.03%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1725      1.18%     94.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         8542      5.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       146728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3278                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     154.964308                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     78.026395                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    314.413272                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          2893     88.26%     88.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          146      4.45%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           79      2.41%     95.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           72      2.20%     97.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           36      1.10%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           26      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           14      0.43%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            5      0.15%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.15%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3278                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3278                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.187309                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.176417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.618352                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2972     90.67%     90.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               59      1.80%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              192      5.86%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      1.56%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3278                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               32544128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3395968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                32589696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3396800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1156.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       120.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1158.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    120.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.04                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.94                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   28129135500                       # Total gap between requests
system.mem_ctrls.avgGap                      50026.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       118272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     32425856                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3395968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4204598.630441013724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1152747139.884989976883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 120727495.956959456205                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1848                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       507366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        53075                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     65949750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  16374498000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 682483518750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35687.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32273.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12858851.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            485727060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            258154875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1726373460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          128354580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2220694320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12403371000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        356669280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        17579344575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        624.950015                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    817635500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    939380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  26372185500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            561946560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            298677885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1904330820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          148629060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2220694320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12425646600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        337910880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        17897836125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        636.272467                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    762105750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    939380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  26427715250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    37415488500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      6989161                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6989171                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      6989161                       # number of overall hits
system.cpu.icache.overall_hits::total         6989171                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4050                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4052                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4050                       # number of overall misses
system.cpu.icache.overall_misses::total          4052                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    297536499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    297536499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    297536499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    297536499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      6993211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6993223                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      6993211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6993223                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 73465.802222                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73429.540721                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 73465.802222                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73429.540721                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          773                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2675                       # number of writebacks
system.cpu.icache.writebacks::total              2675                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          909                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          909                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          909                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          909                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3141                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3141                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3141                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3141                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    243473999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    243473999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    243473999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    243473999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000449                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000449                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 77514.803884                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77514.803884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 77514.803884                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77514.803884                       # average overall mshr miss latency
system.cpu.icache.replacements                   2675                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      6989161                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6989171                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4050                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4052                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    297536499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    297536499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      6993211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6993223                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 73465.802222                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73429.540721                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          909                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3141                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    243473999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    243473999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000449                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 77514.803884                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77514.803884                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.044759                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6992314                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3143                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2224.726058                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000208                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.044550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000087                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13989589                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13989589                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10758844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10758845                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10758844                       # number of overall hits
system.cpu.dcache.overall_hits::total        10758845                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3214848                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3214851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3214848                       # number of overall misses
system.cpu.dcache.overall_misses::total       3214851                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 210774742916                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 210774742916                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 210774742916                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 210774742916                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13973692                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13973696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13973692                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13973696                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.230064                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230064                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.230064                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230064                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 65562.895327                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65562.834146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 65562.895327                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65562.834146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4434183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            126733                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.988385                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       123071                       # number of writebacks
system.cpu.dcache.writebacks::total            123071                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2381122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2381122                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2381122                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2381122                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833726                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  59446337417                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59446337417                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  59446337417                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59446337417                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059664                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059664                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059664                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059664                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71302.007395                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71302.007395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71302.007395                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71302.007395                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832704                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9420981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9420982                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3173438                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3173441                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 207685735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 207685735500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12594419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12594423                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.251972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.251972                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 65445.026971                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65444.965103                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2380801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2380801                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792637                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  56414765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  56414765500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062936                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71173.520161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71173.520161                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337863                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41410                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3089007416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3089007416                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74595.687418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74595.687418                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          321                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41089                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3031571917                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3031571917                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029790                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73780.620531                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73780.620531                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359131923338500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.106603                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11592573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833728                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.904502                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.106602                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000104                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28781120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28781120                       # Number of data accesses

---------- End Simulation Statistics   ----------
