Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Fri Apr 13 15:21:36 2018
| Host         : pedro-H170-Gaming-3 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing -file ./report/fxpnahid_timing_synth.rpt
| Design       : fxpnahid
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.312ns  (required time - arrival time)
  Source:                 sh_assign_1_reg_1210_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            VxFxp_V_reg_1220_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.179ns (25.884%)  route 3.376ns (74.116%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2683, unset)         0.973     0.973    ap_clk
                         FDRE                                         r  sh_assign_1_reg_1210_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.362     1.335 f  sh_assign_1_reg_1210_reg[11]/Q
                         net (fo=13, unplaced)        1.015     2.350    sh_assign_1_reg_1210[11]
                         LUT6 (Prop_lut6_I0_O)        0.295     2.645 r  VxFxp_V_reg_1220[17]_i_16/O
                         net (fo=3, unplaced)         0.750     3.395    VxFxp_V_reg_1220[17]_i_16_n_2
                         LUT6 (Prop_lut6_I1_O)        0.124     3.519 r  VxFxp_V_reg_1220[18]_i_12/O
                         net (fo=1, unplaced)         0.449     3.968    VxFxp_V_reg_1220[18]_i_12_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     4.092 r  VxFxp_V_reg_1220[18]_i_5/O
                         net (fo=2, unplaced)         0.430     4.522    VxFxp_V_reg_1220[18]_i_5_n_2
                         LUT4 (Prop_lut4_I1_O)        0.150     4.672 r  VxFxp_V_reg_1220[18]_i_2/O
                         net (fo=1, unplaced)         0.732     5.404    VxFxp_V_reg_1220[18]_i_2_n_2
                         LUT6 (Prop_lut6_I0_O)        0.124     5.528 r  VxFxp_V_reg_1220[18]_i_1/O
                         net (fo=1, unplaced)         0.000     5.528    VxFxp_V_reg_1220[18]_i_1_n_2
                         FDRE                                         r  VxFxp_V_reg_1220_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=2683, unset)         0.924     5.924    ap_clk
                         FDRE                                         r  VxFxp_V_reg_1220_reg[18]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)       -0.049     5.840    VxFxp_V_reg_1220_reg[18]
  -------------------------------------------------------------------
                         required time                          5.840    
                         arrival time                          -5.528    
  -------------------------------------------------------------------
                         slack                                  0.312    




