// Seed: 71094124
program module_0;
  initial
    #1 begin : LABEL_0
      {id_1, id_1 * id_1 % id_1 & 1, -1} <= id_1;
    end
  assign module_1.id_1 = 0;
endprogram
module module_1 (
    output wire id_0,
    input tri0 id_1,
    output uwire id_2,
    output tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8
);
  wire id_10;
  wor  id_11;
  module_0 modCall_1 ();
  assign id_0 = id_11;
  supply0 id_12, id_13, id_14, id_15;
  assign id_11 = id_11;
  assign id_3  = id_12;
endmodule
