[2020-10-21 23:31:42,067][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-21 23:31:42,067][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-21 23:31:42,146][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-21 23:31:42,170][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-21 23:31:42,170][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-21 23:31:42,170][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-21 23:31:42,170][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-21 23:31:42,170][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-21 23:31:42,170][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-21 23:31:42,170][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-21 23:31:42,171][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-21 23:31:42,171][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-21 23:31:42,172][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source']
[2020-10-21 23:31:42,172][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-21 23:31:42,172][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output
[2020-10-21 23:31:42,172][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-21 23:31:42,173][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-21 23:31:42,174][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,174][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-21 23:31:42,174][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-21 23:31:42,174][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-21 23:31:42,175][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-21 23:31:42,175][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-21 23:31:42,175][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-21 23:31:42,175][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-21 23:31:42,175][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-21 23:31:42,175][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-21 23:31:42,176][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-21 23:31:42,176][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-21 23:31:42,176][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-21 23:31:42,176][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-21 23:31:42,177][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,177][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-21 23:31:42,177][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-21 23:31:42,177][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-21 23:31:42,178][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-21 23:31:42,178][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-21 23:31:42,178][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-21 23:31:42,178][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-21 23:31:42,178][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-21 23:31:42,179][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-21 23:31:42,179][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-21 23:31:42,179][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-21 23:31:42,179][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-21 23:31:42,179][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-21 23:31:42,180][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,180][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,180][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,180][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,181][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,181][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,181][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,181][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,181][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,181][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-21 23:31:42,181][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-21 23:31:42,181][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-21 23:31:42,182][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-21 23:31:42,182][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-21 23:31:42,183][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-21 23:31:42,185][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-21 23:31:42,186][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-21 23:31:42,187][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-21 23:31:42,187][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-21 23:31:42,188][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-21 23:31:42,188][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,188][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,188][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-21 23:31:42,189][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-21 23:31:42,189][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-21 23:31:42,189][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-21 23:31:42,189][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-21 23:31:42,189][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,189][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-21 23:31:42,190][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-21 23:31:42,190][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-21 23:31:42,190][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-21 23:31:42,190][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-21 23:31:42,190][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-21 23:31:42,190][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-21 23:31:42,191][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-21 23:31:42,191][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-21 23:31:42,191][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-21 23:31:42,191][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-21 23:31:42,191][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-21 23:31:42,191][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-21 23:31:42,192][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,193][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,193][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,193][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,194][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,194][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-21 23:31:42,194][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-21 23:31:42,194][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,194][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-21 23:31:42,195][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,196][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,196][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,196][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,196][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,196][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-21 23:31:42,196][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,196][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-21 23:31:42,196][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,196][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,196][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-21 23:31:42,196][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,196][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-21 23:31:42,196][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,196][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,196][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,196][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,196][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,197][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,197][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,197][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,197][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,197][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,197][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-21 23:31:42,197][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,197][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-21 23:31:42,197][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,197][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-21 23:31:42,197][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,197][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,197][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,197][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,197][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,198][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,198][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-21 23:31:42,198][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,198][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-21 23:31:42,198][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,198][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-21 23:31:42,198][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,198][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,198][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,198][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-21 23:31:42,199][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,199][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-21 23:31:42,199][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,200][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,200][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,200][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,200][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,200][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-21 23:31:42,200][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,200][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-21 23:31:42,200][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,200][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-21 23:31:42,200][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,200][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-21 23:31:42,200][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,200][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-21 23:31:42,200][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,200][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-21 23:31:42,200][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,200][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-21 23:31:42,200][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,200][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-21 23:31:42,200][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,200][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-21 23:31:42,200][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-21 23:31:42,200][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-21 23:31:42,201][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-21 23:31:42,201][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-21 23:31:42,201][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,201][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-21 23:31:42,201][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-21 23:31:42,201][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-21 23:31:42,201][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-21 23:31:42,202][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-21 23:31:42,203][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-21 23:31:42,203][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-21 23:31:42,203][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,203][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,203][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-21 23:31:42,203][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-21 23:31:42,203][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-21 23:31:42,203][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-21 23:31:42,203][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-21 23:31:42,203][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,203][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-21 23:31:42,204][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-21 23:31:42,204][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-21 23:31:42,204][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-21 23:31:42,204][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-21 23:31:42,204][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-21 23:31:42,204][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-21 23:31:42,204][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-21 23:31:42,204][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-21 23:31:42,204][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-21 23:31:42,204][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-21 23:31:42,204][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-21 23:31:42,204][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-21 23:31:42,204][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,205][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,205][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,205][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,205][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,205][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,205][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,205][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,205][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,205][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-21 23:31:42,205][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-21 23:31:42,205][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-21 23:31:42,205][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-21 23:31:42,205][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-21 23:31:42,206][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-21 23:31:42,206][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-21 23:31:42,206][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-21 23:31:42,207][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-21 23:31:42,207][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-21 23:31:42,207][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-21 23:31:42,207][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,207][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,207][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-21 23:31:42,207][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-21 23:31:42,207][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-21 23:31:42,207][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-21 23:31:42,208][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-21 23:31:42,208][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,208][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-21 23:31:42,208][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-21 23:31:42,208][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-21 23:31:42,208][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-21 23:31:42,208][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-21 23:31:42,208][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-21 23:31:42,208][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-21 23:31:42,208][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-21 23:31:42,208][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-21 23:31:42,208][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-21 23:31:42,208][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-21 23:31:42,208][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-21 23:31:42,208][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-21 23:31:42,209][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,209][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,209][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,209][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,209][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,209][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,209][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,209][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,209][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,209][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-21 23:31:42,209][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-21 23:31:42,209][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-21 23:31:42,209][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-21 23:31:42,210][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-21 23:31:42,210][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-21 23:31:42,210][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-21 23:31:42,211][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-21 23:31:42,211][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-21 23:31:42,211][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-21 23:31:42,211][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-21 23:31:42,211][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,212][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,212][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-21 23:31:42,212][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-21 23:31:42,212][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-21 23:31:42,212][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-21 23:31:42,212][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-21 23:31:42,212][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,212][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-21 23:31:42,212][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-21 23:31:42,212][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-21 23:31:42,212][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-21 23:31:42,212][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-21 23:31:42,212][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-21 23:31:42,213][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-21 23:31:42,213][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-21 23:31:42,213][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-21 23:31:42,213][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-21 23:31:42,213][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-21 23:31:42,213][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-21 23:31:42,213][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-21 23:31:42,213][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,213][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,213][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,214][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,214][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,214][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,214][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,214][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-21 23:31:42,214][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-21 23:31:42,214][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-21 23:31:42,214][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-21 23:31:42,214][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-21 23:31:42,214][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-21 23:31:42,215][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-21 23:31:42,215][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-21 23:31:42,215][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-21 23:31:42,215][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,215][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,215][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-21 23:31:42,216][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-21 23:31:42,216][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-21 23:31:42,216][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-21 23:31:42,216][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-21 23:31:42,216][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,216][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-21 23:31:42,216][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-21 23:31:42,216][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 24
[2020-10-21 23:31:42,217][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-21 23:31:42,217][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-21 23:31:42,217][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-21 23:31:42,217][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-21 23:31:42,217][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-21 23:31:42,217][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-21 23:31:42,217][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-21 23:31:42,218][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-21 23:31:42,218][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-21 23:31:42,218][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 23
[2020-10-21 23:31:42,219][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,220][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,224][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,224][slave.py:108][dec_route_add][DEBUG][MainThread]: 23
[2020-10-21 23:31:42,224][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-21 23:31:42,224][slave.py:110][dec_route_add][DEBUG][MainThread]: 7
[2020-10-21 23:31:42,224][slave.py:111][dec_route_add][DEBUG][MainThread]: 23
[2020-10-21 23:31:42,226][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,227][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-21 23:31:42,227][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,227][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-21 23:31:42,227][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,228][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,228][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-21 23:31:42,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-21 23:31:42,228][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,228][slave.py:108][dec_route_add][DEBUG][MainThread]: 7
[2020-10-21 23:31:42,228][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,228][slave.py:110][dec_route_add][DEBUG][MainThread]: 3
[2020-10-21 23:31:42,228][slave.py:111][dec_route_add][DEBUG][MainThread]: 7
[2020-10-21 23:31:42,229][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,230][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-21 23:31:42,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-21 23:31:42,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-21 23:31:42,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-21 23:31:42,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-21 23:31:42,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-21 23:31:42,233][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,235][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-21 23:31:42,235][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,235][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-21 23:31:42,235][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,235][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,235][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,235][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,236][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-21 23:31:42,236][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,236][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,236][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,236][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,236][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-21 23:31:42,236][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,236][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,236][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,236][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,236][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-21 23:31:42,236][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,237][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,237][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,237][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,237][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-21 23:31:42,237][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,237][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,237][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,237][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,237][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-21 23:31:42,237][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,237][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,237][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,237][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,238][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-21 23:31:42,238][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,238][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,238][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,238][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,238][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-21 23:31:42,240][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,242][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,242][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-21 23:31:42,242][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-21 23:31:42,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-21 23:31:42,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,243][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,243][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,243][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,243][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-21 23:31:42,243][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,243][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,243][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-21 23:31:42,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-21 23:31:42,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-21 23:31:42,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,244][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-21 23:31:42,244][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,244][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,244][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,244][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-21 23:31:42,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-21 23:31:42,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-21 23:31:42,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-21 23:31:42,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-21 23:31:42,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-21 23:31:42,245][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,245][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-21 23:31:42,246][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,248][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-21 23:31:42,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-21 23:31:42,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-21 23:31:42,249][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,249][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,250][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2020-10-21 23:31:42,250][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2020-10-21 23:31:42,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2020-10-21 23:31:42,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2020-10-21 23:31:42,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2020-10-21 23:31:42,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2020-10-21 23:31:42,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2020-10-21 23:31:42,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-21 23:31:42,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2020-10-21 23:31:42,253][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,254][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,254][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,254][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,254][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,254][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,254][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,254][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-21 23:31:42,254][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,254][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,254][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,254][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-21 23:31:42,255][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,255][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,255][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,255][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-21 23:31:42,255][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,255][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,255][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,255][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-21 23:31:42,255][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,255][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,255][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,255][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-21 23:31:42,255][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,255][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,255][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,255][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-21 23:31:42,255][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,255][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,255][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,255][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,256][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,256][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,256][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-21 23:31:42,256][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-21 23:31:42,257][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,257][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-21 23:31:42,257][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,257][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x58
[2020-10-21 23:31:42,257][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-21 23:31:42,257][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-21 23:31:42,258][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-21 23:31:42,258][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-21 23:31:42,259][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-21 23:31:42,259][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-21 23:31:42,260][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-21 23:31:42,262][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-21 23:31:42,262][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-21 23:31:42,262][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-21 23:31:42,262][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,263][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,263][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-21 23:31:42,263][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,263][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-21 23:31:42,263][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-21 23:31:42,263][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-21 23:31:42,264][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-21 23:31:42,264][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-21 23:31:42,264][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-21 23:31:42,264][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-21 23:31:42,264][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,265][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-21 23:31:42,266][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-21 23:31:42,266][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-21 23:31:42,266][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-21 23:31:42,266][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 6
[2020-10-21 23:31:42,266][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-21 23:31:42,267][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-21 23:31:42,267][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-21 23:31:42,267][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,267][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,267][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-21 23:31:42,267][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,267][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,267][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-21 23:31:42,268][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,268][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,268][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-21 23:31:42,268][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,268][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-21 23:31:42,268][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-21 23:31:42,268][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,268][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,268][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,268][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,268][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,268][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-21 23:31:42,268][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-21 23:31:42,268][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,269][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,269][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,269][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,269][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-21 23:31:42,269][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,269][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-21 23:31:42,270][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,270][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,270][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,270][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,270][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,270][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,270][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-21 23:31:42,270][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-21 23:31:42,270][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,270][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,270][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-21 23:31:42,270][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-21 23:31:42,271][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,272][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,272][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-21 23:31:42,272][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-21 23:31:42,272][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-21 23:31:42,272][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-21 23:31:42,272][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-21 23:31:42,272][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-21 23:31:42,272][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,272][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-21 23:31:42,272][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,272][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-21 23:31:42,272][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,272][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-21 23:31:42,273][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-21 23:31:42,273][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-21 23:31:42,273][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-21 23:31:42,273][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v0
[2020-10-21 23:31:42,273][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-21 23:31:42,273][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v1
[2020-10-21 23:31:42,273][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-21 23:31:42,273][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v0
[2020-10-21 23:31:42,273][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-21 23:31:42,273][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v1
[2020-10-21 23:31:42,274][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-21 23:31:42,274][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-21 23:31:42,274][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,274][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-21 23:31:42,274][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,274][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-21 23:31:42,274][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,274][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-21 23:31:42,275][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,275][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-21 23:31:42,275][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,275][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-21 23:31:42,275][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,275][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-21 23:31:42,275][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,275][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	327680
[2020-10-21 23:31:42,275][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,275][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-21 23:31:42,275][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,275][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-21 23:31:42,275][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,275][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-21 23:31:42,275][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-21 23:31:42,275][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393344
[2020-10-21 23:31:42,275][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-21 23:31:42,275][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-21 23:31:42,276][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-21 23:31:42,276][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-21 23:31:42,277][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-21 23:31:42,277][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-21 23:31:42,280][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-21 23:31:42,281][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-21 23:31:42,281][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,282][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,283][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-21 23:31:42,284][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,284][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,284][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-21 23:31:42,284][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-21 23:31:42,284][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-21 23:31:42,284][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,284][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,284][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-21 23:31:42,284][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-21 23:31:42,284][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-21 23:31:42,284][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-21 23:31:42,285][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-21 23:31:42,285][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,285][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,285][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-21 23:31:42,285][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-21 23:31:42,285][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-21 23:31:42,285][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-21 23:31:42,285][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-21 23:31:42,285][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,285][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,285][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-21 23:31:42,285][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-21 23:31:42,285][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-21 23:31:42,285][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-21 23:31:42,285][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-21 23:31:42,285][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,285][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,285][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-21 23:31:42,285][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-21 23:31:42,285][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-21 23:31:42,285][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-21 23:31:42,285][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-21 23:31:42,285][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,285][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,285][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-21 23:31:42,285][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-21 23:31:42,285][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-21 23:31:42,285][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-21 23:31:42,285][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-21 23:31:42,286][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,286][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,286][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-21 23:31:42,286][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-21 23:31:42,286][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,286][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,286][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,286][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,286][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-21 23:31:42,286][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,286][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,286][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,286][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,286][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,286][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,286][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,286][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-21 23:31:42,286][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-21 23:31:42,286][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-21 23:31:42,286][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,287][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,287][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-21 23:31:42,287][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-21 23:31:42,287][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-21 23:31:42,287][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-21 23:31:42,287][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-21 23:31:42,287][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,287][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,287][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-21 23:31:42,287][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-21 23:31:42,287][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-21 23:31:42,287][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-21 23:31:42,287][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-21 23:31:42,287][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,287][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,287][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-21 23:31:42,287][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-21 23:31:42,287][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-21 23:31:42,287][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-21 23:31:42,287][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-21 23:31:42,287][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,287][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,287][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-21 23:31:42,287][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-21 23:31:42,287][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-21 23:31:42,287][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-21 23:31:42,287][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-21 23:31:42,287][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,287][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,287][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-21 23:31:42,288][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-21 23:31:42,288][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,288][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,288][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,288][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,288][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,288][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,288][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,288][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-21 23:31:42,288][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-21 23:31:42,288][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-21 23:31:42,288][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,288][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,288][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-21 23:31:42,288][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-21 23:31:42,288][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-21 23:31:42,288][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-21 23:31:42,288][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-21 23:31:42,288][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,288][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,288][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-21 23:31:42,288][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-21 23:31:42,288][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-21 23:31:42,288][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-21 23:31:42,288][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-21 23:31:42,288][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,288][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,288][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-21 23:31:42,288][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-21 23:31:42,289][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-21 23:31:42,289][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-21 23:31:42,289][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-21 23:31:42,289][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,289][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,289][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-21 23:31:42,289][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-21 23:31:42,289][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-21 23:31:42,289][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-21 23:31:42,289][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-21 23:31:42,289][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,289][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,289][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-21 23:31:42,289][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-21 23:31:42,289][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-21 23:31:42,289][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-21 23:31:42,289][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-21 23:31:42,289][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,289][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,289][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-21 23:31:42,289][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-21 23:31:42,289][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-21 23:31:42,289][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-21 23:31:42,289][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-21 23:31:42,289][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,289][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,289][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-21 23:31:42,289][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-21 23:31:42,289][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-21 23:31:42,289][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-21 23:31:42,289][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-21 23:31:42,290][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,290][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,290][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-21 23:31:42,290][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-21 23:31:42,290][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,290][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,290][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,290][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,290][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,290][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,290][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,290][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-21 23:31:42,290][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-21 23:31:42,290][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-21 23:31:42,290][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,290][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,290][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-21 23:31:42,290][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-21 23:31:42,290][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-21 23:31:42,290][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-21 23:31:42,290][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-21 23:31:42,290][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,290][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,290][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-21 23:31:42,290][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-21 23:31:42,290][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-21 23:31:42,290][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-21 23:31:42,290][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-21 23:31:42,290][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,290][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-21 23:31:42,291][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-21 23:31:42,291][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-21 23:31:42,291][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-21 23:31:42,291][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-21 23:31:42,291][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-21 23:31:42,291][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,291][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-21 23:31:42,291][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-21 23:31:42,291][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-21 23:31:42,291][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-21 23:31:42,291][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-21 23:31:42,291][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-21 23:31:42,291][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,291][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-21 23:31:42,291][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-21 23:31:42,291][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-21 23:31:42,291][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-21 23:31:42,291][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-21 23:31:42,291][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-21 23:31:42,291][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,291][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-21 23:31:42,291][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-21 23:31:42,291][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-21 23:31:42,291][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-21 23:31:42,291][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-21 23:31:42,291][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-21 23:31:42,291][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-21 23:31:42,291][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-21 23:31:42,291][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-21 23:31:42,292][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0050000</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060004</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060008</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006000C</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060010</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060014</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060018</tt></td>
[2020-10-21 23:31:42,293][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006001C</tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060020</tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060024</tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060028</tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006002C</tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060030</tt></td>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,294][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060034</tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060038</tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006003C</tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060040</tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060044</tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060048</tt></td>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,295][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006004C</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060050</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060054</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060058</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060080</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060084</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006008C</tt></td>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,296][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060090</tt></td>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060094</tt></td>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-21 23:31:42,297][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-21 23:31:42,298][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-21 23:31:42,298][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-21 23:31:42,298][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-21 23:31:42,298][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-21 23:31:42,298][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-21 23:31:42,298][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-21 23:31:42,298][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe
[2020-10-21 23:31:42,298][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,298][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,299][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_up" is new
[2020-10-21 23:31:42,299][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,300][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-21 23:31:42,300][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_rst_user_data_out" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,301][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-21 23:31:42,301][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-21 23:31:42,302][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,302][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rst" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,303][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-21 23:31:42,303][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,304][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-21 23:31:42,304][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,304][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-21 23:31:42,304][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,304][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-21 23:31:42,304][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,304][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-21 23:31:42,304][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,304][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-21 23:31:42,304][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-21 23:31:42,305][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-21 23:31:42,305][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led0_gbe0_pulse_tx
[2020-10-21 23:31:42,305][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway to top
[2020-10-21 23:31:42,305][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-21 23:31:42,305][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-21 23:31:42,305][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,305][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" is new
[2020-10-21 23:31:42,305][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led1_gbe0_up
[2020-10-21 23:31:42,305][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led1_gbe0_up_gateway to top
[2020-10-21 23:31:42,305][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-21 23:31:42,305][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-21 23:31:42,305][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,305][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_ext" is new
[2020-10-21 23:31:42,305][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_ip
[2020-10-21 23:31:42,305][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_ip_out to top
[2020-10-21 23:31:42,305][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" is new
[2020-10-21 23:31:42,305][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_ip_user_data_out to top
[2020-10-21 23:31:42,305][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-21 23:31:42,306][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_port
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_port_out to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" is new
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_port_user_data_out to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-21 23:31:42,306][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxbadctr
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_user_data_in to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" is new
[2020-10-21 23:31:42,306][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxctr
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxctr_user_data_in to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" is new
[2020-10-21 23:31:42,306][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxeofctr
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_user_data_in to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-21 23:31:42,306][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-21 23:31:42,306][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" is new
[2020-10-21 23:31:42,307][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxofctr
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxofctr_user_data_in to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" is new
[2020-10-21 23:31:42,307][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" is new
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-21 23:31:42,307][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_status
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" is new
[2020-10-21 23:31:42,307][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxvldctr
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_user_data_in to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-21 23:31:42,307][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-21 23:31:42,307][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" is new
[2020-10-21 23:31:42,308][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txctr
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txctr_user_data_in to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" is new
[2020-10-21 23:31:42,308][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txfullctr
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txfullctr_user_data_in to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" is new
[2020-10-21 23:31:42,308][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txofctr
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txofctr_user_data_in to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" is new
[2020-10-21 23:31:42,308][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" is new
[2020-10-21 23:31:42,308][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-21 23:31:42,308][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-21 23:31:42,309][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_status
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" is new
[2020-10-21 23:31:42,309][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txvldctr
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txvldctr_user_data_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" is new
[2020-10-21 23:31:42,309][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_linkup
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_linkup_user_data_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" is new
[2020-10-21 23:31:42,309][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_tx_cnt
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_user_data_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-21 23:31:42,309][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-21 23:31:42,309][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" is new
[2020-10-21 23:31:42,310][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_enable
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" is new
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_enable_user_data_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-21 23:31:42,310][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_payload_len
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" is new
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_user_data_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-21 23:31:42,310][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_period
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" is new
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_period_user_data_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-21 23:31:42,310][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_rst
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_rst_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" is new
[2020-10-21 23:31:42,310][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_rst_user_data_out to top
[2020-10-21 23:31:42,310][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_user_data_out" is new
[2020-10-21 23:31:42,311][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" is new
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-21 23:31:42,311][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_status
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" is new
[2020-10-21 23:31:42,311][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-21 23:31:42,311][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_sys_clkcounter_we to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_we" is new
[2020-10-21 23:31:42,311][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-21 23:31:42,311][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" is new
[2020-10-21 23:31:42,311][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_gbe0_rxs_ss_bram_addr to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_gbe0_rxs_ss_bram_we to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_gbe0_txs_ss_bram_addr to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_gbe0_txs_ss_bram_data_in to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_gbe0_txs_ss_bram_data_out to top
[2020-10-21 23:31:42,312][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-21 23:31:42,312][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_gbe0_txs_ss_bram_we to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_snapshot_ss_bram_addr to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_snapshot_ss_bram_data_in to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_snapshot_ss_bram_data_out to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_snapshot_ss_bram_we to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_dest_ip_out to top
[2020-10-21 23:31:42,313][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" already exists
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_dest_ip_out_we to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out_we" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_dest_port_out to top
[2020-10-21 23:31:42,313][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" already exists
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_dest_port_out_we to top
[2020-10-21 23:31:42,313][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out_we" is new
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-21 23:31:42,313][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" already exists
[2020-10-21 23:31:42,313][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_gbe0_rxbadctr_in_we to top
[2020-10-21 23:31:42,314][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in_we" is new
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-21 23:31:42,314][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" already exists
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_gbe0_rxctr_in_we to top
[2020-10-21 23:31:42,314][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in_we" is new
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-21 23:31:42,314][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" already exists
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_gbe0_rxeofctr_in_we to top
[2020-10-21 23:31:42,314][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in_we" is new
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-21 23:31:42,314][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" already exists
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_gbe0_rxofctr_in_we to top
[2020-10-21 23:31:42,314][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in_we" is new
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-21 23:31:42,314][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-21 23:31:42,314][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-21 23:31:42,314][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" already exists
[2020-10-21 23:31:42,314][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_gbe0_rxs_ss_status_in_we to top
[2020-10-21 23:31:42,315][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in_we" is new
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-21 23:31:42,315][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" already exists
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_gbe0_rxvldctr_in_we to top
[2020-10-21 23:31:42,315][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in_we" is new
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-21 23:31:42,315][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" already exists
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_gbe0_txctr_in_we to top
[2020-10-21 23:31:42,315][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in_we" is new
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-21 23:31:42,315][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" already exists
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_gbe0_txfullctr_in_we to top
[2020-10-21 23:31:42,315][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in_we" is new
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-21 23:31:42,315][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" already exists
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_gbe0_txofctr_in_we to top
[2020-10-21 23:31:42,315][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in_we" is new
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-21 23:31:42,315][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" already exists
[2020-10-21 23:31:42,315][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we to top
[2020-10-21 23:31:42,316][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-21 23:31:42,316][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" already exists
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_gbe0_txs_ss_status_in_we to top
[2020-10-21 23:31:42,316][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in_we" is new
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-21 23:31:42,316][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" already exists
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_gbe0_txvldctr_in_we to top
[2020-10-21 23:31:42,316][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in_we" is new
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-21 23:31:42,316][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" already exists
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_gbe0_linkup_in_we to top
[2020-10-21 23:31:42,316][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in_we" is new
[2020-10-21 23:31:42,316][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-21 23:31:42,317][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" already exists
[2020-10-21 23:31:42,317][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_gbe0_tx_cnt_in_we to top
[2020-10-21 23:31:42,317][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in_we" is new
[2020-10-21 23:31:42,317][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-21 23:31:42,317][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" already exists
[2020-10-21 23:31:42,317][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_pkt_sim_enable_out_we to top
[2020-10-21 23:31:42,317][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out_we" is new
[2020-10-21 23:31:42,317][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-21 23:31:42,317][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" already exists
[2020-10-21 23:31:42,317][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_pkt_sim_payload_len_out_we to top
[2020-10-21 23:31:42,317][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out_we" is new
[2020-10-21 23:31:42,317][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-21 23:31:42,318][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" already exists
[2020-10-21 23:31:42,318][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_pkt_sim_period_out_we to top
[2020-10-21 23:31:42,318][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out_we" is new
[2020-10-21 23:31:42,318][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_rst_out to top
[2020-10-21 23:31:42,318][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" already exists
[2020-10-21 23:31:42,318][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_rst_out_we to top
[2020-10-21 23:31:42,318][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out_we" is new
[2020-10-21 23:31:42,318][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-21 23:31:42,318][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" already exists
[2020-10-21 23:31:42,318][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we to top
[2020-10-21 23:31:42,318][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-21 23:31:42,319][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-21 23:31:42,319][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" already exists
[2020-10-21 23:31:42,319][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_snapshot_ss_status_in_we to top
[2020-10-21 23:31:42,319][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in_we" is new
[2020-10-21 23:31:42,319][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_sys_board_id_in to top
[2020-10-21 23:31:42,319][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in" is new
[2020-10-21 23:31:42,319][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_sys_board_id_in_we to top
[2020-10-21 23:31:42,319][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in_we" is new
[2020-10-21 23:31:42,319][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_sys_rev_in to top
[2020-10-21 23:31:42,319][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in" is new
[2020-10-21 23:31:42,320][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_sys_rev_in_we to top
[2020-10-21 23:31:42,320][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in_we" is new
[2020-10-21 23:31:42,320][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_sys_rev_rcs_in to top
[2020-10-21 23:31:42,320][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in" is new
[2020-10-21 23:31:42,320][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_sys_rev_rcs_in_we to top
[2020-10-21 23:31:42,320][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in_we" is new
[2020-10-21 23:31:42,320][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_sys_scratchpad_out to top
[2020-10-21 23:31:42,320][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out" is new
[2020-10-21 23:31:42,320][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_sys_scratchpad_out_we to top
[2020-10-21 23:31:42,320][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out_we" is new
[2020-10-21 23:31:42,320][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-21 23:31:42,321][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" already exists
[2020-10-21 23:31:42,321][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_sys_clkcounter_in_we to top
[2020-10-21 23:31:42,321][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in_we" is new
[2020-10-21 23:31:42,321][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_inst
[2020-10-21 23:31:42,321][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-21 23:31:42,321][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-21 23:31:42,321][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,321][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-21 23:31:42,321][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-21 23:31:42,321][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,321][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-21 23:31:42,321][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_out as signal core_clk_156_0 to top
[2020-10-21 23:31:42,321][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "core_clk_156_0" is new
[2020-10-21 23:31:42,321][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0reset as signal gtwiz_reset_qpll0reset_out to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0reset_out" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1reset as signal gtwiz_reset_qpll1reset_out to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1reset_out" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2_0 as signal tx_mii_clk_0 to top
[2020-10-21 23:31:42,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" is new
[2020-10-21 23:31:42,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2_0 as signal rx_clk_out_0 to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out_0 to top
[2020-10-21 23:31:42,323][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal gt_reset_tx_done_out_0 to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out_0" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal gt_reset_rx_done_out_0 to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out_0" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out_0 as signal tx_core_reset_out to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out_0 as signal rx_core_reset_out to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out_0 as signal rx_serdes_reset_0 to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset_0" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all_0 as signal gt_reset_all_0 to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all_0" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_tx_datapath_out_0 as signal gtwiz_reset_tx_datapath_out_0 to top
[2020-10-21 23:31:42,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_tx_datapath_out_0" is new
[2020-10-21 23:31:42,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_rx_datapath_out_0 as signal gtwiz_reset_rx_datapath_out_0 to top
[2020-10-21 23:31:42,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_rx_datapath_out_0" is new
[2020-10-21 23:31:42,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal axil_rst to top
[2020-10-21 23:31:42,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-21 23:31:42,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal dclk0 to top
[2020-10-21 23:31:42,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "dclk0" is new
[2020-10-21 23:31:42,324][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-21 23:31:42,324][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-21 23:31:42,324][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,324][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-21 23:31:42,324][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-21 23:31:42,324][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,324][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-21 23:31:42,324][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-21 23:31:42,324][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,324][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-21 23:31:42,324][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-21 23:31:42,324][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,324][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-21 23:31:42,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk_0 to top
[2020-10-21 23:31:42,324][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" already exists
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out_0 to top
[2020-10-21 23:31:42,325][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out_0 to top
[2020-10-21 23:31:42,325][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out to top
[2020-10-21 23:31:42,325][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out" already exists
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-21 23:31:42,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-21 23:31:42,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-21 23:31:42,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" is new
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out to top
[2020-10-21 23:31:42,325][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out" already exists
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-21 23:31:42,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-21 23:31:42,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-21 23:31:42,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset_0 to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset_0" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all_0 to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all_0" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal gtwiz_reset_tx_datapath_out_0 to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_tx_datapath_out_0" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal gtwiz_reset_rx_datapath_out_0 to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_rx_datapath_out_0" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out_0 to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out_0" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out_0 to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out_0" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in to top
[2020-10-21 23:31:42,326][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in" already exists
[2020-10-21 23:31:42,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in to top
[2020-10-21 23:31:42,327][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in" already exists
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0reset_out as signal gtwiz_reset_qpll0reset_out to top
[2020-10-21 23:31:42,327][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0reset_out" already exists
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1reset_out as signal gtwiz_reset_qpll1reset_out to top
[2020-10-21 23:31:42,327][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1reset_out" already exists
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal axil_rst to top
[2020-10-21 23:31:42,327][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst" already exists
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal dclk0 to top
[2020-10-21 23:31:42,327][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "dclk0" already exists
[2020-10-21 23:31:42,327][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-21 23:31:42,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-21 23:31:42,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-21 23:31:42,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-21 23:31:42,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-21 23:31:42,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk_0 to top
[2020-10-21 23:31:42,327][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" already exists
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-21 23:31:42,328][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-21 23:31:42,328][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-21 23:31:42,328][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-21 23:31:42,328][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_gbe0_rst to top
[2020-10-21 23:31:42,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rst" is new
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_gbe0_tx_valid to top
[2020-10-21 23:31:42,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_gbe0_tx_afull to top
[2020-10-21 23:31:42,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_gbe0_tx_overflow to top
[2020-10-21 23:31:42,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_gbe0_tx_end_of_frame to top
[2020-10-21 23:31:42,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-21 23:31:42,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_gbe0_tx_data to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_gbe0_tx_dest_ip to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_gbe0_tx_dest_port to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_gbe0_rx_valid to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_gbe0_rx_end_of_frame to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_gbe0_rx_data to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_gbe0_rx_source_ip to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_gbe0_rx_source_port to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_gbe0_rx_bad_frame to top
[2020-10-21 23:31:42,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-21 23:31:42,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_gbe0_rx_overrun to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_gbe0_rx_overrun_ack to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_gbe0_rx_ack to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_gbe0_led_up to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_up" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_gbe0_led_rx to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_gbe0_led_tx to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-21 23:31:42,330][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" is new
[2020-10-21 23:31:42,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-21 23:31:42,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_gbe0wb_err to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_err" is new
[2020-10-21 23:31:42,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-21 23:31:42,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" is new
[2020-10-21 23:31:42,332][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_wb2axi4lite
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-21 23:31:42,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" already exists
[2020-10-21 23:31:42,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-21 23:31:42,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-21 23:31:42,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-21 23:31:42,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-21 23:31:42,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-21 23:31:42,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-21 23:31:42,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-21 23:31:42,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-21 23:31:42,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-21 23:31:42,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-21 23:31:42,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-21 23:31:42,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-21 23:31:42,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-21 23:31:42,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-21 23:31:42,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-21 23:31:42,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-21 23:31:42,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-21 23:31:42,335][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-21 23:31:42,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-21 23:31:42,335][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-21 23:31:42,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-21 23:31:42,335][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst" already exists
[2020-10-21 23:31:42,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-21 23:31:42,336][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-21 23:31:42,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-21 23:31:42,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-21 23:31:42,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-21 23:31:42,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-21 23:31:42,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-21 23:31:42,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-21 23:31:42,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-21 23:31:42,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-21 23:31:42,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-21 23:31:42,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-21 23:31:42,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-21 23:31:42,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-21 23:31:42,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-21 23:31:42,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-21 23:31:42,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-21 23:31:42,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-21 23:31:42,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-21 23:31:42,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-21 23:31:42,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-21 23:31:42,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-21 23:31:42,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-21 23:31:42,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-21 23:31:42,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-21 23:31:42,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-21 23:31:42,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-21 23:31:42,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-21 23:31:42,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-21 23:31:42,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-21 23:31:42,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-21 23:31:42,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-21 23:31:42,340][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-21 23:31:42,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-21 23:31:42,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-21 23:31:42,342][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-21 23:31:42,342][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_100_p to top
[2020-10-21 23:31:42,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_100_p" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_100_p" is new
[2020-10-21 23:31:42,342][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_100_n to top
[2020-10-21 23:31:42,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_100_n" (parent sig: False, parent port: False)
[2020-10-21 23:31:42,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_100_n" is new
[2020-10-21 23:31:42,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-21 23:31:42,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-21 23:31:42,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-21 23:31:42,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-21 23:31:42,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-21 23:31:42,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-21 23:31:42,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-21 23:31:42,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-21 23:31:42,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_200 as signal clk_200 to top
[2020-10-21 23:31:42,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_200" is new
[2020-10-21 23:31:42,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_clk_rst to top
[2020-10-21 23:31:42,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk_rst" is new
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led1_gbe0_up_ext
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_100_n
[2020-10-21 23:31:42,343][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_100_p
[2020-10-21 23:31:42,343][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 11 n_ports: 10
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led1_gbe0_up_gateway
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_user_data_out
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_user_data_out
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in
[2020-10-21 23:31:42,343][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in
[2020-10-21 23:31:42,344][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_user_data_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_user_data_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_user_data_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_user_data_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_user_data_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_user_data_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_user_data_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out_we
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out_we
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in_we
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in_we
[2020-10-21 23:31:42,345][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_addr
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_addr
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_in
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_out
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out_we
[2020-10-21 23:31:42,346][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_addr
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_in
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_out
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in_we
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal core_clk_156_0
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal dclk0
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all_0
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out_0
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out_0
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in
[2020-10-21 23:31:42,347][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0reset_out
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1reset_out
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_rx_datapath_out_0
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_tx_datapath_out_0
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-21 23:31:42,348][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out_0
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset_0
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock_0
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk_0
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_rx
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_tx
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_up
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rst
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_ack
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_bad_frame
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_data
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_end_of_frame
[2020-10-21 23:31:42,349][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun_ack
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_ip
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_port
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_valid
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_afull
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_data
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_ip
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_port
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_end_of_frame
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_overflow
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_valid
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_cyc
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_stb
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_we
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_ack
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_adr
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_i
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_o
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_err
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_rst
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_sel
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-21 23:31:42,350][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-21 23:31:42,351][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_200
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-21 23:31:42,352][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk_rst
[2020-10-21 23:31:42,353][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-21 23:31:42,354][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-21 23:31:42,354][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,354][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-21 23:31:42,354][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-21 23:31:42,354][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,355][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-21 23:31:42,355][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,355][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,355][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,355][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-21 23:31:42,355][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-21 23:31:42,355][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,355][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-21 23:31:42,355][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,355][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,355][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,355][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-21 23:31:42,355][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-21 23:31:42,355][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,355][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-21 23:31:42,355][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,355][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,355][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,355][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-21 23:31:42,355][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-21 23:31:42,355][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,355][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-21 23:31:42,355][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,355][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,355][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,355][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-21 23:31:42,356][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-21 23:31:42,356][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,356][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-21 23:31:42,356][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,356][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,356][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,356][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-21 23:31:42,356][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-21 23:31:42,356][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,356][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-21 23:31:42,356][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,356][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,356][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-21 23:31:42,356][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-21 23:31:42,356][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-21 23:31:42,356][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-21 23:31:42,356][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-21 23:31:42,356][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-21 23:31:42,356][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-21 23:31:42,356][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-21 23:31:42,356][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-21 23:31:42,356][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,356][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-21 23:31:42,356][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-21 23:31:42,357][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-21 23:31:42,357][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-21 23:31:42,357][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,357][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,357][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-21 23:31:42,357][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-21 23:31:42,357][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-21 23:31:42,357][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-21 23:31:42,357][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-21 23:31:42,357][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-21 23:31:42,357][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-21 23:31:42,357][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-21 23:31:42,357][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-21 23:31:42,357][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-21 23:31:42,357][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-21 23:31:42,357][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,357][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led1_gbe0_up_ext
[2020-10-21 23:31:42,357][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-21 23:31:42,357][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-21 23:31:42,357][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-21 23:31:42,357][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,357][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,357][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-21 23:31:42,357][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-21 23:31:42,357][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-21 23:31:42,357][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-21 23:31:42,358][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-21 23:31:42,358][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-21 23:31:42,358][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-21 23:31:42,358][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-21 23:31:42,358][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-21 23:31:42,358][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-21 23:31:42,358][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-21 23:31:42,358][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-21 23:31:42,358][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_100_p
[2020-10-21 23:31:42,358][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_100_p
[2020-10-21 23:31:42,358][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-21 23:31:42,358][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-21 23:31:42,358][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-21 23:31:42,358][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-21 23:31:42,358][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-21 23:31:42,358][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_100_p
[2020-10-21 23:31:42,358][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_100_p
[2020-10-21 23:31:42,358][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-21 23:31:42,358][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-21 23:31:42,358][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-21 23:31:42,358][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-21 23:31:42,358][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-21 23:31:42,358][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-21 23:31:42,358][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-21 23:31:42,358][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-21 23:31:42,358][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-21 23:31:42,359][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-21 23:31:42,359][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-21 23:31:42,359][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-21 23:31:42,359][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-21 23:31:42,359][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-21 23:31:42,359][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-21 23:31:42,359][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-21 23:31:42,359][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-21 23:31:42,359][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-21 23:31:42,359][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-21 23:31:42,359][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-21 23:31:42,359][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-21 23:31:42,359][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-21 23:31:42,359][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-21 23:31:42,359][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-21 23:31:42,359][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-21 23:31:42,359][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-21 23:31:42,359][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-21 23:31:42,359][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led0_gbe0_pulse_tx_ext on led 
[2020-10-21 23:31:42,360][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led0_gbe0_pulse_tx_ext AR13
[2020-10-21 23:31:42,360][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-21 23:31:42,360][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led1_gbe0_up_ext on led 
[2020-10-21 23:31:42,360][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led1_gbe0_up_ext AP13
[2020-10-21 23:31:42,360][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led1_gbe0_up_ext LVCMOS18
[2020-10-21 23:31:42,360][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_100_p on clk_100_p 
[2020-10-21 23:31:42,360][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_100_p AL16
[2020-10-21 23:31:42,360][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_100_p LVDS
[2020-10-21 23:31:42,360][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-21 23:31:42,360][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-21 23:31:42,361][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-21 23:31:42,361][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-21 23:31:42,361][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-21 23:31:42,361][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-21 23:31:42,361][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-21 23:31:42,361][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-21 23:31:42,361][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-21 23:31:42,361][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-21 23:31:42,361][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-21 23:31:42,362][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-21 23:31:42,362][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-21 23:31:42,417][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-21 23:31:42,417][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_100_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-21 23:31:42,418][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-21 23:31:42,441][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-21 23:31:42,441][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-21 23:31:42,441][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-21 23:31:42,484][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-21 23:31:42,484][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-21 23:31:42,485][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-21 23:31:42,485][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-21 23:31:42,486][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-21 23:31:42,486][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-21 23:31:42,487][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-21 23:31:42,487][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-21 23:31:42,487][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-21 23:31:42,487][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-21 23:31:42,487][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-21 23:31:42,487][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-21 23:31:42,487][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-21 23:31:42,487][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-21 23:31:42,487][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-21 23:31:42,487][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-21 23:31:42,487][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508b70>
[2020-10-21 23:31:42,487][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-21 23:31:42,487][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,487][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-21 23:31:42,487][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,487][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508ba8>
[2020-10-21 23:31:42,487][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-21 23:31:42,487][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,487][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-21 23:31:42,487][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,487][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508be0>
[2020-10-21 23:31:42,488][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-21 23:31:42,488][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,488][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-21 23:31:42,488][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,488][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508c18>
[2020-10-21 23:31:42,488][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-21 23:31:42,488][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,488][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-21 23:31:42,488][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,488][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508c50>
[2020-10-21 23:31:42,488][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-21 23:31:42,488][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,488][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-21 23:31:42,488][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,488][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508c88>
[2020-10-21 23:31:42,488][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-21 23:31:42,488][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,488][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-21 23:31:42,489][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,489][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508cc0>
[2020-10-21 23:31:42,489][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led0_gbe0_pulse_tx_ext -> led
[2020-10-21 23:31:42,489][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,489][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-21 23:31:42,489][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,489][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-21 23:31:42,489][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508cf8>
[2020-10-21 23:31:42,489][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led1_gbe0_up_ext -> led
[2020-10-21 23:31:42,489][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,489][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-21 23:31:42,489][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,489][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-21 23:31:42,489][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8a38508d30>
[2020-10-21 23:31:42,489][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_100_p -> clk_100_p
[2020-10-21 23:31:42,489][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-21 23:31:42,489][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-21 23:31:42,489][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-21 23:31:42,490][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8a38508940>
[2020-10-21 23:31:42,490][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8a38508978>
[2020-10-21 23:31:42,490][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8a385089b0>
[2020-10-21 23:31:42,490][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8a385089e8>
[2020-10-21 23:31:42,490][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8a38508a90>
[2020-10-21 23:31:42,490][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8a38508ac8>
[2020-10-21 23:31:42,490][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-21 23:31:42,490][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8a38508b00>
[2020-10-21 23:31:42,491][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-21 23:31:42,491][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8a38508b38>
[2020-10-21 23:31:42,491][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-21 23:31:42,491][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8a38508a20>
[2020-10-21 23:31:42,491][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-21 23:31:42,491][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8a38508a58>
[2020-10-21 23:31:42,491][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-21 23:31:42,491][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8a38508d68>
[2020-10-21 23:31:42,491][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-21 23:31:42,491][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8a38508da0>
[2020-10-21 23:31:42,491][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-21 23:31:42,491][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8a38508dd8>
[2020-10-21 23:31:42,491][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-21 23:31:42,491][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_100_p]
set_property IOSTANDARD LVDS [get_ports clk_100_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_100_p -waveform {0.000 3.906} [get_ports {clk_100_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_100_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_100_p]

[2020-10-21 23:31:42,492][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-21 23:31:42,492][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-21 23:31:42,492][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-21 23:31:42,492][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-21 23:31:42,493][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-21 23:31:42,493][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-21 23:31:42,494][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-21 23:31:42,494][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-21 23:31:42,494][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-21 23:31:42,494][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-21 23:31:42,494][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-21 23:31:42,494][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-21 23:31:42,494][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-21 23:31:42,495][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-21 23:31:42,495][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-21 23:31:42,495][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-21 23:31:42,495][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/
[2020-10-21 23:31:42,495][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-21 23:54:46,013][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/core_info.tab
[2020-10-21 23:54:46,013][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/design_info.tab
[2020-10-21 23:54:46,014][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/git_info.tab
[2020-10-22 13:05:58,982][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-22 13:05:59,002][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 13:06:00,099][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 13:06:00,367][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 13:06:00,367][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-22 13:06:00,367][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 13:06:00,367][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-22 13:06:00,368][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-22 13:06:00,369][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-22 13:06:00,369][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-22 13:06:00,370][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source']
[2020-10-22 13:06:00,370][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 13:06:00,370][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output
[2020-10-22 13:06:00,370][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-22 13:06:00,370][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-22 13:06:00,372][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,372][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-22 13:06:00,372][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-22 13:06:00,372][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-22 13:06:00,372][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-22 13:06:00,372][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-22 13:06:00,372][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-22 13:06:00,373][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-22 13:06:00,373][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-22 13:06:00,373][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-22 13:06:00,373][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 13:06:00,373][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 13:06:00,373][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 13:06:00,373][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 13:06:00,373][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,373][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-22 13:06:00,374][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 13:06:00,374][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 13:06:00,374][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 13:06:00,374][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 13:06:00,374][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 13:06:00,374][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 13:06:00,374][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 13:06:00,374][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 13:06:00,374][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 13:06:00,374][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 13:06:00,374][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 13:06:00,374][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 13:06:00,376][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,376][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,376][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,376][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,376][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,376][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,377][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,377][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,377][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,377][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 13:06:00,377][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 13:06:00,377][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 13:06:00,377][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 13:06:00,377][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 13:06:00,378][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-22 13:06:00,394][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-22 13:06:00,396][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-22 13:06:00,397][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-22 13:06:00,398][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-22 13:06:00,404][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 13:06:00,404][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,404][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,404][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-22 13:06:00,405][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 13:06:00,405][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 13:06:00,405][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 13:06:00,405][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 13:06:00,405][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,405][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-22 13:06:00,405][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 13:06:00,405][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-22 13:06:00,405][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 13:06:00,405][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 13:06:00,406][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 13:06:00,406][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 13:06:00,406][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 13:06:00,406][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 13:06:00,406][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 13:06:00,406][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 13:06:00,406][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 13:06:00,406][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-22 13:06:00,406][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,407][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,407][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,407][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,407][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,407][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 13:06:00,407][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 13:06:00,407][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,407][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 13:06:00,407][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,408][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,408][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,408][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,408][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,408][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 13:06:00,408][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,408][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 13:06:00,408][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,408][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,408][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 13:06:00,408][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,408][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 13:06:00,408][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,408][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,408][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,408][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,408][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,409][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,409][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 13:06:00,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 13:06:00,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 13:06:00,409][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,409][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,409][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,409][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,409][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 13:06:00,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 13:06:00,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 13:06:00,410][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,410][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-22 13:06:00,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-22 13:06:00,411][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,411][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,411][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,412][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,412][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,412][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 13:06:00,412][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,412][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 13:06:00,412][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,412][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-22 13:06:00,412][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,412][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 13:06:00,412][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,412][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 13:06:00,412][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,412][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 13:06:00,412][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,412][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 13:06:00,412][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,412][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 13:06:00,412][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,412][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 13:06:00,412][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 13:06:00,412][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 13:06:00,412][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 13:06:00,413][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 13:06:00,413][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,413][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 13:06:00,413][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 13:06:00,413][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 13:06:00,413][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-22 13:06:00,414][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-22 13:06:00,415][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-22 13:06:00,415][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-22 13:06:00,415][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,415][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,416][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-22 13:06:00,416][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 13:06:00,416][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 13:06:00,416][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 13:06:00,416][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 13:06:00,416][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,416][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-22 13:06:00,416][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 13:06:00,416][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 13:06:00,416][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 13:06:00,416][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 13:06:00,416][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 13:06:00,417][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 13:06:00,417][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 13:06:00,417][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 13:06:00,417][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 13:06:00,417][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 13:06:00,417][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 13:06:00,417][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 13:06:00,417][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,417][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,417][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,417][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,417][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,417][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,418][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,418][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,418][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,418][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 13:06:00,418][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 13:06:00,418][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 13:06:00,418][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 13:06:00,418][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 13:06:00,418][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-22 13:06:00,419][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-22 13:06:00,420][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-22 13:06:00,420][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-22 13:06:00,420][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-22 13:06:00,421][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 13:06:00,421][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,421][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,421][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-22 13:06:00,421][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 13:06:00,421][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 13:06:00,421][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 13:06:00,421][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 13:06:00,421][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,421][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-22 13:06:00,422][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 13:06:00,422][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 13:06:00,422][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 13:06:00,422][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 13:06:00,422][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 13:06:00,422][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 13:06:00,422][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 13:06:00,422][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 13:06:00,422][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 13:06:00,422][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 13:06:00,422][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 13:06:00,422][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 13:06:00,422][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,423][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,423][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,423][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,423][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,423][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,423][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,423][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,423][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,423][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 13:06:00,423][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 13:06:00,423][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 13:06:00,423][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 13:06:00,423][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 13:06:00,424][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-22 13:06:00,424][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-22 13:06:00,425][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-22 13:06:00,425][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-22 13:06:00,425][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-22 13:06:00,426][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 13:06:00,426][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,426][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,426][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-22 13:06:00,426][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 13:06:00,426][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 13:06:00,427][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 13:06:00,427][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 13:06:00,427][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,427][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-22 13:06:00,427][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 13:06:00,427][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 13:06:00,427][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 13:06:00,427][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 13:06:00,428][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 13:06:00,428][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 13:06:00,428][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 13:06:00,428][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 13:06:00,428][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 13:06:00,428][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 13:06:00,428][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 13:06:00,428][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 13:06:00,429][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,429][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,429][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,429][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,429][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,429][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,430][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,430][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,430][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,430][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 13:06:00,430][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 13:06:00,430][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 13:06:00,430][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 13:06:00,430][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 13:06:00,431][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-22 13:06:00,431][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-22 13:06:00,432][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-22 13:06:00,432][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-22 13:06:00,433][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,433][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,433][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-22 13:06:00,433][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 13:06:00,433][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 13:06:00,433][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 13:06:00,434][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 13:06:00,434][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,434][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-22 13:06:00,435][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 13:06:00,435][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 24
[2020-10-22 13:06:00,435][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 13:06:00,435][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 13:06:00,435][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 13:06:00,435][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 13:06:00,436][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 13:06:00,436][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 13:06:00,436][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 13:06:00,438][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 13:06:00,438][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 13:06:00,438][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 23
[2020-10-22 13:06:00,440][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,441][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,441][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,441][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,444][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,444][slave.py:108][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 13:06:00,444][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 13:06:00,444][slave.py:110][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 13:06:00,445][slave.py:111][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 13:06:00,446][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,447][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,447][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,447][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,447][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,447][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 13:06:00,447][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,447][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 13:06:00,447][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,447][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,447][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 13:06:00,447][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,447][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 13:06:00,448][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,448][slave.py:108][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 13:06:00,448][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,448][slave.py:110][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 13:06:00,448][slave.py:111][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 13:06:00,449][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,450][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,450][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,450][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,450][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,450][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 13:06:00,450][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,450][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 13:06:00,450][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,450][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 13:06:00,451][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,451][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,451][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,451][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,451][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,451][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,451][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 13:06:00,451][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,451][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,451][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,451][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,451][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,451][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,451][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 13:06:00,451][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,451][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,451][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,451][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,451][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,451][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,451][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 13:06:00,451][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,451][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 13:06:00,451][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,451][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,451][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 13:06:00,453][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,454][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 13:06:00,454][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,454][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 13:06:00,454][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,455][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,455][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 13:06:00,455][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,455][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,455][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 13:06:00,455][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,455][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,455][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 13:06:00,455][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,455][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,455][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,455][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 13:06:00,455][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,455][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,455][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,455][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,455][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,456][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,456][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 13:06:00,456][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,456][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,456][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,456][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,456][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,456][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,456][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 13:06:00,456][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,456][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,456][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,456][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,456][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,456][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,456][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 13:06:00,457][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,459][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 13:06:00,459][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,459][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 13:06:00,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,460][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 13:06:00,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,460][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 13:06:00,460][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,460][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,460][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 13:06:00,460][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,460][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,460][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 13:06:00,460][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,460][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,460][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 13:06:00,460][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,460][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,460][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,460][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,461][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 13:06:00,461][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,461][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,461][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 13:06:00,461][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,461][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,461][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 13:06:00,461][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,461][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,461][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 13:06:00,461][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,461][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,461][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,461][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,461][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 13:06:00,461][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,461][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 13:06:00,461][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,462][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 13:06:00,462][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,462][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 13:06:00,462][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,462][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 13:06:00,462][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,462][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 13:06:00,463][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,464][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,464][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 13:06:00,464][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,464][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,464][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 13:06:00,464][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 13:06:00,465][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,465][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,466][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2020-10-22 13:06:00,466][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2020-10-22 13:06:00,467][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 13:06:00,467][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2020-10-22 13:06:00,469][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,469][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,469][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,469][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,469][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,469][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,469][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,469][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 13:06:00,469][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,469][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,469][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,469][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 13:06:00,469][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,470][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-22 13:06:00,470][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,470][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,470][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,471][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 13:06:00,471][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,471][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-22 13:06:00,471][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,472][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 13:06:00,472][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,472][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-22 13:06:00,472][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,472][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 13:06:00,472][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,472][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-22 13:06:00,472][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,472][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 13:06:00,472][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,472][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-22 13:06:00,472][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,472][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x58
[2020-10-22 13:06:00,472][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 13:06:00,472][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 13:06:00,472][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 13:06:00,472][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 13:06:00,472][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,472][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-22 13:06:00,472][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-22 13:06:00,473][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-22 13:06:00,474][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-22 13:06:00,477][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-22 13:06:00,477][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-22 13:06:00,477][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-22 13:06:00,477][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,477][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,477][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-22 13:06:00,478][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,478][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-22 13:06:00,478][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-22 13:06:00,478][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 13:06:00,482][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 13:06:00,482][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-22 13:06:00,483][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 13:06:00,483][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 13:06:00,483][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-22 13:06:00,483][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 6
[2020-10-22 13:06:00,484][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 13:06:00,484][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 13:06:00,484][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 13:06:00,484][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,484][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,484][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 13:06:00,484][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,484][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,484][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 13:06:00,485][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,485][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,485][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 13:06:00,486][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,486][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 13:06:00,486][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 13:06:00,486][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,486][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,486][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,486][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,486][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,486][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 13:06:00,486][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 13:06:00,486][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,486][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,486][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,486][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,486][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 13:06:00,486][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,487][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 13:06:00,487][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,487][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,487][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,487][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,487][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,487][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,487][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 13:06:00,487][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 13:06:00,488][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,488][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,488][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 13:06:00,488][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 13:06:00,488][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,488][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,488][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 13:06:00,488][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 13:06:00,488][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v0
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v1
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v0
[2020-10-22 13:06:00,489][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 13:06:00,489][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v1
[2020-10-22 13:06:00,490][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 13:06:00,490][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 13:06:00,490][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,490][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 13:06:00,490][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,490][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 13:06:00,490][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,490][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-22 13:06:00,490][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,490][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 13:06:00,490][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,490][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-22 13:06:00,490][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,490][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 13:06:00,490][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,490][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	327680
[2020-10-22 13:06:00,490][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,490][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 13:06:00,490][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,490][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-22 13:06:00,490][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,490][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 13:06:00,490][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 13:06:00,490][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393344
[2020-10-22 13:06:00,490][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 13:06:00,490][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 13:06:00,491][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-22 13:06:00,505][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-22 13:06:00,506][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-22 13:06:00,507][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-22 13:06:00,509][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 13:06:00,509][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,510][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-22 13:06:00,511][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,511][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 13:06:00,511][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 13:06:00,511][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 13:06:00,511][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 13:06:00,511][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,511][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,511][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-22 13:06:00,511][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-22 13:06:00,512][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 13:06:00,512][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 13:06:00,512][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 13:06:00,512][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,512][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,512][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-22 13:06:00,512][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 13:06:00,512][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 13:06:00,512][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 13:06:00,512][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 13:06:00,512][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,512][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,512][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-22 13:06:00,512][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-22 13:06:00,512][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 13:06:00,512][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 13:06:00,512][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 13:06:00,512][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,512][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,512][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-22 13:06:00,512][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-22 13:06:00,512][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 13:06:00,512][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 13:06:00,512][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 13:06:00,512][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,512][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,512][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-22 13:06:00,512][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 13:06:00,512][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 13:06:00,512][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 13:06:00,513][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 13:06:00,513][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,513][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,513][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-22 13:06:00,513][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 13:06:00,513][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,513][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,513][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,513][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,513][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 13:06:00,513][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,513][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,513][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,513][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,513][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,513][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,513][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,513][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 13:06:00,513][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 13:06:00,513][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 13:06:00,513][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,514][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,514][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-22 13:06:00,514][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 13:06:00,514][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 13:06:00,514][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 13:06:00,514][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 13:06:00,514][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,514][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,514][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-22 13:06:00,514][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 13:06:00,514][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 13:06:00,514][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 13:06:00,514][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 13:06:00,514][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,514][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,514][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-22 13:06:00,514][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 13:06:00,514][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 13:06:00,514][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 13:06:00,514][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 13:06:00,514][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,514][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,514][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-22 13:06:00,514][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 13:06:00,514][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 13:06:00,514][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 13:06:00,514][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 13:06:00,514][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,514][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,514][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-22 13:06:00,515][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 13:06:00,515][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,515][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,515][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,515][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,515][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,515][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,515][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 13:06:00,515][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 13:06:00,515][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 13:06:00,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,515][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,515][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-22 13:06:00,515][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 13:06:00,515][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 13:06:00,515][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 13:06:00,515][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 13:06:00,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,515][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,515][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-22 13:06:00,515][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 13:06:00,515][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 13:06:00,515][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 13:06:00,515][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 13:06:00,515][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,515][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,515][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-22 13:06:00,515][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 13:06:00,515][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 13:06:00,516][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 13:06:00,516][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 13:06:00,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,516][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,516][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-22 13:06:00,516][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 13:06:00,516][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 13:06:00,516][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 13:06:00,516][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 13:06:00,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,516][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,516][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-22 13:06:00,516][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 13:06:00,516][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 13:06:00,516][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 13:06:00,516][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 13:06:00,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,516][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,516][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-22 13:06:00,516][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 13:06:00,516][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 13:06:00,516][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 13:06:00,516][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 13:06:00,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,516][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,516][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-22 13:06:00,516][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 13:06:00,516][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 13:06:00,516][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 13:06:00,516][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 13:06:00,516][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,517][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,517][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-22 13:06:00,517][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-22 13:06:00,517][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,517][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,517][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,517][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,517][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,517][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,517][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 13:06:00,517][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 13:06:00,517][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 13:06:00,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,517][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,517][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-22 13:06:00,517][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 13:06:00,517][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 13:06:00,517][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 13:06:00,517][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 13:06:00,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,517][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,517][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-22 13:06:00,517][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-22 13:06:00,517][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 13:06:00,517][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 13:06:00,517][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 13:06:00,517][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,517][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 13:06:00,517][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-22 13:06:00,518][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-22 13:06:00,518][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 13:06:00,518][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 13:06:00,518][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 13:06:00,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,518][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 13:06:00,518][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-22 13:06:00,518][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 13:06:00,518][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 13:06:00,518][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 13:06:00,518][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 13:06:00,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,518][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 13:06:00,518][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-22 13:06:00,518][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 13:06:00,518][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 13:06:00,518][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 13:06:00,518][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 13:06:00,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,518][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 13:06:00,518][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-22 13:06:00,518][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 13:06:00,518][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 13:06:00,518][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 13:06:00,518][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-22 13:06:00,518][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-22 13:06:00,518][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-22 13:06:00,518][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0050000</tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-22 13:06:00,519][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060004</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060008</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006000C</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060010</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060014</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060018</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006001C</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060020</tt></td>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,520][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060024</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060028</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006002C</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060030</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060034</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060038</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006003C</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060040</tt></td>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,521][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060044</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060048</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006004C</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060050</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060054</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060058</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060080</tt></td>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,522][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060084</tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006008C</tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060090</tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060094</tt></td>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 13:06:00,523][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-22 13:06:00,525][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-22 13:06:00,525][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-22 13:06:00,525][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 13:06:00,525][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-22 13:06:00,525][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-22 13:06:00,525][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-22 13:06:00,526][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,526][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 13:06:00,526][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,527][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 13:06:00,527][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,528][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 13:06:00,528][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 13:06:00,529][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,529][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,530][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 13:06:00,530][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,531][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 13:06:00,531][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,531][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 13:06:00,531][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,531][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 13:06:00,531][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,531][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 13:06:00,531][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,531][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 13:06:00,531][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,531][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 13:06:00,532][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-22 13:06:00,532][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-22 13:06:00,532][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led0_gbe0_pulse_tx
[2020-10-22 13:06:00,532][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway to top
[2020-10-22 13:06:00,532][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 13:06:00,532][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 13:06:00,532][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,532][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" is new
[2020-10-22 13:06:00,532][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led1_gbe0_up
[2020-10-22 13:06:00,532][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led1_gbe0_up_gateway to top
[2020-10-22 13:06:00,532][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 13:06:00,532][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 13:06:00,532][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,532][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_ext" is new
[2020-10-22 13:06:00,532][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_ip
[2020-10-22 13:06:00,532][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 13:06:00,532][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" is new
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_ip_user_data_out to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 13:06:00,533][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_port
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" is new
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_port_user_data_out to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 13:06:00,533][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxbadctr
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_user_data_in to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" is new
[2020-10-22 13:06:00,533][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxctr
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxctr_user_data_in to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" is new
[2020-10-22 13:06:00,533][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxeofctr
[2020-10-22 13:06:00,533][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_user_data_in to top
[2020-10-22 13:06:00,533][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" is new
[2020-10-22 13:06:00,534][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxofctr
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxofctr_user_data_in to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" is new
[2020-10-22 13:06:00,534][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" is new
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 13:06:00,534][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_status
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" is new
[2020-10-22 13:06:00,534][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxvldctr
[2020-10-22 13:06:00,534][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_user_data_in to top
[2020-10-22 13:06:00,534][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" is new
[2020-10-22 13:06:00,535][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txctr
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txctr_user_data_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" is new
[2020-10-22 13:06:00,535][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txfullctr
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txfullctr_user_data_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" is new
[2020-10-22 13:06:00,535][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txofctr
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txofctr_user_data_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" is new
[2020-10-22 13:06:00,535][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,535][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 13:06:00,535][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" is new
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 13:06:00,536][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_status
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" is new
[2020-10-22 13:06:00,536][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txvldctr
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txvldctr_user_data_in to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" is new
[2020-10-22 13:06:00,536][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_linkup
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_linkup_user_data_in to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 13:06:00,536][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" is new
[2020-10-22 13:06:00,536][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_tx_cnt
[2020-10-22 13:06:00,536][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_user_data_in to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" is new
[2020-10-22 13:06:00,537][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_enable
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" is new
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_enable_user_data_out to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 13:06:00,537][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_payload_len
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" is new
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_user_data_out to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 13:06:00,537][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_period
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" is new
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_period_user_data_out to top
[2020-10-22 13:06:00,537][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 13:06:00,537][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_rst
[2020-10-22 13:06:00,537][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_rst_out to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" is new
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_rst_user_data_out to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 13:06:00,538][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" is new
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 13:06:00,538][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_status
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" is new
[2020-10-22 13:06:00,538][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-22 13:06:00,538][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-22 13:06:00,538][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_sys_clkcounter_we to top
[2020-10-22 13:06:00,538][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_we" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" is new
[2020-10-22 13:06:00,539][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_gbe0_rxs_ss_bram_addr to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_gbe0_rxs_ss_bram_we to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_gbe0_txs_ss_bram_addr to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 13:06:00,539][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_gbe0_txs_ss_bram_data_in to top
[2020-10-22 13:06:00,539][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_gbe0_txs_ss_bram_data_out to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_gbe0_txs_ss_bram_we to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_snapshot_ss_bram_addr to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_snapshot_ss_bram_data_in to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_snapshot_ss_bram_data_out to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_snapshot_ss_bram_we to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 13:06:00,540][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" already exists
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_dest_ip_out_we to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out_we" is new
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 13:06:00,540][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" already exists
[2020-10-22 13:06:00,540][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_dest_port_out_we to top
[2020-10-22 13:06:00,540][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out_we" is new
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 13:06:00,541][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" already exists
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_gbe0_rxbadctr_in_we to top
[2020-10-22 13:06:00,541][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in_we" is new
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 13:06:00,541][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" already exists
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_gbe0_rxctr_in_we to top
[2020-10-22 13:06:00,541][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in_we" is new
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 13:06:00,541][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" already exists
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_gbe0_rxeofctr_in_we to top
[2020-10-22 13:06:00,541][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in_we" is new
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 13:06:00,541][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" already exists
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_gbe0_rxofctr_in_we to top
[2020-10-22 13:06:00,541][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in_we" is new
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 13:06:00,541][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-22 13:06:00,541][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-22 13:06:00,542][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 13:06:00,542][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" already exists
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_gbe0_rxs_ss_status_in_we to top
[2020-10-22 13:06:00,542][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in_we" is new
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 13:06:00,542][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" already exists
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_gbe0_rxvldctr_in_we to top
[2020-10-22 13:06:00,542][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in_we" is new
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 13:06:00,542][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" already exists
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_gbe0_txctr_in_we to top
[2020-10-22 13:06:00,542][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in_we" is new
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 13:06:00,542][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" already exists
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_gbe0_txfullctr_in_we to top
[2020-10-22 13:06:00,542][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in_we" is new
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 13:06:00,542][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" already exists
[2020-10-22 13:06:00,542][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_gbe0_txofctr_in_we to top
[2020-10-22 13:06:00,543][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in_we" is new
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 13:06:00,543][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" already exists
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we to top
[2020-10-22 13:06:00,543][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 13:06:00,543][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" already exists
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_gbe0_txs_ss_status_in_we to top
[2020-10-22 13:06:00,543][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in_we" is new
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 13:06:00,543][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" already exists
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_gbe0_txvldctr_in_we to top
[2020-10-22 13:06:00,543][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in_we" is new
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 13:06:00,543][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" already exists
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_gbe0_linkup_in_we to top
[2020-10-22 13:06:00,543][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in_we" is new
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 13:06:00,543][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" already exists
[2020-10-22 13:06:00,543][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_gbe0_tx_cnt_in_we to top
[2020-10-22 13:06:00,544][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in_we" is new
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 13:06:00,544][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" already exists
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_pkt_sim_enable_out_we to top
[2020-10-22 13:06:00,544][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out_we" is new
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 13:06:00,544][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" already exists
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_pkt_sim_payload_len_out_we to top
[2020-10-22 13:06:00,544][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out_we" is new
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 13:06:00,544][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" already exists
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_pkt_sim_period_out_we to top
[2020-10-22 13:06:00,544][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out_we" is new
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_rst_out to top
[2020-10-22 13:06:00,544][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" already exists
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_rst_out_we to top
[2020-10-22 13:06:00,544][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out_we" is new
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 13:06:00,544][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" already exists
[2020-10-22 13:06:00,544][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 13:06:00,545][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" already exists
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_snapshot_ss_status_in_we to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in_we" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_sys_board_id_in to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_sys_board_id_in_we to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in_we" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_sys_rev_in to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_sys_rev_in_we to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in_we" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_sys_rev_rcs_in to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_sys_rev_rcs_in_we to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in_we" is new
[2020-10-22 13:06:00,545][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_sys_scratchpad_out to top
[2020-10-22 13:06:00,545][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out" is new
[2020-10-22 13:06:00,546][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_sys_scratchpad_out_we to top
[2020-10-22 13:06:00,546][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out_we" is new
[2020-10-22 13:06:00,546][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 13:06:00,546][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" already exists
[2020-10-22 13:06:00,546][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_sys_clkcounter_in_we to top
[2020-10-22 13:06:00,546][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in_we" is new
[2020-10-22 13:06:00,546][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_inst
[2020-10-22 13:06:00,546][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-22 13:06:00,546][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-22 13:06:00,546][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,546][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-22 13:06:00,546][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-22 13:06:00,546][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,546][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-22 13:06:00,546][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_out as signal core_clk_156_0 to top
[2020-10-22 13:06:00,546][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "core_clk_156_0" is new
[2020-10-22 13:06:00,546][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0reset as signal gtwiz_reset_qpll0reset_out to top
[2020-10-22 13:06:00,546][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0reset_out" is new
[2020-10-22 13:06:00,546][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1reset as signal gtwiz_reset_qpll1reset_out to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1reset_out" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2_0 as signal tx_mii_clk_0 to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2_0 as signal rx_clk_out_0 to top
[2020-10-22 13:06:00,547][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" is new
[2020-10-22 13:06:00,547][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out_0 to top
[2020-10-22 13:06:00,548][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal gt_reset_tx_done_out_0 to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out_0" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal gt_reset_rx_done_out_0 to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out_0" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out_0 as signal tx_core_reset_out to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out_0 as signal rx_core_reset_out to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out_0 as signal rx_serdes_reset_0 to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset_0" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all_0 as signal gt_reset_all_0 to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all_0" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_tx_datapath_out_0 as signal gtwiz_reset_tx_datapath_out_0 to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_tx_datapath_out_0" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_rx_datapath_out_0 as signal gtwiz_reset_rx_datapath_out_0 to top
[2020-10-22 13:06:00,548][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_rx_datapath_out_0" is new
[2020-10-22 13:06:00,548][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal axil_rst to top
[2020-10-22 13:06:00,549][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-22 13:06:00,549][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal dclk0 to top
[2020-10-22 13:06:00,549][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "dclk0" is new
[2020-10-22 13:06:00,549][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-22 13:06:00,549][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-22 13:06:00,549][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,549][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-22 13:06:00,549][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-22 13:06:00,549][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,549][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-22 13:06:00,549][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-22 13:06:00,549][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,549][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-22 13:06:00,549][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-22 13:06:00,549][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,549][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-22 13:06:00,549][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk_0 to top
[2020-10-22 13:06:00,549][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" already exists
[2020-10-22 13:06:00,549][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out_0 to top
[2020-10-22 13:06:00,549][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-22 13:06:00,549][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out_0 to top
[2020-10-22 13:06:00,550][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out to top
[2020-10-22 13:06:00,550][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out" already exists
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-22 13:06:00,550][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-22 13:06:00,550][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-22 13:06:00,550][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" is new
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out to top
[2020-10-22 13:06:00,550][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out" already exists
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-22 13:06:00,550][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-22 13:06:00,550][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset_0 to top
[2020-10-22 13:06:00,550][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset_0" already exists
[2020-10-22 13:06:00,550][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all_0 to top
[2020-10-22 13:06:00,550][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all_0" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal gtwiz_reset_tx_datapath_out_0 to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_tx_datapath_out_0" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal gtwiz_reset_rx_datapath_out_0 to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_rx_datapath_out_0" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out_0 to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out_0" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out_0 to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out_0" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in to top
[2020-10-22 13:06:00,551][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in" already exists
[2020-10-22 13:06:00,551][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0reset_out as signal gtwiz_reset_qpll0reset_out to top
[2020-10-22 13:06:00,552][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0reset_out" already exists
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1reset_out as signal gtwiz_reset_qpll1reset_out to top
[2020-10-22 13:06:00,552][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1reset_out" already exists
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal axil_rst to top
[2020-10-22 13:06:00,552][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst" already exists
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal dclk0 to top
[2020-10-22 13:06:00,552][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "dclk0" already exists
[2020-10-22 13:06:00,552][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-22 13:06:00,552][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-22 13:06:00,552][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-22 13:06:00,552][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-22 13:06:00,552][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk_0 to top
[2020-10-22 13:06:00,552][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" already exists
[2020-10-22 13:06:00,552][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-22 13:06:00,552][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-22 13:06:00,553][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-22 13:06:00,553][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-22 13:06:00,553][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_gbe0_rst to top
[2020-10-22 13:06:00,553][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_gbe0_tx_valid to top
[2020-10-22 13:06:00,553][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_gbe0_tx_afull to top
[2020-10-22 13:06:00,553][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_gbe0_tx_overflow to top
[2020-10-22 13:06:00,553][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_gbe0_tx_end_of_frame to top
[2020-10-22 13:06:00,553][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 13:06:00,553][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_gbe0_tx_data to top
[2020-10-22 13:06:00,553][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_gbe0_tx_dest_ip to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_gbe0_tx_dest_port to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_gbe0_rx_valid to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_gbe0_rx_end_of_frame to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_gbe0_rx_data to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_gbe0_rx_source_ip to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_gbe0_rx_source_port to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_gbe0_rx_bad_frame to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 13:06:00,554][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_gbe0_rx_overrun to top
[2020-10-22 13:06:00,554][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_gbe0_rx_overrun_ack to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_gbe0_rx_ack to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_gbe0_led_up to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_gbe0_led_rx to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_gbe0_led_tx to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-22 13:06:00,555][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 13:06:00,555][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" is new
[2020-10-22 13:06:00,555][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_gbe0wb_err to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_err" is new
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 13:06:00,556][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" is new
[2020-10-22 13:06:00,556][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_wb2axi4lite
[2020-10-22 13:06:00,556][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 13:06:00,556][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 13:06:00,557][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-22 13:06:00,557][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-22 13:06:00,558][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-22 13:06:00,558][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-22 13:06:00,559][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-22 13:06:00,559][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-22 13:06:00,560][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-22 13:06:00,560][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-22 13:06:00,560][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst" already exists
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-22 13:06:00,560][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-22 13:06:00,560][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-22 13:06:00,560][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-22 13:06:00,560][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-22 13:06:00,560][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-22 13:06:00,560][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-22 13:06:00,560][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-22 13:06:00,561][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-22 13:06:00,561][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-22 13:06:00,562][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-22 13:06:00,562][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-22 13:06:00,563][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-22 13:06:00,563][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-22 13:06:00,564][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-22 13:06:00,564][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-22 13:06:00,565][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-22 13:06:00,565][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_100_p to top
[2020-10-22 13:06:00,565][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_100_p" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,565][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_100_p" is new
[2020-10-22 13:06:00,565][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_100_n to top
[2020-10-22 13:06:00,565][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_100_n" (parent sig: False, parent port: False)
[2020-10-22 13:06:00,565][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_100_n" is new
[2020-10-22 13:06:00,565][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-22 13:06:00,565][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-22 13:06:00,565][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-22 13:06:00,565][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-22 13:06:00,565][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-22 13:06:00,565][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-22 13:06:00,565][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-22 13:06:00,565][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-22 13:06:00,565][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_200 as signal clk_200 to top
[2020-10-22 13:06:00,565][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_200" is new
[2020-10-22 13:06:00,565][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_clk_rst to top
[2020-10-22 13:06:00,566][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk_rst" is new
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_100_n
[2020-10-22 13:06:00,566][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_100_p
[2020-10-22 13:06:00,566][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 11 n_ports: 10
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led1_gbe0_up_gateway
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_user_data_out
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_user_data_out
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in
[2020-10-22 13:06:00,566][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in
[2020-10-22 13:06:00,567][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_user_data_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_user_data_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_user_data_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_user_data_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_user_data_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_user_data_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_user_data_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out_we
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out_we
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in_we
[2020-10-22 13:06:00,568][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_addr
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_addr
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_in
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_out
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out_we
[2020-10-22 13:06:00,569][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_addr
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_in
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_out
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in_we
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal core_clk_156_0
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal dclk0
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all_0
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out_0
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out_0
[2020-10-22 13:06:00,570][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0reset_out
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1reset_out
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_rx_datapath_out_0
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_tx_datapath_out_0
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-22 13:06:00,571][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out_0
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset_0
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock_0
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk_0
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_rx
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_tx
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_up
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rst
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_ack
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_bad_frame
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_data
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_end_of_frame
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun
[2020-10-22 13:06:00,572][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun_ack
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_ip
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_port
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_valid
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_afull
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_data
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_ip
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_port
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_end_of_frame
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_overflow
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_valid
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_cyc
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_stb
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_we
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_ack
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_adr
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_i
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_o
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_err
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_rst
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_sel
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-22 13:06:00,573][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-22 13:06:00,574][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_200
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-22 13:06:00,575][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk_rst
[2020-10-22 13:06:00,576][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-22 13:06:00,577][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-22 13:06:00,578][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,578][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-22 13:06:00,578][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-22 13:06:00,578][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,578][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 13:06:00,578][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,578][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,578][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,578][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-22 13:06:00,578][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-22 13:06:00,579][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,579][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 13:06:00,579][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,579][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,579][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,579][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-22 13:06:00,579][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-22 13:06:00,579][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,579][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 13:06:00,579][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,579][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,579][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,579][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-22 13:06:00,579][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-22 13:06:00,580][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,580][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 13:06:00,580][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,580][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,580][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,580][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-22 13:06:00,580][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-22 13:06:00,580][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,580][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 13:06:00,580][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,580][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,580][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,580][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-22 13:06:00,580][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-22 13:06:00,580][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,580][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 13:06:00,581][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,581][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,581][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 13:06:00,581][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-22 13:06:00,581][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-22 13:06:00,581][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-22 13:06:00,581][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-22 13:06:00,581][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 13:06:00,581][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 13:06:00,581][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-22 13:06:00,581][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 13:06:00,581][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,581][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 13:06:00,581][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 13:06:00,581][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 13:06:00,581][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 13:06:00,581][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,581][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,581][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 13:06:00,581][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 13:06:00,581][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 13:06:00,581][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 13:06:00,581][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 13:06:00,581][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 13:06:00,582][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 13:06:00,582][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 13:06:00,582][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 13:06:00,582][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 13:06:00,582][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 13:06:00,582][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,582][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 13:06:00,582][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 13:06:00,582][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 13:06:00,582][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-22 13:06:00,582][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,582][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,582][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 13:06:00,582][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 13:06:00,582][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 13:06:00,582][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 13:06:00,582][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 13:06:00,582][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 13:06:00,582][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 13:06:00,582][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 13:06:00,582][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 13:06:00,582][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 13:06:00,582][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 13:06:00,582][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 13:06:00,583][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_100_p
[2020-10-22 13:06:00,583][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_100_p
[2020-10-22 13:06:00,583][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 13:06:00,583][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 13:06:00,583][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 13:06:00,583][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 13:06:00,583][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 13:06:00,583][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_100_p
[2020-10-22 13:06:00,583][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_100_p
[2020-10-22 13:06:00,583][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-22 13:06:00,583][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-22 13:06:00,583][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 13:06:00,583][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 13:06:00,583][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-22 13:06:00,583][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 13:06:00,583][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 13:06:00,583][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 13:06:00,583][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 13:06:00,583][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 13:06:00,583][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 13:06:00,583][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 13:06:00,583][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 13:06:00,583][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 13:06:00,583][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led0_gbe0_pulse_tx_ext on led 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led0_gbe0_pulse_tx_ext AR13
[2020-10-22 13:06:00,584][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-22 13:06:00,584][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led1_gbe0_up_ext on led 
[2020-10-22 13:06:00,584][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led1_gbe0_up_ext AP13
[2020-10-22 13:06:00,585][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led1_gbe0_up_ext LVCMOS18
[2020-10-22 13:06:00,585][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_100_p on clk_100_p 
[2020-10-22 13:06:00,585][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_100_p AL16
[2020-10-22 13:06:00,585][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_100_p LVDS
[2020-10-22 13:06:00,585][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-22 13:06:00,585][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-22 13:06:00,586][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-22 13:06:00,586][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 13:06:00,586][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 13:06:00,586][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-22 13:06:00,586][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-22 13:06:00,586][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-22 13:06:00,586][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-22 13:06:00,586][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-22 13:06:00,586][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-22 13:06:00,587][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-22 13:06:00,587][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 13:06:00,659][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-22 13:06:00,659][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_100_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-22 13:06:00,659][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-22 13:06:00,687][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-22 13:06:00,687][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-22 13:06:00,687][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-22 13:06:00,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 13:06:00,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 13:06:00,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 13:06:00,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 13:06:00,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 13:06:00,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 13:06:00,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 13:06:00,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 13:06:00,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 13:06:00,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 13:06:00,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 13:06:00,733][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 13:06:00,733][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 13:06:00,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52b38>
[2020-10-22 13:06:00,733][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-22 13:06:00,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-22 13:06:00,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52b70>
[2020-10-22 13:06:00,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-22 13:06:00,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-22 13:06:00,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52ba8>
[2020-10-22 13:06:00,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-22 13:06:00,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-22 13:06:00,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52be0>
[2020-10-22 13:06:00,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-22 13:06:00,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-22 13:06:00,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52c18>
[2020-10-22 13:06:00,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-22 13:06:00,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-22 13:06:00,735][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,735][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52c50>
[2020-10-22 13:06:00,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-22 13:06:00,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-22 13:06:00,735][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,735][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52c88>
[2020-10-22 13:06:00,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led0_gbe0_pulse_tx_ext -> led
[2020-10-22 13:06:00,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-22 13:06:00,736][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,736][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 13:06:00,736][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52cc0>
[2020-10-22 13:06:00,736][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led1_gbe0_up_ext -> led
[2020-10-22 13:06:00,736][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,736][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-22 13:06:00,736][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,736][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 13:06:00,736][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f8918a52cf8>
[2020-10-22 13:06:00,736][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_100_p -> clk_100_p
[2020-10-22 13:06:00,736][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 13:06:00,736][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-22 13:06:00,736][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 13:06:00,737][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-22 13:06:00,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8918a52908>
[2020-10-22 13:06:00,737][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 13:06:00,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f8918a52940>
[2020-10-22 13:06:00,737][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 13:06:00,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8918a52978>
[2020-10-22 13:06:00,737][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 13:06:00,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f8918a529b0>
[2020-10-22 13:06:00,737][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 13:06:00,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8918a52a58>
[2020-10-22 13:06:00,737][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 13:06:00,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f8918a52a90>
[2020-10-22 13:06:00,738][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 13:06:00,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8918a52ac8>
[2020-10-22 13:06:00,738][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 13:06:00,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f8918a52b00>
[2020-10-22 13:06:00,738][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 13:06:00,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8918a529e8>
[2020-10-22 13:06:00,738][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 13:06:00,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f8918a52a20>
[2020-10-22 13:06:00,738][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 13:06:00,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8918a52d30>
[2020-10-22 13:06:00,739][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 13:06:00,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8918a52d68>
[2020-10-22 13:06:00,739][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 13:06:00,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f8918a52da0>
[2020-10-22 13:06:00,739][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 13:06:00,739][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_100_p]
set_property IOSTANDARD LVDS [get_ports clk_100_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_100_p -waveform {0.000 3.906} [get_ports {clk_100_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_100_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_100_p]

[2020-10-22 13:06:00,740][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 13:06:00,740][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 13:06:00,740][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 13:06:00,740][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-22 13:06:00,740][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 13:06:00,740][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-22 13:06:00,740][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-22 13:06:00,740][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-22 13:06:00,741][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-22 13:06:00,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-22 13:06:00,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 13:06:00,743][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-22 13:06:00,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-22 13:06:00,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-22 13:06:00,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 13:06:00,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-22 13:06:00,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 13:06:00,744][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 13:06:00,745][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 13:06:00,746][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 13:06:00,746][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 13:06:00,746][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/
[2020-10-22 13:06:00,746][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 13:28:11,416][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/core_info.tab
[2020-10-22 13:28:11,416][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/design_info.tab
[2020-10-22 13:28:11,416][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/git_info.tab
[2020-10-22 19:47:12,577][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-22 19:47:12,577][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 19:47:12,665][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 19:47:12,689][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 19:47:12,690][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-22 19:47:12,690][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-22 19:47:12,690][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-22 19:47:12,691][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-22 19:47:12,691][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-22 19:47:12,692][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source']
[2020-10-22 19:47:12,692][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 19:47:12,692][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output
[2020-10-22 19:47:12,692][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-22 19:47:12,692][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-22 19:47:12,694][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,694][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-22 19:47:12,694][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-22 19:47:12,694][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-22 19:47:12,694][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-22 19:47:12,694][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-22 19:47:12,694][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-22 19:47:12,694][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-22 19:47:12,695][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-22 19:47:12,695][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-22 19:47:12,695][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 19:47:12,695][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 19:47:12,695][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 19:47:12,695][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 19:47:12,696][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,696][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-22 19:47:12,696][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 19:47:12,696][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 19:47:12,696][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 19:47:12,697][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 19:47:12,697][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 19:47:12,697][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 19:47:12,697][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 19:47:12,697][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 19:47:12,697][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 19:47:12,698][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 19:47:12,698][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 19:47:12,698][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 19:47:12,698][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,698][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,699][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,699][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,699][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,700][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,700][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,700][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,700][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,700][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 19:47:12,700][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 19:47:12,700][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 19:47:12,700][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 19:47:12,701][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 19:47:12,701][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-22 19:47:12,703][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-22 19:47:12,704][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-22 19:47:12,704][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-22 19:47:12,704][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-22 19:47:12,705][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 19:47:12,705][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,705][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,705][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-22 19:47:12,705][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 19:47:12,705][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 19:47:12,705][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 19:47:12,705][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 19:47:12,705][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,705][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-22 19:47:12,706][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 19:47:12,706][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-22 19:47:12,706][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 19:47:12,706][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 19:47:12,706][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 19:47:12,706][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 19:47:12,706][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 19:47:12,706][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 19:47:12,706][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 19:47:12,706][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 19:47:12,707][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 19:47:12,707][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-22 19:47:12,707][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,707][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,707][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,707][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,708][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,708][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 19:47:12,708][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 19:47:12,708][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,708][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 19:47:12,708][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,709][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,709][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,709][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,709][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,709][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 19:47:12,709][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,709][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 19:47:12,709][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,709][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,709][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 19:47:12,709][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,709][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 19:47:12,709][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,709][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,709][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,709][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,709][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,709][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,710][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 19:47:12,710][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,710][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,710][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,710][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,710][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 19:47:12,710][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,710][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 19:47:12,711][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,711][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,711][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,711][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,711][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,711][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 19:47:12,711][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,711][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 19:47:12,711][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,711][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 19:47:12,711][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,711][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 19:47:12,711][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,712][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 19:47:12,712][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,712][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 19:47:12,712][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,712][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-22 19:47:12,712][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,712][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-22 19:47:12,712][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,712][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,712][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,712][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,712][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,712][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 19:47:12,712][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,712][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 19:47:12,712][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,712][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-22 19:47:12,713][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,713][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 19:47:12,713][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,713][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 19:47:12,713][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,713][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 19:47:12,713][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,713][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 19:47:12,713][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,713][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 19:47:12,713][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,713][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 19:47:12,713][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 19:47:12,713][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 19:47:12,713][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 19:47:12,713][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 19:47:12,713][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,713][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 19:47:12,713][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 19:47:12,713][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 19:47:12,714][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-22 19:47:12,715][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-22 19:47:12,715][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-22 19:47:12,716][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-22 19:47:12,716][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,716][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,716][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-22 19:47:12,716][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 19:47:12,716][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 19:47:12,716][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 19:47:12,716][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 19:47:12,716][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,716][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-22 19:47:12,717][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 19:47:12,717][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 19:47:12,717][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 19:47:12,717][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 19:47:12,717][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 19:47:12,717][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 19:47:12,717][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 19:47:12,717][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 19:47:12,717][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 19:47:12,717][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 19:47:12,717][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 19:47:12,717][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 19:47:12,718][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,718][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,718][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,718][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,718][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,718][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,718][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,718][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,718][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,718][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 19:47:12,718][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 19:47:12,718][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 19:47:12,719][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 19:47:12,719][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 19:47:12,719][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-22 19:47:12,720][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-22 19:47:12,720][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-22 19:47:12,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-22 19:47:12,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-22 19:47:12,721][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 19:47:12,721][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,721][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,721][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-22 19:47:12,722][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 19:47:12,722][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 19:47:12,722][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 19:47:12,722][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 19:47:12,722][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,722][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-22 19:47:12,722][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 19:47:12,722][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 19:47:12,722][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 19:47:12,723][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 19:47:12,723][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 19:47:12,723][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 19:47:12,723][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 19:47:12,723][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 19:47:12,723][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 19:47:12,723][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 19:47:12,723][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 19:47:12,723][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 19:47:12,723][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,723][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,723][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,724][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,724][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,724][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,724][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,724][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,724][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,724][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 19:47:12,724][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 19:47:12,724][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 19:47:12,724][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 19:47:12,724][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 19:47:12,725][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-22 19:47:12,725][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-22 19:47:12,726][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-22 19:47:12,726][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-22 19:47:12,726][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-22 19:47:12,726][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 19:47:12,726][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,727][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,727][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-22 19:47:12,727][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 19:47:12,727][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 19:47:12,727][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 19:47:12,727][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 19:47:12,727][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,727][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-22 19:47:12,727][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 19:47:12,727][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 19:47:12,727][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 19:47:12,728][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 19:47:12,728][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 19:47:12,728][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 19:47:12,728][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 19:47:12,728][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 19:47:12,728][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 19:47:12,728][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 19:47:12,728][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 19:47:12,728][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 19:47:12,728][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,728][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,728][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,728][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,729][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,729][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,729][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,729][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,729][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,729][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 19:47:12,729][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 19:47:12,729][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 19:47:12,729][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 19:47:12,729][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 19:47:12,729][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-22 19:47:12,730][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-22 19:47:12,730][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-22 19:47:12,731][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-22 19:47:12,731][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,731][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,731][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-22 19:47:12,731][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 19:47:12,731][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 19:47:12,731][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 19:47:12,731][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 19:47:12,731][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,731][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-22 19:47:12,732][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 19:47:12,732][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 24
[2020-10-22 19:47:12,732][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 19:47:12,732][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 19:47:12,732][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 19:47:12,732][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 19:47:12,732][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 19:47:12,733][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 19:47:12,733][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 19:47:12,734][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 19:47:12,734][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 19:47:12,734][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 23
[2020-10-22 19:47:12,735][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,736][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,736][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,736][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,739][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,739][slave.py:108][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 19:47:12,739][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 19:47:12,739][slave.py:110][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 19:47:12,739][slave.py:111][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 19:47:12,741][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,742][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,742][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,742][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,742][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,742][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 19:47:12,742][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,742][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 19:47:12,742][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,742][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,742][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 19:47:12,742][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,742][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 19:47:12,743][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,743][slave.py:108][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 19:47:12,743][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,743][slave.py:110][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 19:47:12,743][slave.py:111][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 19:47:12,744][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,745][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,745][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,745][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,745][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,746][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 19:47:12,746][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,746][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 19:47:12,746][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,746][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 19:47:12,746][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,746][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,746][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,746][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,746][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,746][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,746][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 19:47:12,746][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,746][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,746][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,746][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,746][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,746][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,746][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 19:47:12,746][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,746][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,746][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,746][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,746][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,746][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,746][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 19:47:12,746][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,746][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 19:47:12,746][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,747][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,747][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 19:47:12,748][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,749][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,749][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,749][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,749][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 19:47:12,750][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,750][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,750][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,750][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,750][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 19:47:12,750][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,750][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,750][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,750][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,750][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,750][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,750][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 19:47:12,750][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,750][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,750][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,751][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,751][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 19:47:12,751][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,751][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,751][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,751][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,751][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 19:47:12,751][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,751][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,751][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,751][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,751][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 19:47:12,751][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,751][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,751][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,751][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,751][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 19:47:12,751][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,751][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,751][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,751][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,751][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,751][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 19:47:12,753][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,754][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,754][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,754][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,754][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,754][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 19:47:12,754][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,754][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 19:47:12,754][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,754][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 19:47:12,754][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,755][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 19:47:12,755][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,755][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,755][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,755][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,755][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,755][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,756][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 19:47:12,756][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,756][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,756][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 19:47:12,756][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,756][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,756][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 19:47:12,756][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,756][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,756][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 19:47:12,756][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,756][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,756][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,756][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 19:47:12,756][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,756][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,756][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,757][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,757][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 19:47:12,757][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,757][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,757][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,757][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,757][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 19:47:12,757][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,757][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,757][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,757][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,757][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 19:47:12,757][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,757][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 19:47:12,759][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,760][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,760][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 19:47:12,760][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,760][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,760][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 19:47:12,760][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 19:47:12,760][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 19:47:12,760][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,760][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 19:47:12,761][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,761][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2020-10-22 19:47:12,762][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,762][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2020-10-22 19:47:12,763][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 19:47:12,763][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2020-10-22 19:47:12,765][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,765][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,765][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,765][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,765][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,765][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,765][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,765][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 19:47:12,765][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,765][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,765][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,766][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-22 19:47:12,766][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,766][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,766][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,767][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-22 19:47:12,767][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,767][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 19:47:12,767][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,768][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-22 19:47:12,768][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,768][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 19:47:12,768][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,768][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-22 19:47:12,768][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,768][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 19:47:12,768][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,768][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-22 19:47:12,768][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,768][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 19:47:12,768][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,768][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-22 19:47:12,768][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,768][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 19:47:12,768][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,768][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-22 19:47:12,768][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,768][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x58
[2020-10-22 19:47:12,768][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 19:47:12,768][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 19:47:12,768][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-22 19:47:12,769][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-22 19:47:12,771][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-22 19:47:12,773][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-22 19:47:12,773][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-22 19:47:12,774][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-22 19:47:12,774][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,774][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,774][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-22 19:47:12,774][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,774][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-22 19:47:12,774][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-22 19:47:12,774][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 19:47:12,776][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 19:47:12,776][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-22 19:47:12,777][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 19:47:12,777][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 19:47:12,778][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-22 19:47:12,778][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 6
[2020-10-22 19:47:12,778][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 19:47:12,778][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 19:47:12,778][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 19:47:12,778][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,779][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,779][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 19:47:12,779][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,779][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,779][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 19:47:12,779][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,780][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,780][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 19:47:12,780][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,780][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 19:47:12,780][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 19:47:12,780][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,780][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,780][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,780][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,780][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,780][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 19:47:12,780][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 19:47:12,780][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,780][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,780][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,780][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,780][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 19:47:12,781][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,781][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,781][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 19:47:12,781][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,781][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 19:47:12,781][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 19:47:12,781][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 19:47:12,781][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 19:47:12,781][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,781][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 19:47:12,781][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,781][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 19:47:12,782][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,782][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 19:47:12,782][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,782][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,782][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,782][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,782][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,782][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,782][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 19:47:12,782][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 19:47:12,782][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,782][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,782][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 19:47:12,782][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 19:47:12,782][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,783][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v0
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v1
[2020-10-22 19:47:12,783][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 19:47:12,783][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v0
[2020-10-22 19:47:12,784][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 19:47:12,784][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v1
[2020-10-22 19:47:12,784][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 19:47:12,784][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 19:47:12,784][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,784][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 19:47:12,784][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,784][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 19:47:12,784][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,784][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-22 19:47:12,784][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,784][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 19:47:12,784][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,784][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-22 19:47:12,784][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,784][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 19:47:12,785][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,785][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	327680
[2020-10-22 19:47:12,785][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,785][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 19:47:12,785][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,785][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-22 19:47:12,785][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,785][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 19:47:12,785][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 19:47:12,785][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393344
[2020-10-22 19:47:12,785][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 19:47:12,785][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 19:47:12,785][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-22 19:47:12,786][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-22 19:47:12,786][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-22 19:47:12,786][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-22 19:47:12,788][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 19:47:12,789][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,789][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,790][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-22 19:47:12,790][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-22 19:47:12,790][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 19:47:12,790][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,791][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,791][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 19:47:12,791][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 19:47:12,791][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 19:47:12,791][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,791][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,791][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-22 19:47:12,791][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-22 19:47:12,791][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,791][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,791][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 19:47:12,791][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 19:47:12,791][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 19:47:12,791][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 19:47:12,791][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,791][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,791][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-22 19:47:12,791][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-22 19:47:12,791][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 19:47:12,792][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 19:47:12,792][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 19:47:12,792][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,792][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,792][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-22 19:47:12,792][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-22 19:47:12,792][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 19:47:12,792][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 19:47:12,792][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 19:47:12,792][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,792][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,792][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-22 19:47:12,792][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 19:47:12,792][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 19:47:12,792][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 19:47:12,792][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 19:47:12,792][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,792][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,792][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-22 19:47:12,792][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 19:47:12,792][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 19:47:12,792][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 19:47:12,792][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 19:47:12,792][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,792][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,792][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-22 19:47:12,792][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 19:47:12,792][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 19:47:12,792][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 19:47:12,793][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 19:47:12,793][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,793][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,793][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-22 19:47:12,793][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 19:47:12,793][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,793][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,793][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,793][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,793][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,793][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,793][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,793][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 19:47:12,793][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 19:47:12,793][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 19:47:12,793][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,793][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,793][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-22 19:47:12,793][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 19:47:12,793][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 19:47:12,793][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 19:47:12,793][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 19:47:12,793][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,793][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,793][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-22 19:47:12,793][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 19:47:12,793][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 19:47:12,793][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 19:47:12,793][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 19:47:12,794][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,794][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,794][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-22 19:47:12,794][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 19:47:12,794][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 19:47:12,794][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 19:47:12,794][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 19:47:12,794][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,794][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,794][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-22 19:47:12,794][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 19:47:12,794][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 19:47:12,794][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 19:47:12,794][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 19:47:12,794][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,794][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,794][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-22 19:47:12,794][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 19:47:12,794][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,794][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,794][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,794][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,794][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,794][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,794][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,794][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 19:47:12,794][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 19:47:12,794][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 19:47:12,794][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,794][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,795][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-22 19:47:12,795][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 19:47:12,795][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 19:47:12,795][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 19:47:12,795][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 19:47:12,795][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,795][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,795][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-22 19:47:12,795][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 19:47:12,795][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 19:47:12,795][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 19:47:12,795][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 19:47:12,795][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,795][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,795][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-22 19:47:12,795][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 19:47:12,795][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 19:47:12,795][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 19:47:12,795][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 19:47:12,795][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,795][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,795][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-22 19:47:12,795][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 19:47:12,795][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 19:47:12,795][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 19:47:12,795][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 19:47:12,795][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,795][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,795][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-22 19:47:12,795][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 19:47:12,796][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 19:47:12,796][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 19:47:12,796][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 19:47:12,796][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,796][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,796][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-22 19:47:12,796][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 19:47:12,796][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 19:47:12,796][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 19:47:12,796][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 19:47:12,796][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,796][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,796][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-22 19:47:12,796][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 19:47:12,796][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 19:47:12,796][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 19:47:12,796][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 19:47:12,796][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,796][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,796][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-22 19:47:12,796][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-22 19:47:12,796][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,796][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,796][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,796][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,796][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,796][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,796][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,796][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 19:47:12,797][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 19:47:12,797][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 19:47:12,797][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,797][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,797][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-22 19:47:12,797][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 19:47:12,797][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 19:47:12,797][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 19:47:12,797][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 19:47:12,797][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,797][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,797][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-22 19:47:12,797][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-22 19:47:12,797][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 19:47:12,797][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 19:47:12,797][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 19:47:12,797][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,797][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 19:47:12,797][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-22 19:47:12,797][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-22 19:47:12,797][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 19:47:12,797][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 19:47:12,797][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 19:47:12,797][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,797][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 19:47:12,797][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-22 19:47:12,797][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 19:47:12,797][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 19:47:12,797][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 19:47:12,797][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 19:47:12,798][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,798][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 19:47:12,798][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-22 19:47:12,798][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 19:47:12,798][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 19:47:12,798][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 19:47:12,798][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 19:47:12,798][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,798][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 19:47:12,798][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-22 19:47:12,798][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 19:47:12,798][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 19:47:12,798][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-22 19:47:12,798][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0050000</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060004</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060008</tt></td>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,799][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006000C</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060010</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060014</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060018</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006001C</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060020</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060024</tt></td>
[2020-10-22 19:47:12,800][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060028</tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006002C</tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060030</tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060034</tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060038</tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006003C</tt></td>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,801][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060040</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060044</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060048</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006004C</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060050</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060054</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060058</tt></td>
[2020-10-22 19:47:12,802][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060080</tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060084</tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006008C</tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060090</tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060094</tt></td>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 19:47:12,803][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-22 19:47:12,804][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-22 19:47:12,805][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-22 19:47:12,805][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 19:47:12,805][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-22 19:47:12,805][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-22 19:47:12,805][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-22 19:47:12,805][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe
[2020-10-22 19:47:12,805][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,805][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-22 19:47:12,805][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,805][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 19:47:12,805][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,805][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 19:47:12,805][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,805][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 19:47:12,805][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 19:47:12,806][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,806][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 19:47:12,807][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,807][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,808][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 19:47:12,808][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,809][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 19:47:12,809][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,810][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 19:47:12,810][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,811][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 19:47:12,811][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,811][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 19:47:12,811][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-22 19:47:12,811][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-22 19:47:12,811][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led0_gbe0_pulse_tx
[2020-10-22 19:47:12,811][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway to top
[2020-10-22 19:47:12,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 19:47:12,812][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 19:47:12,812][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,812][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" is new
[2020-10-22 19:47:12,812][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led1_gbe0_up
[2020-10-22 19:47:12,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led1_gbe0_up_gateway to top
[2020-10-22 19:47:12,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 19:47:12,812][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 19:47:12,812][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,812][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_ext" is new
[2020-10-22 19:47:12,812][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_ip
[2020-10-22 19:47:12,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 19:47:12,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" is new
[2020-10-22 19:47:12,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_ip_user_data_out to top
[2020-10-22 19:47:12,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 19:47:12,812][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_port
[2020-10-22 19:47:12,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 19:47:12,812][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" is new
[2020-10-22 19:47:12,812][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_port_user_data_out to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 19:47:12,813][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxbadctr
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_user_data_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" is new
[2020-10-22 19:47:12,813][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxctr
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxctr_user_data_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" is new
[2020-10-22 19:47:12,813][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxeofctr
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_user_data_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" is new
[2020-10-22 19:47:12,813][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxofctr
[2020-10-22 19:47:12,813][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxofctr_user_data_in to top
[2020-10-22 19:47:12,813][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" is new
[2020-10-22 19:47:12,814][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" is new
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 19:47:12,814][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_status
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" is new
[2020-10-22 19:47:12,814][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxvldctr
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_user_data_in to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 19:47:12,814][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 19:47:12,814][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" is new
[2020-10-22 19:47:12,814][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txctr
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txctr_user_data_in to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" is new
[2020-10-22 19:47:12,815][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txfullctr
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txfullctr_user_data_in to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" is new
[2020-10-22 19:47:12,815][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txofctr
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txofctr_user_data_in to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" is new
[2020-10-22 19:47:12,815][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" is new
[2020-10-22 19:47:12,815][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-22 19:47:12,815][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 19:47:12,816][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_status
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" is new
[2020-10-22 19:47:12,816][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txvldctr
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txvldctr_user_data_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" is new
[2020-10-22 19:47:12,816][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_linkup
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_linkup_user_data_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" is new
[2020-10-22 19:47:12,816][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_tx_cnt
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_user_data_in to top
[2020-10-22 19:47:12,816][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 19:47:12,816][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" is new
[2020-10-22 19:47:12,817][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_enable
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" is new
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_enable_user_data_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 19:47:12,817][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_payload_len
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" is new
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_user_data_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 19:47:12,817][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_period
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" is new
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_period_user_data_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 19:47:12,817][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_rst
[2020-10-22 19:47:12,817][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_rst_out to top
[2020-10-22 19:47:12,817][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" is new
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_rst_user_data_out to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 19:47:12,818][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" is new
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 19:47:12,818][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_status
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" is new
[2020-10-22 19:47:12,818][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-22 19:47:12,818][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_sys_clkcounter_we to top
[2020-10-22 19:47:12,818][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_we" is new
[2020-10-22 19:47:12,818][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" is new
[2020-10-22 19:47:12,819][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_gbe0_rxs_ss_bram_addr to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_gbe0_rxs_ss_bram_we to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_gbe0_txs_ss_bram_addr to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 19:47:12,819][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_gbe0_txs_ss_bram_data_in to top
[2020-10-22 19:47:12,819][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_gbe0_txs_ss_bram_data_out to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_gbe0_txs_ss_bram_we to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_snapshot_ss_bram_addr to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_snapshot_ss_bram_data_in to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_snapshot_ss_bram_data_out to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_snapshot_ss_bram_we to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 19:47:12,820][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" already exists
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_dest_ip_out_we to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out_we" is new
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 19:47:12,820][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" already exists
[2020-10-22 19:47:12,820][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_dest_port_out_we to top
[2020-10-22 19:47:12,820][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out_we" is new
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 19:47:12,821][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" already exists
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_gbe0_rxbadctr_in_we to top
[2020-10-22 19:47:12,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in_we" is new
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 19:47:12,821][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" already exists
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_gbe0_rxctr_in_we to top
[2020-10-22 19:47:12,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in_we" is new
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 19:47:12,821][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" already exists
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_gbe0_rxeofctr_in_we to top
[2020-10-22 19:47:12,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in_we" is new
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 19:47:12,821][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" already exists
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_gbe0_rxofctr_in_we to top
[2020-10-22 19:47:12,821][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in_we" is new
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 19:47:12,821][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-22 19:47:12,821][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-22 19:47:12,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 19:47:12,822][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" already exists
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_gbe0_rxs_ss_status_in_we to top
[2020-10-22 19:47:12,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in_we" is new
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 19:47:12,822][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" already exists
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_gbe0_rxvldctr_in_we to top
[2020-10-22 19:47:12,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in_we" is new
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 19:47:12,822][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" already exists
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_gbe0_txctr_in_we to top
[2020-10-22 19:47:12,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in_we" is new
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 19:47:12,822][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" already exists
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_gbe0_txfullctr_in_we to top
[2020-10-22 19:47:12,822][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in_we" is new
[2020-10-22 19:47:12,822][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 19:47:12,822][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" already exists
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_gbe0_txofctr_in_we to top
[2020-10-22 19:47:12,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in_we" is new
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 19:47:12,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" already exists
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we to top
[2020-10-22 19:47:12,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 19:47:12,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" already exists
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_gbe0_txs_ss_status_in_we to top
[2020-10-22 19:47:12,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in_we" is new
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 19:47:12,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" already exists
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_gbe0_txvldctr_in_we to top
[2020-10-22 19:47:12,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in_we" is new
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 19:47:12,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" already exists
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_gbe0_linkup_in_we to top
[2020-10-22 19:47:12,823][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in_we" is new
[2020-10-22 19:47:12,823][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 19:47:12,823][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" already exists
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_gbe0_tx_cnt_in_we to top
[2020-10-22 19:47:12,824][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in_we" is new
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 19:47:12,824][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" already exists
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_pkt_sim_enable_out_we to top
[2020-10-22 19:47:12,824][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out_we" is new
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 19:47:12,824][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" already exists
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_pkt_sim_payload_len_out_we to top
[2020-10-22 19:47:12,824][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out_we" is new
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 19:47:12,824][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" already exists
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_pkt_sim_period_out_we to top
[2020-10-22 19:47:12,824][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out_we" is new
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_rst_out to top
[2020-10-22 19:47:12,824][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" already exists
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_rst_out_we to top
[2020-10-22 19:47:12,824][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out_we" is new
[2020-10-22 19:47:12,824][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 19:47:12,825][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" already exists
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 19:47:12,825][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" already exists
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_snapshot_ss_status_in_we to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in_we" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_sys_board_id_in to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_sys_board_id_in_we to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in_we" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_sys_rev_in to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_sys_rev_in_we to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in_we" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_sys_rev_rcs_in to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in" is new
[2020-10-22 19:47:12,825][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_sys_rev_rcs_in_we to top
[2020-10-22 19:47:12,825][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in_we" is new
[2020-10-22 19:47:12,826][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_sys_scratchpad_out to top
[2020-10-22 19:47:12,826][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out" is new
[2020-10-22 19:47:12,826][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_sys_scratchpad_out_we to top
[2020-10-22 19:47:12,826][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out_we" is new
[2020-10-22 19:47:12,826][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 19:47:12,826][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" already exists
[2020-10-22 19:47:12,826][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_sys_clkcounter_in_we to top
[2020-10-22 19:47:12,826][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in_we" is new
[2020-10-22 19:47:12,826][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_inst
[2020-10-22 19:47:12,826][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-22 19:47:12,826][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-22 19:47:12,826][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,826][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-22 19:47:12,826][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-22 19:47:12,826][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,826][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-22 19:47:12,826][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0reset as signal gtwiz_reset_qpll0reset_out to top
[2020-10-22 19:47:12,826][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0reset_out" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1reset as signal gtwiz_reset_qpll1reset_out to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1reset_out" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2_0 as signal tx_mii_clk_0 to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" is new
[2020-10-22 19:47:12,827][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2_0 as signal rx_clk_out_0 to top
[2020-10-22 19:47:12,827][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out_0 to top
[2020-10-22 19:47:12,828][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in_0 as signal gt_reset_tx_done_out_0 to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out_0" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in_0 as signal gt_reset_rx_done_out_0 to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out_0" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out_0 as signal tx_core_reset_out to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out_0 as signal rx_core_reset_out to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out_0 as signal rx_serdes_reset_0 to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset_0" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all_0 as signal gt_reset_all_0 to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all_0" is new
[2020-10-22 19:47:12,828][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-22 19:47:12,828][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-22 19:47:12,828][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-22 19:47:12,828][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-22 19:47:12,829][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,829][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-22 19:47:12,829][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-22 19:47:12,829][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,829][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-22 19:47:12,829][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-22 19:47:12,829][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,829][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-22 19:47:12,829][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-22 19:47:12,829][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,829][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-22 19:47:12,829][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk_0 to top
[2020-10-22 19:47:12,829][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" already exists
[2020-10-22 19:47:12,829][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out_0 to top
[2020-10-22 19:47:12,829][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-22 19:47:12,829][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out_0 to top
[2020-10-22 19:47:12,829][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out_0" already exists
[2020-10-22 19:47:12,829][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out to top
[2020-10-22 19:47:12,829][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out" already exists
[2020-10-22 19:47:12,829][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-22 19:47:12,830][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-22 19:47:12,830][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-22 19:47:12,830][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" is new
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out to top
[2020-10-22 19:47:12,830][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out" already exists
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-22 19:47:12,830][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-22 19:47:12,830][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset_0 to top
[2020-10-22 19:47:12,830][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset_0" already exists
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all_0 to top
[2020-10-22 19:47:12,830][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all_0" already exists
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out_0 to top
[2020-10-22 19:47:12,830][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out_0" already exists
[2020-10-22 19:47:12,830][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out_0 to top
[2020-10-22 19:47:12,830][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out_0" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0reset_out as signal gtwiz_reset_qpll0reset_out to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0reset_out" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1reset_out as signal gtwiz_reset_qpll1reset_out to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1reset_out" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-22 19:47:12,831][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-22 19:47:12,831][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-22 19:47:12,831][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-22 19:47:12,831][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-22 19:47:12,832][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-22 19:47:12,832][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-22 19:47:12,832][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-22 19:47:12,832][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk_0 to top
[2020-10-22 19:47:12,832][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk_0" already exists
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-22 19:47:12,832][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-22 19:47:12,832][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-22 19:47:12,832][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-22 19:47:12,832][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-22 19:47:12,832][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_gbe0_rst to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_gbe0_tx_valid to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_gbe0_tx_afull to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_gbe0_tx_overflow to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_gbe0_tx_end_of_frame to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_gbe0_tx_data to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_gbe0_tx_dest_ip to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_gbe0_tx_dest_port to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_gbe0_rx_valid to top
[2020-10-22 19:47:12,833][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 19:47:12,833][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_gbe0_rx_end_of_frame to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_gbe0_rx_data to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_gbe0_rx_source_ip to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_gbe0_rx_source_port to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_gbe0_rx_bad_frame to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_gbe0_rx_overrun to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_gbe0_rx_overrun_ack to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_gbe0_rx_ack to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 19:47:12,834][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_gbe0_led_up to top
[2020-10-22 19:47:12,834][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_gbe0_led_rx to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_gbe0_led_tx to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-22 19:47:12,835][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 19:47:12,835][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" is new
[2020-10-22 19:47:12,835][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 19:47:12,836][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" is new
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 19:47:12,836][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" is new
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 19:47:12,836][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" is new
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_gbe0wb_err to top
[2020-10-22 19:47:12,836][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_err" is new
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 19:47:12,836][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" is new
[2020-10-22 19:47:12,836][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_wb2axi4lite
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 19:47:12,836][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" already exists
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 19:47:12,836][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" already exists
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 19:47:12,836][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" already exists
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 19:47:12,836][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" already exists
[2020-10-22 19:47:12,836][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-22 19:47:12,837][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-22 19:47:12,837][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-22 19:47:12,837][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-22 19:47:12,837][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-22 19:47:12,837][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-22 19:47:12,838][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-22 19:47:12,838][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-22 19:47:12,839][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-22 19:47:12,839][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-22 19:47:12,839][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-22 19:47:12,839][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-22 19:47:12,839][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-22 19:47:12,839][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-22 19:47:12,839][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-22 19:47:12,839][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 19:47:12,839][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-22 19:47:12,840][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-22 19:47:12,840][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-22 19:47:12,840][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-22 19:47:12,841][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-22 19:47:12,841][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-22 19:47:12,842][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-22 19:47:12,842][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-22 19:47:12,843][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-22 19:47:12,843][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-22 19:47:12,844][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-22 19:47:12,844][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-22 19:47:12,844][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-22 19:47:12,844][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-22 19:47:12,844][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-22 19:47:12,844][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-22 19:47:12,844][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-22 19:47:12,844][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-22 19:47:12,844][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-22 19:47:12,844][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,844][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-22 19:47:12,845][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-22 19:47:12,845][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-22 19:47:12,845][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-22 19:47:12,845][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-22 19:47:12,845][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-22 19:47:12,845][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-22 19:47:12,845][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-22 19:47:12,845][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-22 19:47:12,845][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-22 19:47:12,845][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-22 19:47:12,845][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-22 19:47:12,845][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-22 19:47:12,845][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-22 19:47:12,845][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-22 19:47:12,845][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-22 19:47:12,845][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 19:47:12,845][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-22 19:47:12,846][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-22 19:47:12,846][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 11 n_ports: 10
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led1_gbe0_up_gateway
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_user_data_out
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_user_data_out
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_user_data_in
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_user_data_in
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in
[2020-10-22 19:47:12,846][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_user_data_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in
[2020-10-22 19:47:12,847][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_user_data_in
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_user_data_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_user_data_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_user_data_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_user_data_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in_we
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_addr
[2020-10-22 19:47:12,848][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_addr
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_in
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_out
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in_we
[2020-10-22 19:47:12,849][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_addr
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_in
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_out
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in_we
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all_0
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out_0
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out_0
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0reset_out
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1reset_out
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-22 19:47:12,850][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out_0
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset_0
[2020-10-22 19:47:12,851][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock_0
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk_0
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_rx
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_tx
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_up
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rst
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_ack
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_bad_frame
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_data
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_end_of_frame
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun_ack
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_ip
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_port
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_valid
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_afull
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_data
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_ip
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_port
[2020-10-22 19:47:12,852][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_end_of_frame
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_overflow
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_valid
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_cyc
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_stb
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_we
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_ack
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_adr
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_i
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_o
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_err
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_rst
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_sel
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-22 19:47:12,853][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-22 19:47:12,854][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-22 19:47:12,855][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-22 19:47:12,856][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-22 19:47:12,857][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-22 19:47:12,857][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,857][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-22 19:47:12,857][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-22 19:47:12,857][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,857][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 19:47:12,857][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,857][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,857][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,857][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-22 19:47:12,857][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-22 19:47:12,857][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,858][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 19:47:12,858][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,858][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,858][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,858][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-22 19:47:12,858][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-22 19:47:12,858][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,858][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 19:47:12,858][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,858][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,858][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,858][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-22 19:47:12,858][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-22 19:47:12,858][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,858][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 19:47:12,858][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,858][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,858][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,858][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-22 19:47:12,858][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-22 19:47:12,858][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,858][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 19:47:12,858][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,858][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,859][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,859][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-22 19:47:12,859][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-22 19:47:12,859][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,859][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-22 19:47:12,859][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,859][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,859][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 19:47:12,859][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-22 19:47:12,859][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-22 19:47:12,859][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-22 19:47:12,859][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-22 19:47:12,859][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 19:47:12,859][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 19:47:12,859][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-22 19:47:12,859][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 19:47:12,859][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,859][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 19:47:12,859][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 19:47:12,859][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 19:47:12,859][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 19:47:12,859][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,859][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,860][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 19:47:12,860][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 19:47:12,860][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 19:47:12,860][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 19:47:12,860][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 19:47:12,860][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 19:47:12,860][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 19:47:12,860][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 19:47:12,860][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 19:47:12,860][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 19:47:12,860][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 19:47:12,860][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,860][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 19:47:12,860][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 19:47:12,860][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 19:47:12,860][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-22 19:47:12,860][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,860][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,860][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 19:47:12,860][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 19:47:12,860][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 19:47:12,860][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 19:47:12,860][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 19:47:12,860][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 19:47:12,860][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 19:47:12,860][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 19:47:12,861][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 19:47:12,861][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 19:47:12,861][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 19:47:12,861][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 19:47:12,861][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-22 19:47:12,861][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-22 19:47:12,861][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 19:47:12,861][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 19:47:12,861][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 19:47:12,861][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 19:47:12,861][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 19:47:12,861][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-22 19:47:12,861][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-22 19:47:12,861][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-22 19:47:12,861][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-22 19:47:12,861][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 19:47:12,861][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 19:47:12,861][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-22 19:47:12,861][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 19:47:12,861][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 19:47:12,861][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 19:47:12,861][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 19:47:12,861][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 19:47:12,861][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 19:47:12,861][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 19:47:12,862][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 19:47:12,862][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 19:47:12,862][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-22 19:47:12,862][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-22 19:47:12,862][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-22 19:47:12,862][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-22 19:47:12,862][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-22 19:47:12,862][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-22 19:47:12,862][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-22 19:47:12,862][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-22 19:47:12,862][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-22 19:47:12,862][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-22 19:47:12,862][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-22 19:47:12,862][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-22 19:47:12,862][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-22 19:47:12,862][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-22 19:47:12,862][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-22 19:47:12,862][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-22 19:47:12,862][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-22 19:47:12,862][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-22 19:47:12,862][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-22 19:47:12,863][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led0_gbe0_pulse_tx_ext on led 
[2020-10-22 19:47:12,863][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led0_gbe0_pulse_tx_ext AR13
[2020-10-22 19:47:12,863][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-22 19:47:12,863][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led1_gbe0_up_ext on led 
[2020-10-22 19:47:12,863][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led1_gbe0_up_ext AP13
[2020-10-22 19:47:12,863][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led1_gbe0_up_ext LVCMOS18
[2020-10-22 19:47:12,863][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-22 19:47:12,863][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-22 19:47:12,863][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-22 19:47:12,863][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-22 19:47:12,863][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-22 19:47:12,864][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-22 19:47:12,864][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 19:47:12,864][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 19:47:12,864][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-22 19:47:12,865][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-22 19:47:12,866][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-22 19:47:12,866][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-22 19:47:12,866][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 19:47:12,866][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-22 19:47:12,866][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-22 19:47:12,866][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 19:47:12,924][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-22 19:47:12,924][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-22 19:47:12,924][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-22 19:47:12,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-22 19:47:12,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-22 19:47:12,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 19:47:12,991][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 19:47:12,991][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_reset_wrapper.v
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 19:47:12,992][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 19:47:12,992][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 19:47:12,993][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 19:47:12,993][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 19:47:12,994][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 19:47:12,994][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 19:47:12,994][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 19:47:12,994][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 19:47:12,994][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 19:47:12,994][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 19:47:12,994][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 19:47:12,994][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 19:47:12,994][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 19:47:12,994][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 19:47:12,994][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6908>
[2020-10-22 19:47:12,994][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-22 19:47:12,994][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,994][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-22 19:47:12,994][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,994][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6940>
[2020-10-22 19:47:12,994][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-22 19:47:12,994][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,994][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-22 19:47:12,995][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,995][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6978>
[2020-10-22 19:47:12,995][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-22 19:47:12,995][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,995][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-22 19:47:12,995][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,995][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf69b0>
[2020-10-22 19:47:12,995][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-22 19:47:12,995][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,995][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-22 19:47:12,995][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,995][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf69e8>
[2020-10-22 19:47:12,995][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-22 19:47:12,995][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,995][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-22 19:47:12,995][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,995][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6a20>
[2020-10-22 19:47:12,995][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-22 19:47:12,995][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,996][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-22 19:47:12,996][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,996][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6a58>
[2020-10-22 19:47:12,996][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led0_gbe0_pulse_tx_ext -> led
[2020-10-22 19:47:12,996][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,996][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-22 19:47:12,996][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,996][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 19:47:12,996][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6a90>
[2020-10-22 19:47:12,996][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led1_gbe0_up_ext -> led
[2020-10-22 19:47:12,996][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,996][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-22 19:47:12,996][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,996][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 19:47:12,996][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f882bdf6ac8>
[2020-10-22 19:47:12,996][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-22 19:47:12,996][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 19:47:12,996][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-22 19:47:12,996][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 19:47:12,997][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f882bdf66d8>
[2020-10-22 19:47:12,997][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f882bdf6710>
[2020-10-22 19:47:12,997][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f882bdf6748>
[2020-10-22 19:47:12,997][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f882bdf6780>
[2020-10-22 19:47:12,997][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f882bdf6828>
[2020-10-22 19:47:12,997][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f882bdf6860>
[2020-10-22 19:47:12,997][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 19:47:12,997][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f882bdf6898>
[2020-10-22 19:47:12,998][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 19:47:12,998][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f882bdf68d0>
[2020-10-22 19:47:12,998][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 19:47:12,998][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f882bdf67b8>
[2020-10-22 19:47:12,998][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 19:47:12,998][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f882bdf67f0>
[2020-10-22 19:47:12,998][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 19:47:12,998][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f882bdf6b00>
[2020-10-22 19:47:12,998][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 19:47:12,998][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f882bdf6b38>
[2020-10-22 19:47:12,998][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 19:47:12,998][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f882bdf6b70>
[2020-10-22 19:47:12,998][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 19:47:12,998][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_100_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_100_p]

[2020-10-22 19:47:12,999][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 19:47:12,999][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-22 19:47:12,999][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-22 19:47:12,999][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 19:47:13,000][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 19:47:13,001][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-22 19:47:13,001][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 19:47:13,001][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 19:47:13,002][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 19:47:13,002][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 19:47:13,002][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 19:47:13,002][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/
[2020-10-22 19:47:13,002][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 20:11:38,911][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/core_info.tab
[2020-10-22 20:11:38,911][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/design_info.tab
[2020-10-22 20:11:38,911][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/git_info.tab
[2020-10-22 21:26:10,031][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-22 21:26:10,031][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 21:26:10,303][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 21:26:10,356][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 21:26:10,356][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-22 21:26:10,356][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-22 21:26:10,356][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-22 21:26:10,357][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-22 21:26:10,357][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-22 21:26:10,357][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source']
[2020-10-22 21:26:10,357][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 21:26:10,357][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output
[2020-10-22 21:26:10,357][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-22 21:26:10,357][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-22 21:26:10,358][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,358][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-22 21:26:10,358][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-22 21:26:10,358][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-22 21:26:10,358][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-22 21:26:10,358][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-22 21:26:10,359][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-22 21:26:10,359][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-22 21:26:10,359][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-22 21:26:10,359][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-22 21:26:10,359][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:26:10,359][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:26:10,359][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:26:10,359][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:26:10,359][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,359][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-22 21:26:10,360][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:26:10,360][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:26:10,360][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:26:10,360][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:26:10,360][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:26:10,360][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:26:10,360][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:26:10,360][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:26:10,360][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:26:10,360][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:26:10,360][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:26:10,360][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:26:10,361][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,361][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,361][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,361][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,361][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,361][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,361][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,361][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,361][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,361][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:26:10,361][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:26:10,362][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:26:10,362][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:26:10,362][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:26:10,362][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-22 21:26:10,364][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-22 21:26:10,364][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-22 21:26:10,365][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-22 21:26:10,365][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-22 21:26:10,365][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 21:26:10,365][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,365][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,365][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-22 21:26:10,366][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:26:10,366][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:26:10,366][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:26:10,366][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:26:10,366][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,366][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-22 21:26:10,366][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:26:10,366][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-22 21:26:10,366][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:26:10,367][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:26:10,367][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:26:10,367][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:26:10,367][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:26:10,367][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:26:10,367][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:26:10,367][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:26:10,367][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:26:10,367][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-22 21:26:10,368][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,368][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,368][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,368][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,368][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,368][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 21:26:10,368][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:26:10,368][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,368][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 21:26:10,369][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,369][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,369][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,369][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,369][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,369][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 21:26:10,369][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,369][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:26:10,369][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,369][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,369][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:26:10,369][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,369][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 21:26:10,369][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,370][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,370][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,370][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,370][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,370][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,370][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,370][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,370][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,370][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,370][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 21:26:10,371][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,371][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 21:26:10,371][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,371][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 21:26:10,371][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,371][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,371][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,371][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,371][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,371][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,371][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 21:26:10,371][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,371][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 21:26:10,371][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,371][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 21:26:10,371][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,372][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-22 21:26:10,372][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,372][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-22 21:26:10,373][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,373][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,373][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,373][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,373][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,373][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 21:26:10,373][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,373][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 21:26:10,373][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,373][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-22 21:26:10,373][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,373][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 21:26:10,373][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,373][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 21:26:10,373][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,373][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 21:26:10,373][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,373][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 21:26:10,373][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,373][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 21:26:10,373][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,373][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 21:26:10,374][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:26:10,374][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:26:10,374][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:26:10,374][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:26:10,374][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,374][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 21:26:10,374][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 21:26:10,374][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 21:26:10,375][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-22 21:26:10,376][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-22 21:26:10,376][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-22 21:26:10,376][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-22 21:26:10,377][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,377][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,377][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-22 21:26:10,377][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:26:10,377][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:26:10,377][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:26:10,377][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:26:10,377][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,377][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-22 21:26:10,378][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:26:10,378][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:26:10,378][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:26:10,378][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:26:10,378][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:26:10,378][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:26:10,378][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:26:10,378][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:26:10,378][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:26:10,378][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:26:10,378][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:26:10,378][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:26:10,379][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,379][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,379][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,379][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,379][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,379][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,379][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,379][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,379][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,379][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:26:10,379][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:26:10,379][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:26:10,379][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:26:10,379][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:26:10,380][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-22 21:26:10,380][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-22 21:26:10,381][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-22 21:26:10,381][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-22 21:26:10,381][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-22 21:26:10,382][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 21:26:10,382][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,382][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,382][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-22 21:26:10,382][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:26:10,382][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:26:10,382][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:26:10,382][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:26:10,382][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,382][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-22 21:26:10,383][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:26:10,383][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:26:10,383][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:26:10,383][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:26:10,383][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:26:10,383][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:26:10,383][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:26:10,383][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:26:10,383][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:26:10,383][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:26:10,383][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:26:10,383][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:26:10,383][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,384][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,384][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,384][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,384][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,384][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,384][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,384][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,384][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,384][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:26:10,384][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:26:10,384][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:26:10,384][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:26:10,384][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:26:10,385][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-22 21:26:10,385][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-22 21:26:10,386][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-22 21:26:10,386][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-22 21:26:10,386][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-22 21:26:10,386][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 21:26:10,386][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,387][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,387][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-22 21:26:10,387][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:26:10,387][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:26:10,387][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:26:10,387][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:26:10,387][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,387][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-22 21:26:10,387][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:26:10,387][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:26:10,387][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:26:10,387][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:26:10,387][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:26:10,388][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:26:10,388][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:26:10,388][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:26:10,388][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:26:10,388][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:26:10,388][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:26:10,388][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:26:10,388][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,388][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,388][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,388][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,388][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,389][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,389][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,389][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,389][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,389][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:26:10,389][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:26:10,389][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:26:10,389][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:26:10,389][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:26:10,389][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-22 21:26:10,390][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-22 21:26:10,390][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-22 21:26:10,390][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-22 21:26:10,390][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,391][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,391][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-22 21:26:10,391][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:26:10,391][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:26:10,391][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:26:10,391][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:26:10,391][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,391][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-22 21:26:10,392][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:26:10,392][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 24
[2020-10-22 21:26:10,392][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:26:10,392][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:26:10,392][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:26:10,392][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:26:10,392][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:26:10,392][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:26:10,392][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:26:10,393][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:26:10,393][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:26:10,393][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 23
[2020-10-22 21:26:10,394][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,395][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,395][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,395][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,398][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,399][slave.py:108][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 21:26:10,399][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 21:26:10,399][slave.py:110][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 21:26:10,399][slave.py:111][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 21:26:10,400][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,401][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,401][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,401][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,401][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,401][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:26:10,402][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,402][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 21:26:10,402][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,402][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,402][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 21:26:10,402][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,402][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:26:10,402][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,402][slave.py:108][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 21:26:10,402][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,402][slave.py:110][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:26:10,402][slave.py:111][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 21:26:10,403][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,405][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,405][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,405][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,405][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,405][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:26:10,405][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,405][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:26:10,405][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,405][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:26:10,405][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,405][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,405][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,405][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,405][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,405][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,405][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:26:10,405][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,405][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,405][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,405][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,405][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,405][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,405][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:26:10,405][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,405][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,405][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,405][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,405][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,406][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,406][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:26:10,406][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,406][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:26:10,406][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,406][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,406][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:26:10,407][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,408][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,408][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,408][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 21:26:10,409][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,409][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,409][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,409][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,409][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 21:26:10,409][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,409][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,409][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,409][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,409][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,409][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,409][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 21:26:10,409][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 21:26:10,410][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 21:26:10,410][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,410][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,410][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 21:26:10,410][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,410][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,410][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,410][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 21:26:10,410][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,410][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,410][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,411][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,411][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,411][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,411][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 21:26:10,412][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,413][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,413][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,413][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 21:26:10,414][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,414][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 21:26:10,415][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,415][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 21:26:10,415][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,415][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 21:26:10,415][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,415][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 21:26:10,415][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,415][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,415][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,415][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 21:26:10,415][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,415][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,415][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,416][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 21:26:10,416][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,416][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,416][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 21:26:10,416][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,416][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,416][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 21:26:10,416][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,416][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,416][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,416][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,416][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,416][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 21:26:10,416][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,417][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 21:26:10,417][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,417][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 21:26:10,417][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,417][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 21:26:10,418][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,419][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,419][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:26:10,419][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,419][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,419][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,420][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 21:26:10,420][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2020-10-22 21:26:10,421][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,421][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2020-10-22 21:26:10,422][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:26:10,422][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2020-10-22 21:26:10,424][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,424][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,424][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,424][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,424][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,425][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,425][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,425][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 21:26:10,425][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,426][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:26:10,426][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,426][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-22 21:26:10,426][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:26:10,427][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,427][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-22 21:26:10,427][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:26:10,427][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,427][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-22 21:26:10,427][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:26:10,427][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,427][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-22 21:26:10,427][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:26:10,427][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,427][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-22 21:26:10,427][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:26:10,427][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,427][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-22 21:26:10,427][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:26:10,427][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,427][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-22 21:26:10,427][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,427][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x58
[2020-10-22 21:26:10,427][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:26:10,427][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:26:10,428][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-22 21:26:10,428][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-22 21:26:10,429][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-22 21:26:10,429][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-22 21:26:10,429][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-22 21:26:10,429][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-22 21:26:10,430][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-22 21:26:10,432][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-22 21:26:10,433][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-22 21:26:10,433][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-22 21:26:10,433][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,433][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,433][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-22 21:26:10,433][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,433][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-22 21:26:10,433][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-22 21:26:10,433][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 21:26:10,435][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:26:10,435][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-22 21:26:10,436][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:26:10,436][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 21:26:10,436][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-22 21:26:10,437][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 6
[2020-10-22 21:26:10,437][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:26:10,437][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:26:10,437][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:26:10,437][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,437][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,438][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 21:26:10,438][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,438][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,438][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 21:26:10,438][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,438][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,438][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:26:10,439][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,439][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:26:10,439][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 21:26:10,439][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,439][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,439][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,439][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,439][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,439][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:26:10,439][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 21:26:10,439][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,439][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,439][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,439][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,439][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:26:10,439][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,440][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 21:26:10,440][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,440][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,440][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,440][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,440][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,440][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,440][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 21:26:10,441][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:26:10,441][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,441][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,441][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:26:10,441][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:26:10,441][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,441][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,441][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v0
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v1
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v0
[2020-10-22 21:26:10,442][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 21:26:10,442][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v1
[2020-10-22 21:26:10,443][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:26:10,443][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:26:10,443][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,443][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:26:10,443][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,443][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 21:26:10,443][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,443][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-22 21:26:10,443][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,443][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 21:26:10,443][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,443][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-22 21:26:10,443][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,443][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 21:26:10,443][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,443][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	327680
[2020-10-22 21:26:10,443][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,443][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 21:26:10,443][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,443][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-22 21:26:10,444][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,444][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 21:26:10,444][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:26:10,444][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393344
[2020-10-22 21:26:10,444][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:26:10,444][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 21:26:10,444][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-22 21:26:10,444][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-22 21:26:10,445][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-22 21:26:10,445][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-22 21:26:10,448][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 21:26:10,448][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,449][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,450][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,451][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-22 21:26:10,451][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,451][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,451][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:26:10,451][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 21:26:10,451][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 21:26:10,451][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 21:26:10,451][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,451][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,451][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-22 21:26:10,451][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-22 21:26:10,452][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:26:10,452][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:26:10,452][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:26:10,452][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,452][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,452][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-22 21:26:10,452][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:26:10,452][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:26:10,452][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:26:10,452][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:26:10,452][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,452][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,452][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-22 21:26:10,452][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:26:10,452][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:26:10,452][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:26:10,452][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:26:10,452][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,452][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,452][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-22 21:26:10,452][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:26:10,453][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:26:10,453][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:26:10,453][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:26:10,453][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,453][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,453][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-22 21:26:10,453][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:26:10,453][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:26:10,453][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:26:10,453][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:26:10,453][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,453][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,453][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-22 21:26:10,453][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:26:10,453][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,453][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,453][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,453][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,453][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:26:10,453][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,454][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,454][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,454][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,454][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,454][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,454][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,454][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:26:10,454][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:26:10,454][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:26:10,454][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,454][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,454][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-22 21:26:10,454][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:26:10,454][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:26:10,454][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:26:10,454][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:26:10,454][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,454][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,454][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-22 21:26:10,454][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:26:10,454][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:26:10,454][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:26:10,454][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:26:10,454][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,454][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,454][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-22 21:26:10,454][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:26:10,454][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:26:10,455][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:26:10,455][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:26:10,455][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,455][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,455][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-22 21:26:10,455][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:26:10,455][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:26:10,455][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:26:10,455][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:26:10,455][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,455][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,455][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-22 21:26:10,455][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:26:10,455][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,455][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,455][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,455][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,455][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,455][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,455][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,455][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:26:10,455][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:26:10,455][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:26:10,455][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,455][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,455][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-22 21:26:10,455][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:26:10,455][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:26:10,455][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:26:10,456][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:26:10,456][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,456][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,456][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-22 21:26:10,456][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:26:10,456][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:26:10,456][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:26:10,456][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:26:10,456][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,456][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,456][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-22 21:26:10,456][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:26:10,456][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:26:10,456][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:26:10,456][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:26:10,456][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,456][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,456][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-22 21:26:10,456][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:26:10,456][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:26:10,456][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:26:10,456][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:26:10,456][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,456][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,456][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-22 21:26:10,456][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:26:10,456][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:26:10,456][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:26:10,457][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:26:10,457][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,457][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,457][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-22 21:26:10,457][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:26:10,457][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:26:10,457][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:26:10,457][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:26:10,457][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,457][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,457][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-22 21:26:10,457][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:26:10,457][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 21:26:10,457][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 21:26:10,457][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 21:26:10,457][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,457][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,457][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-22 21:26:10,457][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-22 21:26:10,457][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,457][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,457][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,457][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,457][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,457][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,457][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,457][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:26:10,457][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:26:10,457][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:26:10,458][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,458][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,458][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-22 21:26:10,458][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:26:10,458][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:26:10,458][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:26:10,458][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:26:10,458][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,458][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,458][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-22 21:26:10,458][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:26:10,458][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:26:10,458][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:26:10,458][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:26:10,458][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,458][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 21:26:10,458][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-22 21:26:10,458][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:26:10,458][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:26:10,458][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:26:10,458][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:26:10,458][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,458][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 21:26:10,458][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-22 21:26:10,458][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:26:10,458][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:26:10,458][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:26:10,459][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:26:10,459][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,459][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 21:26:10,459][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-22 21:26:10,459][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:26:10,459][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:26:10,459][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:26:10,459][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:26:10,459][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,459][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 21:26:10,459][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-22 21:26:10,459][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:26:10,459][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:26:10,459][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 21:26:10,459][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-22 21:26:10,459][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-22 21:26:10,459][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-22 21:26:10,459][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-22 21:26:10,459][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,460][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0050000</tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060004</tt></td>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,461][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060008</tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006000C</tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060010</tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060014</tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060018</tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006001C</tt></td>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,462][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060020</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060024</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060028</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006002C</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060030</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060034</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060038</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006003C</tt></td>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,463][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060040</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060044</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060048</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006004C</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060050</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060054</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060058</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060080</tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-22 21:26:10,464][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060084</tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006008C</tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060090</tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060094</tt></td>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:26:10,465][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-22 21:26:10,466][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-22 21:26:10,466][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-22 21:26:10,467][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:26:10,467][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-22 21:26:10,467][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-22 21:26:10,467][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-22 21:26:10,467][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe
[2020-10-22 21:26:10,467][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,467][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-22 21:26:10,467][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,467][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 21:26:10,467][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,467][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 21:26:10,467][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,467][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 21:26:10,467][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,467][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 21:26:10,467][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 21:26:10,468][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,468][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 21:26:10,469][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,469][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 21:26:10,470][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,470][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 21:26:10,471][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,471][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,472][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 21:26:10,472][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,473][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 21:26:10,473][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,474][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 21:26:10,474][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,474][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 21:26:10,474][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,474][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 21:26:10,474][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-22 21:26:10,474][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-22 21:26:10,474][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led0_gbe0_pulse_tx
[2020-10-22 21:26:10,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway to top
[2020-10-22 21:26:10,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 21:26:10,475][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 21:26:10,475][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,475][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" is new
[2020-10-22 21:26:10,475][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led1_gbe0_up
[2020-10-22 21:26:10,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led1_gbe0_up_gateway to top
[2020-10-22 21:26:10,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 21:26:10,475][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 21:26:10,475][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,475][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_ext" is new
[2020-10-22 21:26:10,475][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_ip
[2020-10-22 21:26:10,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 21:26:10,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" is new
[2020-10-22 21:26:10,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_ip_user_data_out to top
[2020-10-22 21:26:10,475][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 21:26:10,475][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_port
[2020-10-22 21:26:10,475][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 21:26:10,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" is new
[2020-10-22 21:26:10,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_port_user_data_out to top
[2020-10-22 21:26:10,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 21:26:10,476][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxbadctr
[2020-10-22 21:26:10,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_user_data_in to top
[2020-10-22 21:26:10,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 21:26:10,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 21:26:10,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" is new
[2020-10-22 21:26:10,476][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxctr
[2020-10-22 21:26:10,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxctr_user_data_in to top
[2020-10-22 21:26:10,476][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 21:26:10,476][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 21:26:10,477][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" is new
[2020-10-22 21:26:10,477][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxeofctr
[2020-10-22 21:26:10,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_user_data_in to top
[2020-10-22 21:26:10,477][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 21:26:10,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 21:26:10,477][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" is new
[2020-10-22 21:26:10,477][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxofctr
[2020-10-22 21:26:10,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxofctr_user_data_in to top
[2020-10-22 21:26:10,477][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 21:26:10,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 21:26:10,477][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" is new
[2020-10-22 21:26:10,477][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 21:26:10,477][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" is new
[2020-10-22 21:26:10,477][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 21:26:10,478][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_status
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" is new
[2020-10-22 21:26:10,478][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxvldctr
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_user_data_in to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" is new
[2020-10-22 21:26:10,478][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txctr
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txctr_user_data_in to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 21:26:10,478][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" is new
[2020-10-22 21:26:10,478][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txfullctr
[2020-10-22 21:26:10,478][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txfullctr_user_data_in to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" is new
[2020-10-22 21:26:10,479][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txofctr
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txofctr_user_data_in to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" is new
[2020-10-22 21:26:10,479][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" is new
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 21:26:10,479][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_status
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 21:26:10,479][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 21:26:10,479][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" is new
[2020-10-22 21:26:10,479][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txvldctr
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txvldctr_user_data_in to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" is new
[2020-10-22 21:26:10,480][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_linkup
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_linkup_user_data_in to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" is new
[2020-10-22 21:26:10,480][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_tx_cnt
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_user_data_in to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" is new
[2020-10-22 21:26:10,480][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_enable
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" is new
[2020-10-22 21:26:10,480][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_enable_user_data_out to top
[2020-10-22 21:26:10,480][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 21:26:10,481][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_payload_len
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" is new
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_user_data_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 21:26:10,481][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_period
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" is new
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_period_user_data_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 21:26:10,481][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_rst
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_rst_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" is new
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_rst_user_data_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 21:26:10,481][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" is new
[2020-10-22 21:26:10,481][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-22 21:26:10,481][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 21:26:10,482][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_status
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in to top
[2020-10-22 21:26:10,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 21:26:10,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" is new
[2020-10-22 21:26:10,482][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-22 21:26:10,482][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-22 21:26:10,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_sys_clkcounter_we to top
[2020-10-22 21:26:10,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_we" is new
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 21:26:10,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" is new
[2020-10-22 21:26:10,482][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-22 21:26:10,482][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-22 21:26:10,482][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_gbe0_rxs_ss_bram_addr to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_gbe0_rxs_ss_bram_we to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_gbe0_txs_ss_bram_addr to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_gbe0_txs_ss_bram_data_in to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_gbe0_txs_ss_bram_data_out to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_gbe0_txs_ss_bram_we to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 21:26:10,483][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_snapshot_ss_bram_addr to top
[2020-10-22 21:26:10,483][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_snapshot_ss_bram_data_in to top
[2020-10-22 21:26:10,484][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_snapshot_ss_bram_data_out to top
[2020-10-22 21:26:10,484][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_snapshot_ss_bram_we to top
[2020-10-22 21:26:10,484][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 21:26:10,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" already exists
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_dest_ip_out_we to top
[2020-10-22 21:26:10,484][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out_we" is new
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 21:26:10,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" already exists
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_dest_port_out_we to top
[2020-10-22 21:26:10,484][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out_we" is new
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 21:26:10,484][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" already exists
[2020-10-22 21:26:10,484][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_gbe0_rxbadctr_in_we to top
[2020-10-22 21:26:10,484][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in_we" is new
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 21:26:10,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" already exists
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_gbe0_rxctr_in_we to top
[2020-10-22 21:26:10,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in_we" is new
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 21:26:10,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" already exists
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_gbe0_rxeofctr_in_we to top
[2020-10-22 21:26:10,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in_we" is new
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 21:26:10,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" already exists
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_gbe0_rxofctr_in_we to top
[2020-10-22 21:26:10,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in_we" is new
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 21:26:10,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-22 21:26:10,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 21:26:10,485][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" already exists
[2020-10-22 21:26:10,485][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_gbe0_rxs_ss_status_in_we to top
[2020-10-22 21:26:10,485][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in_we" is new
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 21:26:10,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" already exists
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_gbe0_rxvldctr_in_we to top
[2020-10-22 21:26:10,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in_we" is new
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 21:26:10,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" already exists
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_gbe0_txctr_in_we to top
[2020-10-22 21:26:10,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in_we" is new
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 21:26:10,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" already exists
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_gbe0_txfullctr_in_we to top
[2020-10-22 21:26:10,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in_we" is new
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 21:26:10,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" already exists
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_gbe0_txofctr_in_we to top
[2020-10-22 21:26:10,486][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in_we" is new
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 21:26:10,486][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" already exists
[2020-10-22 21:26:10,486][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we to top
[2020-10-22 21:26:10,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 21:26:10,487][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" already exists
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_gbe0_txs_ss_status_in_we to top
[2020-10-22 21:26:10,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in_we" is new
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 21:26:10,487][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" already exists
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_gbe0_txvldctr_in_we to top
[2020-10-22 21:26:10,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in_we" is new
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 21:26:10,487][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" already exists
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_gbe0_linkup_in_we to top
[2020-10-22 21:26:10,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in_we" is new
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 21:26:10,487][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" already exists
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_gbe0_tx_cnt_in_we to top
[2020-10-22 21:26:10,487][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in_we" is new
[2020-10-22 21:26:10,487][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 21:26:10,487][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" already exists
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_pkt_sim_enable_out_we to top
[2020-10-22 21:26:10,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out_we" is new
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 21:26:10,488][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" already exists
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_pkt_sim_payload_len_out_we to top
[2020-10-22 21:26:10,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out_we" is new
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 21:26:10,488][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" already exists
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_pkt_sim_period_out_we to top
[2020-10-22 21:26:10,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out_we" is new
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_rst_out to top
[2020-10-22 21:26:10,488][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" already exists
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_rst_out_we to top
[2020-10-22 21:26:10,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out_we" is new
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 21:26:10,488][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" already exists
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we to top
[2020-10-22 21:26:10,488][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-22 21:26:10,488][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 21:26:10,489][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" already exists
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_snapshot_ss_status_in_we to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in_we" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_sys_board_id_in to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_sys_board_id_in_we to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in_we" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_sys_rev_in to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_sys_rev_in_we to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in_we" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_sys_rev_rcs_in to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_sys_rev_rcs_in_we to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in_we" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_sys_scratchpad_out to top
[2020-10-22 21:26:10,489][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out" is new
[2020-10-22 21:26:10,489][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_sys_scratchpad_out_we to top
[2020-10-22 21:26:10,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out_we" is new
[2020-10-22 21:26:10,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 21:26:10,490][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" already exists
[2020-10-22 21:26:10,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_sys_clkcounter_in_we to top
[2020-10-22 21:26:10,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in_we" is new
[2020-10-22 21:26:10,490][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_inst
[2020-10-22 21:26:10,490][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-22 21:26:10,490][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-22 21:26:10,490][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,490][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-22 21:26:10,490][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-22 21:26:10,490][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,490][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-22 21:26:10,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-22 21:26:10,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-22 21:26:10,490][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-22 21:26:10,490][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-22 21:26:10,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-22 21:26:10,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-22 21:26:10,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-22 21:26:10,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-22 21:26:10,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-22 21:26:10,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-22 21:26:10,491][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-22 21:26:10,491][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-22 21:26:10,491][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-22 21:26:10,491][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-22 21:26:10,491][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,491][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-22 21:26:10,491][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-22 21:26:10,491][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,491][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-22 21:26:10,491][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-22 21:26:10,491][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,491][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-22 21:26:10,491][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-22 21:26:10,492][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,492][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-22 21:26:10,492][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out2 to top
[2020-10-22 21:26:10,492][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-22 21:26:10,492][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-22 21:26:10,492][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-22 21:26:10,492][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-22 21:26:10,492][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-22 21:26:10,492][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" is new
[2020-10-22 21:26:10,492][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-22 21:26:10,493][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-22 21:26:10,493][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-22 21:26:10,493][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-22 21:26:10,493][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-22 21:26:10,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-22 21:26:10,494][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-22 21:26:10,494][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-22 21:26:10,494][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-22 21:26:10,494][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-22 21:26:10,495][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-22 21:26:10,495][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-22 21:26:10,495][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-22 21:26:10,495][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-22 21:26:10,495][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-22 21:26:10,495][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-22 21:26:10,495][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-22 21:26:10,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-22 21:26:10,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-22 21:26:10,495][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-22 21:26:10,495][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-22 21:26:10,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-22 21:26:10,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-22 21:26:10,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-22 21:26:10,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-22 21:26:10,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-22 21:26:10,496][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_gbe0_rst to top
[2020-10-22 21:26:10,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_gbe0_tx_valid to top
[2020-10-22 21:26:10,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_gbe0_tx_afull to top
[2020-10-22 21:26:10,496][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 21:26:10,496][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_gbe0_tx_overflow to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_gbe0_tx_end_of_frame to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_gbe0_tx_data to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_gbe0_tx_dest_ip to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_gbe0_tx_dest_port to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_gbe0_rx_valid to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_gbe0_rx_end_of_frame to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_gbe0_rx_data to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_gbe0_rx_source_ip to top
[2020-10-22 21:26:10,497][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 21:26:10,497][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_gbe0_rx_source_port to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_gbe0_rx_bad_frame to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_gbe0_rx_overrun to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_gbe0_rx_overrun_ack to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_gbe0_rx_ack to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_gbe0_led_up to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_gbe0_led_rx to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_gbe0_led_tx to top
[2020-10-22 21:26:10,498][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 21:26:10,498][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-22 21:26:10,499][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 21:26:10,499][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" is new
[2020-10-22 21:26:10,499][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_gbe0wb_err to top
[2020-10-22 21:26:10,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_err" is new
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 21:26:10,500][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" is new
[2020-10-22 21:26:10,500][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_wb2axi4lite
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 21:26:10,500][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" already exists
[2020-10-22 21:26:10,500][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 21:26:10,501][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" already exists
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 21:26:10,501][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" already exists
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-22 21:26:10,501][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-22 21:26:10,501][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-22 21:26:10,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-22 21:26:10,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-22 21:26:10,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-22 21:26:10,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-22 21:26:10,501][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-22 21:26:10,501][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-22 21:26:10,502][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-22 21:26:10,502][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-22 21:26:10,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-22 21:26:10,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-22 21:26:10,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-22 21:26:10,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-22 21:26:10,503][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-22 21:26:10,503][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-22 21:26:10,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-22 21:26:10,503][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-22 21:26:10,503][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-22 21:26:10,503][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-22 21:26:10,504][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-22 21:26:10,504][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-22 21:26:10,505][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-22 21:26:10,505][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-22 21:26:10,506][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-22 21:26:10,506][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-22 21:26:10,507][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-22 21:26:10,507][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-22 21:26:10,508][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-22 21:26:10,508][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-22 21:26:10,508][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-22 21:26:10,508][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-22 21:26:10,508][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-22 21:26:10,508][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-22 21:26:10,508][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-22 21:26:10,508][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-22 21:26:10,508][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-22 21:26:10,508][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-22 21:26:10,508][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-22 21:26:10,508][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,508][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-22 21:26:10,508][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-22 21:26:10,508][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-22 21:26:10,508][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-22 21:26:10,508][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-22 21:26:10,509][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-22 21:26:10,509][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-22 21:26:10,509][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-22 21:26:10,509][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-22 21:26:10,509][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-22 21:26:10,509][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-22 21:26:10,509][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-22 21:26:10,509][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-22 21:26:10,509][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-22 21:26:10,509][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-22 21:26:10,509][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-22 21:26:10,509][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 21:26:10,509][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 21:26:10,509][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-22 21:26:10,509][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-22 21:26:10,509][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-22 21:26:10,509][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-22 21:26:10,510][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-22 21:26:10,510][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-22 21:26:10,510][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-22 21:26:10,510][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-22 21:26:10,510][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 11 n_ports: 10
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led1_gbe0_up_gateway
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_user_data_out
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_user_data_out
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_user_data_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_user_data_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_user_data_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_user_data_in
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out
[2020-10-22 21:26:10,510][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_user_data_in
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_user_data_out
[2020-10-22 21:26:10,511][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_user_data_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_user_data_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_user_data_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in_we
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_addr
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out
[2020-10-22 21:26:10,512][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_addr
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_in
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_out
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_we
[2020-10-22 21:26:10,513][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in_we
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in_we
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out_we
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_addr
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_in
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_out
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_we
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in_we
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-22 21:26:10,514][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock_0
[2020-10-22 21:26:10,515][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_rx
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_tx
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_up
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rst
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_ack
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_bad_frame
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_data
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_end_of_frame
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun_ack
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_ip
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_port
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_valid
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_afull
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_data
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_ip
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_port
[2020-10-22 21:26:10,516][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_end_of_frame
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_overflow
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_valid
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_cyc
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_stb
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_we
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_ack
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_adr
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_i
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_o
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_err
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_rst
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_sel
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-22 21:26:10,517][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-22 21:26:10,518][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-22 21:26:10,519][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-22 21:26:10,520][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-22 21:26:10,521][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-22 21:26:10,521][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,521][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-22 21:26:10,521][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-22 21:26:10,521][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,521][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 21:26:10,522][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,522][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,522][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,522][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-22 21:26:10,522][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-22 21:26:10,522][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,522][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 21:26:10,522][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,522][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,522][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,522][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-22 21:26:10,522][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-22 21:26:10,522][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,522][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:26:10,522][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,522][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,523][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,523][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-22 21:26:10,523][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-22 21:26:10,523][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,523][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:26:10,523][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,523][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,523][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,523][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-22 21:26:10,523][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-22 21:26:10,523][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,523][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:26:10,523][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,523][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,523][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,523][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-22 21:26:10,524][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-22 21:26:10,524][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,524][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:26:10,524][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,524][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,524][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 21:26:10,524][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-22 21:26:10,524][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-22 21:26:10,524][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-22 21:26:10,524][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-22 21:26:10,524][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 21:26:10,524][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 21:26:10,524][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-22 21:26:10,524][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 21:26:10,524][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,524][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 21:26:10,524][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 21:26:10,525][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 21:26:10,525][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 21:26:10,525][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,525][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,525][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:26:10,525][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:26:10,525][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 21:26:10,525][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:26:10,525][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:26:10,525][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:26:10,525][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 21:26:10,525][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:26:10,525][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 21:26:10,525][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:26:10,525][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 21:26:10,525][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,525][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 21:26:10,525][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 21:26:10,525][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 21:26:10,525][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-22 21:26:10,525][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,525][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,525][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:26:10,526][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:26:10,526][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 21:26:10,526][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:26:10,526][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:26:10,526][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:26:10,526][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 21:26:10,526][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:26:10,526][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 21:26:10,526][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:26:10,526][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 21:26:10,526][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:26:10,526][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-22 21:26:10,526][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-22 21:26:10,526][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:26:10,526][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 21:26:10,526][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:26:10,526][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:26:10,526][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 21:26:10,526][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-22 21:26:10,526][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-22 21:26:10,526][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-22 21:26:10,526][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-22 21:26:10,526][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 21:26:10,527][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 21:26:10,527][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-22 21:26:10,527][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 21:26:10,527][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 21:26:10,527][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 21:26:10,527][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 21:26:10,527][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 21:26:10,527][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 21:26:10,527][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 21:26:10,527][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 21:26:10,527][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 21:26:10,527][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-22 21:26:10,527][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-22 21:26:10,527][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-22 21:26:10,527][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-22 21:26:10,527][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-22 21:26:10,527][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-22 21:26:10,527][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-22 21:26:10,527][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-22 21:26:10,527][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-22 21:26:10,527][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-22 21:26:10,527][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-22 21:26:10,527][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-22 21:26:10,528][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-22 21:26:10,528][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-22 21:26:10,528][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-22 21:26:10,528][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-22 21:26:10,528][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-22 21:26:10,528][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-22 21:26:10,528][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-22 21:26:10,528][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led0_gbe0_pulse_tx_ext on led 
[2020-10-22 21:26:10,528][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led0_gbe0_pulse_tx_ext AR13
[2020-10-22 21:26:10,528][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-22 21:26:10,528][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led1_gbe0_up_ext on led 
[2020-10-22 21:26:10,528][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led1_gbe0_up_ext AP13
[2020-10-22 21:26:10,528][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led1_gbe0_up_ext LVCMOS18
[2020-10-22 21:26:10,528][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-22 21:26:10,528][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-22 21:26:10,528][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-22 21:26:10,528][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-22 21:26:10,529][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-22 21:26:10,530][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-22 21:26:10,530][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 21:26:10,530][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 21:26:10,530][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-22 21:26:10,530][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-22 21:26:10,530][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-22 21:26:10,530][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 21:26:10,531][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-22 21:26:10,532][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-22 21:26:10,532][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 21:26:10,588][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-22 21:26:10,589][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-22 21:26:10,589][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-22 21:26:10,613][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-22 21:26:10,613][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-22 21:26:10,613][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-22 21:26:10,655][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 21:26:10,655][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 21:26:10,655][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 21:26:10,655][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 21:26:10,656][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 21:26:10,656][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 21:26:10,657][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 21:26:10,657][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 21:26:10,658][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 21:26:10,658][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 21:26:10,659][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 21:26:10,659][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 21:26:10,659][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc6860>
[2020-10-22 21:26:10,659][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-22 21:26:10,659][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,660][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-22 21:26:10,660][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,660][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc6898>
[2020-10-22 21:26:10,660][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-22 21:26:10,660][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,660][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-22 21:26:10,660][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,660][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc68d0>
[2020-10-22 21:26:10,660][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-22 21:26:10,660][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,660][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-22 21:26:10,660][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,660][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc6908>
[2020-10-22 21:26:10,660][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-22 21:26:10,660][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,660][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-22 21:26:10,660][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,660][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc6940>
[2020-10-22 21:26:10,661][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-22 21:26:10,661][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,661][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-22 21:26:10,661][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,661][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc6978>
[2020-10-22 21:26:10,661][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-22 21:26:10,661][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,661][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-22 21:26:10,661][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,661][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc69b0>
[2020-10-22 21:26:10,661][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led0_gbe0_pulse_tx_ext -> led
[2020-10-22 21:26:10,661][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,661][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-22 21:26:10,661][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,661][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 21:26:10,661][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc69e8>
[2020-10-22 21:26:10,661][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led1_gbe0_up_ext -> led
[2020-10-22 21:26:10,661][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,662][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-22 21:26:10,662][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,662][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 21:26:10,662][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f93b3fc6a20>
[2020-10-22 21:26:10,662][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-22 21:26:10,662][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:26:10,662][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-22 21:26:10,662][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:26:10,662][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-22 21:26:10,662][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f93b3fc6630>
[2020-10-22 21:26:10,662][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 21:26:10,662][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f93b3fc6668>
[2020-10-22 21:26:10,662][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 21:26:10,662][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f93b3fc66a0>
[2020-10-22 21:26:10,662][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 21:26:10,662][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f93b3fc66d8>
[2020-10-22 21:26:10,662][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 21:26:10,662][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f93b3fc6780>
[2020-10-22 21:26:10,662][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f93b3fc67b8>
[2020-10-22 21:26:10,663][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f93b3fc67f0>
[2020-10-22 21:26:10,663][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f93b3fc6828>
[2020-10-22 21:26:10,663][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f93b3fc6710>
[2020-10-22 21:26:10,663][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f93b3fc6748>
[2020-10-22 21:26:10,663][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f93b3fc6a58>
[2020-10-22 21:26:10,663][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f93b3fc6a90>
[2020-10-22 21:26:10,663][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 21:26:10,663][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f93b3fc6ac8>
[2020-10-22 21:26:10,664][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 21:26:10,664][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_100_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_100_p]

[2020-10-22 21:26:10,664][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 21:26:10,664][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-22 21:26:10,664][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-22 21:26:10,664][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:26:10,665][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:26:10,666][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-22 21:26:10,666][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:26:10,666][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 21:26:10,667][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 21:26:10,667][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 21:26:10,667][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 21:26:10,667][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/
[2020-10-22 21:26:10,667][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:50:48,980][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/core_info.tab
[2020-10-22 21:50:48,980][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/design_info.tab
[2020-10-22 21:50:48,980][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/git_info.tab
[2020-10-22 21:55:38,078][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-22 21:55:38,079][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 21:55:38,164][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-22 21:55:38,188][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 21:55:38,189][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-22 21:55:38,189][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-22 21:55:38,189][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-22 21:55:38,190][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-22 21:55:38,190][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-22 21:55:38,190][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source']
[2020-10-22 21:55:38,190][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 21:55:38,191][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output
[2020-10-22 21:55:38,191][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-22 21:55:38,191][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-22 21:55:38,192][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,192][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-22 21:55:38,193][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-22 21:55:38,193][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-22 21:55:38,194][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:55:38,194][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:55:38,194][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:55:38,194][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:55:38,194][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,195][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-22 21:55:38,195][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:55:38,195][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:55:38,195][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:55:38,195][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:55:38,195][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:55:38,196][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:55:38,196][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:55:38,196][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:55:38,196][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:55:38,196][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:55:38,197][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:55:38,197][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:55:38,197][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,197][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,198][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,198][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,198][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,198][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,198][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,198][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,198][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,198][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:55:38,198][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:55:38,199][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:55:38,199][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:55:38,199][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:55:38,200][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-22 21:55:38,201][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-22 21:55:38,202][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-22 21:55:38,203][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-22 21:55:38,203][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-22 21:55:38,203][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 21:55:38,204][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,204][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,204][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-22 21:55:38,204][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:55:38,204][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:55:38,204][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:55:38,204][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:55:38,204][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,205][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-22 21:55:38,205][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:55:38,205][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-22 21:55:38,205][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:55:38,205][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:55:38,205][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:55:38,205][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:55:38,206][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:55:38,206][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:55:38,206][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:55:38,206][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:55:38,206][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:55:38,206][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-22 21:55:38,207][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,207][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,207][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,207][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,208][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,208][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 21:55:38,208][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:55:38,208][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,208][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-22 21:55:38,208][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,208][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,209][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,209][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 21:55:38,209][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,209][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:55:38,209][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,209][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,209][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:55:38,209][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,209][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 21:55:38,209][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,209][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,209][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,209][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,209][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,210][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,210][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,210][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,210][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,210][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,210][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 21:55:38,210][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,210][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 21:55:38,210][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,210][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 21:55:38,210][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,211][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,211][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,211][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,211][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 21:55:38,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 21:55:38,211][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,211][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 21:55:38,211][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,212][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-22 21:55:38,212][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,212][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-22 21:55:38,212][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,213][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,213][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,213][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,213][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,213][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 21:55:38,213][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,213][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 21:55:38,213][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,213][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-22 21:55:38,213][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,213][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 21:55:38,213][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,213][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 21:55:38,213][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,213][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 21:55:38,213][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,213][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-22 21:55:38,213][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,213][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 21:55:38,213][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,213][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-22 21:55:38,213][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:55:38,213][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:55:38,213][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:55:38,214][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:55:38,214][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,214][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 21:55:38,214][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 21:55:38,214][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 21:55:38,215][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-22 21:55:38,216][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-22 21:55:38,217][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-22 21:55:38,217][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-22 21:55:38,217][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,218][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,218][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-22 21:55:38,218][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:55:38,218][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:55:38,218][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:55:38,218][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:55:38,218][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,219][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-22 21:55:38,219][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:55:38,219][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:55:38,219][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:55:38,219][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:55:38,219][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:55:38,219][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:55:38,220][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:55:38,220][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:55:38,220][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:55:38,220][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:55:38,220][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:55:38,220][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:55:38,220][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,220][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,221][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,221][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,221][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,221][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,221][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,221][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:55:38,221][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:55:38,221][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:55:38,222][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:55:38,222][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:55:38,222][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-22 21:55:38,223][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-22 21:55:38,223][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-22 21:55:38,223][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-22 21:55:38,224][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-22 21:55:38,224][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 21:55:38,224][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,224][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,224][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-22 21:55:38,225][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:55:38,225][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:55:38,225][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:55:38,225][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:55:38,225][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,225][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-22 21:55:38,225][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:55:38,225][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:55:38,226][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:55:38,226][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:55:38,226][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:55:38,226][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:55:38,226][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:55:38,226][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:55:38,226][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:55:38,226][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:55:38,226][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:55:38,226][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:55:38,227][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,227][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,227][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,227][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,227][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,227][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,227][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,227][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:55:38,227][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:55:38,227][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:55:38,227][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:55:38,228][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:55:38,228][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-22 21:55:38,228][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-22 21:55:38,229][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-22 21:55:38,229][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-22 21:55:38,230][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-22 21:55:38,230][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-22 21:55:38,230][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,230][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,230][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-22 21:55:38,231][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:55:38,231][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:55:38,231][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:55:38,231][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:55:38,231][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,231][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-22 21:55:38,231][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:55:38,231][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-22 21:55:38,231][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:55:38,231][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:55:38,232][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:55:38,232][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:55:38,232][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:55:38,232][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:55:38,232][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:55:38,232][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:55:38,232][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:55:38,232][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-22 21:55:38,232][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,232][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,233][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,233][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,233][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,233][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,233][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,233][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-22 21:55:38,233][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:55:38,233][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:55:38,233][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:55:38,234][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:55:38,234][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-22 21:55:38,234][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-22 21:55:38,235][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-22 21:55:38,235][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-22 21:55:38,235][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,235][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,235][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-22 21:55:38,236][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-22 21:55:38,236][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-22 21:55:38,236][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-22 21:55:38,236][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-22 21:55:38,236][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,236][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-22 21:55:38,237][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-22 21:55:38,237][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 24
[2020-10-22 21:55:38,237][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-22 21:55:38,237][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-22 21:55:38,238][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-22 21:55:38,238][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-22 21:55:38,238][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-22 21:55:38,238][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-22 21:55:38,238][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-22 21:55:38,239][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-22 21:55:38,239][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-22 21:55:38,239][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 23
[2020-10-22 21:55:38,240][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,241][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,245][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,245][slave.py:108][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 21:55:38,245][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 21:55:38,245][slave.py:110][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 21:55:38,245][slave.py:111][dec_route_add][DEBUG][MainThread]: 23
[2020-10-22 21:55:38,246][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,248][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:55:38,248][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,248][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 21:55:38,248][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,248][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,248][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-22 21:55:38,248][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,248][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:55:38,248][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,248][slave.py:108][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 21:55:38,248][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,248][slave.py:110][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:55:38,248][slave.py:111][dec_route_add][DEBUG][MainThread]: 7
[2020-10-22 21:55:38,249][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,251][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:55:38,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:55:38,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:55:38,251][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,251][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,251][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,251][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,251][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,251][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:55:38,251][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,251][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,251][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,251][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,251][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,251][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:55:38,252][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,252][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,252][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,252][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,252][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,252][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,252][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:55:38,252][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,252][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:55:38,252][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,252][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,252][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-22 21:55:38,253][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,254][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 21:55:38,255][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,255][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,255][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,255][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,255][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,255][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 21:55:38,255][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,255][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,255][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,255][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,255][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,255][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 21:55:38,256][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,256][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,256][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 21:55:38,256][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,256][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,256][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 21:55:38,256][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,256][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,256][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,256][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 21:55:38,256][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,256][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,256][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,256][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,256][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,256][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 21:55:38,256][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,256][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,257][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,257][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,257][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,257][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,257][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 21:55:38,258][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,259][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:55:38,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 21:55:38,260][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,260][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 21:55:38,260][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,260][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,260][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,260][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 21:55:38,261][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,261][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 21:55:38,261][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,261][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 21:55:38,261][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,261][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 21:55:38,261][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,261][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,261][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,261][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,261][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 21:55:38,261][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,262][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,262][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,262][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,262][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 21:55:38,262][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,262][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,262][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,262][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,262][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 21:55:38,262][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,262][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,262][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,262][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,262][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 21:55:38,262][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,262][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 21:55:38,264][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,265][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,265][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-22 21:55:38,265][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,265][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,265][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0
[2020-10-22 21:55:38,265][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-22 21:55:38,265][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1
[2020-10-22 21:55:38,265][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,265][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0
[2020-10-22 21:55:38,265][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-22 21:55:38,265][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1
[2020-10-22 21:55:38,265][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,265][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,266][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0
[2020-10-22 21:55:38,266][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v0_2v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v0_3v1_2v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v1_4v1_3v0_2v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v0_2v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v0_3v1_2v1
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v0
[2020-10-22 21:55:38,267][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,267][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v0_2v1
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v0
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v0_4v1_3v1_2v1
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v0
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v0_2v1
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v0
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v0_3v1_2v1
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v0
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v0_2v1
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v0
[2020-10-22 21:55:38,268][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-22 21:55:38,268][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_6v0_5v1_4v1_3v1_2v1
[2020-10-22 21:55:38,269][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_6v0': [], '-1v0_6v1': [], '-1v0_6v0_5v0': [], '-1v0_6v0_5v1': [], '-1v0_6v1_4v0': [], '-1v0_6v1_4v1': [], '-1v0_6v0_5v0_4v0': [], '-1v0_6v0_5v0_4v1': [], '-1v0_6v0_5v1_4v0': [], '-1v0_6v0_5v1_4v1': [], '-1v0_6v1_4v0_3v0': [], '-1v0_6v1_4v0_3v1': [], '-1v0_6v1_4v1_3v0': [], '-1v0_6v1_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0': [], '-1v0_6v0_5v0_4v0_3v1': [], '-1v0_6v0_5v0_4v1_3v0': [], '-1v0_6v0_5v0_4v1_3v1': [], '-1v0_6v0_5v1_4v0_3v0': [], '-1v0_6v0_5v1_4v0_3v1': [], '-1v0_6v0_5v1_4v1_3v0': [], '-1v0_6v0_5v1_4v1_3v1': [], '-1v0_6v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,270][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-22 21:55:38,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-22 21:55:38,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,270][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,270][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-22 21:55:38,270][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,270][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-22 21:55:38,271][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,271][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,271][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,271][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,272][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x7c
[2020-10-22 21:55:38,272][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,272][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-22 21:55:38,272][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:55:38,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-22 21:55:38,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x5c
[2020-10-22 21:55:38,273][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,273][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-22 21:55:38,273][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,273][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x58
[2020-10-22 21:55:38,273][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-22 21:55:38,273][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-22 21:55:38,273][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-22 21:55:38,273][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-22 21:55:38,273][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-22 21:55:38,274][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-22 21:55:38,275][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-22 21:55:38,275][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-22 21:55:38,275][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-22 21:55:38,276][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-22 21:55:38,279][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-22 21:55:38,279][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-22 21:55:38,279][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-22 21:55:38,279][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,279][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,280][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-22 21:55:38,280][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,280][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-22 21:55:38,280][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-22 21:55:38,280][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output
[2020-10-22 21:55:38,282][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 21:55:38,282][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-22 21:55:38,282][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-22 21:55:38,282][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-22 21:55:38,282][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-22 21:55:38,282][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:55:38,283][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-22 21:55:38,284][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:55:38,284][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-22 21:55:38,284][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-22 21:55:38,284][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 6
[2020-10-22 21:55:38,285][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-22 21:55:38,285][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-22 21:55:38,285][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:55:38,285][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,286][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,286][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 21:55:38,286][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,286][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,286][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 6
[2020-10-22 21:55:38,286][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,287][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,287][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:55:38,287][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,287][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:55:38,287][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 21:55:38,287][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,287][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,287][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,287][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,287][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,287][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:55:38,287][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 21:55:38,287][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,287][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,287][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,287][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,287][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-22 21:55:38,288][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,288][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,288][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:55:38,288][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,288][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:55:38,288][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 21:55:38,288][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:55:38,288][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 21:55:38,288][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,288][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 21:55:38,288][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,288][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 21:55:38,288][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,288][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 21:55:38,288][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,288][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,288][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,289][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,289][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,289][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,289][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 21:55:38,289][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_18v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-22 21:55:38,289][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,289][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,289][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-22 21:55:38,289][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-22 21:55:38,289][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,290][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v0
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v0_17v1
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v0
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v0_16v1
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v0
[2020-10-22 21:55:38,290][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  7
[2020-10-22 21:55:38,290][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_18v1_17v1_7v1
[2020-10-22 21:55:38,291][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_18v0': [], '-1v0_18v1': [], '-1v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0': [], '-1v0_18v1_17v1': [], '-1v0_18v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_18v1_17v1_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-22 21:55:38,291][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-22 21:55:38,291][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,291][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-22 21:55:38,291][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,291][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 21:55:38,291][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,291][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-22 21:55:38,291][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,291][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60000
[2020-10-22 21:55:38,291][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,291][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-22 21:55:38,291][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,291][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 21:55:38,291][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,291][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	327680
[2020-10-22 21:55:38,291][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,291][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x70000
[2020-10-22 21:55:38,291][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,291][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-22 21:55:38,292][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,292][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 21:55:38,292][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-22 21:55:38,292][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393344
[2020-10-22 21:55:38,292][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-22 21:55:38,292][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0x60080
[2020-10-22 21:55:38,292][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-22 21:55:38,292][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-22 21:55:38,293][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-22 21:55:38,293][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-22 21:55:38,295][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 21:55:38,296][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-22 21:55:38,296][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,297][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-22 21:55:38,298][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,298][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,298][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-22 21:55:38,298][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 21:55:38,299][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 21:55:38,299][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-22 21:55:38,299][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,299][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,299][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-22 21:55:38,299][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-22 21:55:38,299][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:55:38,299][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:55:38,299][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:55:38,299][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,299][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0040000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,299][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-22 21:55:38,299][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-22 21:55:38,299][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:55:38,299][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:55:38,299][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:55:38,299][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,299][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA0050000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,299][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-22 21:55:38,299][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-22 21:55:38,299][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:55:38,299][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:55:38,299][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:55:38,299][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,299][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA0060000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,299][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-22 21:55:38,299][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-22 21:55:38,299][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:55:38,300][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:55:38,300][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:55:38,300][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,300][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA0060004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,300][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-22 21:55:38,300][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-22 21:55:38,300][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:55:38,300][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:55:38,300][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:55:38,300][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,300][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA0060008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,300][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-22 21:55:38,300][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-22 21:55:38,300][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,300][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA006000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,300][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:55:38,300][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,301][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA0060010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,301][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-22 21:55:38,301][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-22 21:55:38,301][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,301][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,301][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,301][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,301][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA0060014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,301][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,301][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,301][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:55:38,301][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:55:38,301][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:55:38,301][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,301][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA0060018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,301][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-22 21:55:38,301][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-22 21:55:38,301][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:55:38,301][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:55:38,301][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:55:38,301][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,301][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA006001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,301][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-22 21:55:38,301][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-22 21:55:38,301][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:55:38,301][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:55:38,301][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:55:38,301][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,301][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA0060020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,302][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-22 21:55:38,302][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-22 21:55:38,302][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:55:38,302][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:55:38,302][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:55:38,302][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,302][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA0060024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,302][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-22 21:55:38,302][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-22 21:55:38,302][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:55:38,302][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:55:38,302][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:55:38,302][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,302][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA0060028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,302][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-22 21:55:38,302][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-22 21:55:38,302][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,302][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,302][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,302][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,302][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA006002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,302][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,302][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,302][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:55:38,302][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:55:38,302][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:55:38,302][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,302][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA0060030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,302][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-22 21:55:38,303][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-22 21:55:38,303][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:55:38,303][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:55:38,303][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:55:38,303][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,303][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA0060034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,303][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-22 21:55:38,303][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-22 21:55:38,303][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:55:38,303][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:55:38,303][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:55:38,303][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,303][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA0060038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,303][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-22 21:55:38,303][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-22 21:55:38,303][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:55:38,303][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:55:38,303][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:55:38,303][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,303][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA006003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,303][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-22 21:55:38,303][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-22 21:55:38,303][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:55:38,303][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:55:38,303][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:55:38,303][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,303][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA0060040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,303][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-22 21:55:38,303][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-22 21:55:38,303][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:55:38,304][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:55:38,304][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:55:38,304][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,304][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA0060044', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,304][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-22 21:55:38,304][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-22 21:55:38,304][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:55:38,304][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:55:38,304][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:55:38,304][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,304][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA0060048', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,304][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-22 21:55:38,304][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-22 21:55:38,304][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 21:55:38,304][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 21:55:38,304][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-22 21:55:38,304][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,304][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA006004C', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,304][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-22 21:55:38,304][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-22 21:55:38,304][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,304][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,304][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,304][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,304][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA0060050', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,304][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,304][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,304][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:55:38,304][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:55:38,304][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:55:38,305][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,305][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA0060054', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,305][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-22 21:55:38,305][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-22 21:55:38,305][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:55:38,305][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:55:38,305][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:55:38,305][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,305][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA0060058', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,305][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-22 21:55:38,305][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-22 21:55:38,305][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:55:38,305][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:55:38,305][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:55:38,305][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,305][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA0060080', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-22 21:55:38,305][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-22 21:55:38,305][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-22 21:55:38,305][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:55:38,305][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:55:38,305][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:55:38,305][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,305][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA0060084', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-22 21:55:38,305][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-22 21:55:38,305][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-22 21:55:38,305][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:55:38,305][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:55:38,305][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:55:38,305][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,305][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA006008C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-22 21:55:38,306][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-22 21:55:38,306][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-22 21:55:38,306][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:55:38,306][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:55:38,306][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:55:38,306][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,306][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA0060090', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-22 21:55:38,306][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-22 21:55:38,306][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-22 21:55:38,306][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-22 21:55:38,306][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA0060094', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-22 21:55:38,306][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,307][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0050000</tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060004</tt></td>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,308][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060008</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006000C</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060010</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060014</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060018</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006001C</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060020</tt></td>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,309][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060024</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060028</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006002C</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060030</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060034</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060038</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006003C</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060040</tt></td>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,310][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060044</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060048</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006004C</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060050</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060054</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060058</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060080</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060084</tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-22 21:55:38,311][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA006008C</tt></td>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060090</tt></td>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060094</tt></td>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-22 21:55:38,312][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-22 21:55:38,313][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-22 21:55:38,313][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-22 21:55:38,313][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-22 21:55:38,313][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-22 21:55:38,314][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-22 21:55:38,314][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-22 21:55:38,314][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe
[2020-10-22 21:55:38,314][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,314][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-22 21:55:38,314][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,314][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 21:55:38,314][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,314][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 21:55:38,314][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,315][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 21:55:38,315][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,316][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 21:55:38,316][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 21:55:38,317][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,317][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,318][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 21:55:38,318][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 21:55:38,319][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,319][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 21:55:38,320][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,320][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 21:55:38,320][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,320][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 21:55:38,320][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,320][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 21:55:38,320][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,320][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 21:55:38,320][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-22 21:55:38,320][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-22 21:55:38,321][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led0_gbe0_pulse_tx
[2020-10-22 21:55:38,321][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway to top
[2020-10-22 21:55:38,321][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led0_gbe0_pulse_tx_gateway" is new
[2020-10-22 21:55:38,321][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 21:55:38,321][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,321][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led0_gbe0_pulse_tx_ext" is new
[2020-10-22 21:55:38,321][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_led1_gbe0_up
[2020-10-22 21:55:38,321][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_led1_gbe0_up_gateway to top
[2020-10-22 21:55:38,321][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_led1_gbe0_up_gateway" is new
[2020-10-22 21:55:38,321][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-22 21:55:38,321][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,322][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_led1_gbe0_up_ext" is new
[2020-10-22 21:55:38,322][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_ip
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 21:55:38,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" is new
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_ip_user_data_out to top
[2020-10-22 21:55:38,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_user_data_out" is new
[2020-10-22 21:55:38,322][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_dest_port
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 21:55:38,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" is new
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_dest_port_user_data_out to top
[2020-10-22 21:55:38,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_user_data_out" is new
[2020-10-22 21:55:38,322][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxbadctr
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_user_data_in to top
[2020-10-22 21:55:38,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_user_data_in" is new
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 21:55:38,322][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" is new
[2020-10-22 21:55:38,322][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxctr
[2020-10-22 21:55:38,322][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxctr_user_data_in to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_user_data_in" is new
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" is new
[2020-10-22 21:55:38,323][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxeofctr
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_user_data_in to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_user_data_in" is new
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" is new
[2020-10-22 21:55:38,323][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxofctr
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxofctr_user_data_in to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_user_data_in" is new
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" is new
[2020-10-22 21:55:38,323][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" is new
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-22 21:55:38,323][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-22 21:55:38,323][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxs_ss_status
[2020-10-22 21:55:38,323][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" is new
[2020-10-22 21:55:38,324][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_rxvldctr
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_user_data_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_user_data_in" is new
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" is new
[2020-10-22 21:55:38,324][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txctr
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txctr_user_data_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_user_data_in" is new
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" is new
[2020-10-22 21:55:38,324][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txfullctr
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txfullctr_user_data_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_user_data_in" is new
[2020-10-22 21:55:38,324][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 21:55:38,324][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" is new
[2020-10-22 21:55:38,324][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txofctr
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txofctr_user_data_in to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_user_data_in" is new
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" is new
[2020-10-22 21:55:38,325][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" is new
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-22 21:55:38,325][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txs_ss_status
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_user_data_in" is new
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" is new
[2020-10-22 21:55:38,325][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_txvldctr
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_txvldctr_user_data_in to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_user_data_in" is new
[2020-10-22 21:55:38,325][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 21:55:38,325][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" is new
[2020-10-22 21:55:38,325][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_linkup
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_linkup_user_data_in to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_user_data_in" is new
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" is new
[2020-10-22 21:55:38,326][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_tx_cnt
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_user_data_in to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_user_data_in" is new
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" is new
[2020-10-22 21:55:38,326][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_enable
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" is new
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_enable_user_data_out to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_user_data_out" is new
[2020-10-22 21:55:38,326][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_payload_len
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" is new
[2020-10-22 21:55:38,326][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_payload_len_user_data_out to top
[2020-10-22 21:55:38,326][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_user_data_out" is new
[2020-10-22 21:55:38,327][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_pkt_sim_period
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" is new
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_pkt_sim_period_user_data_out to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_user_data_out" is new
[2020-10-22 21:55:38,327][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_rst
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_rst_out to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" is new
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_rst_user_data_out to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_user_data_out" is new
[2020-10-22 21:55:38,327][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" is new
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-22 21:55:38,327][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_snapshot_ss_status
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_user_data_in" is new
[2020-10-22 21:55:38,327][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 21:55:38,327][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" is new
[2020-10-22 21:55:38,328][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-22 21:55:38,328][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_sys_clkcounter_we to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_we" is new
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" is new
[2020-10-22 21:55:38,328][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_gbe0_rxs_ss_bram_addr to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_addr" is new
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in to top
[2020-10-22 21:55:38,328][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_in" is new
[2020-10-22 21:55:38,328][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_data_out" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_gbe0_rxs_ss_bram_we to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_bram_we" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_gbe0_txs_ss_bram_addr to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_addr" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_gbe0_txs_ss_bram_data_in to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_in" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_gbe0_txs_ss_bram_data_out to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_data_out" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_gbe0_txs_ss_bram_we to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_bram_we" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_snapshot_ss_bram_addr to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_addr" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_snapshot_ss_bram_data_in to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_in" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_snapshot_ss_bram_data_out to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_data_out" is new
[2020-10-22 21:55:38,329][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_snapshot_ss_bram_we to top
[2020-10-22 21:55:38,329][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_bram_we" is new
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_dest_ip_out to top
[2020-10-22 21:55:38,330][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out" already exists
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_dest_ip_out_we to top
[2020-10-22 21:55:38,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_ip_out_we" is new
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_dest_port_out to top
[2020-10-22 21:55:38,330][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out" already exists
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_dest_port_out_we to top
[2020-10-22 21:55:38,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_dest_port_out_we" is new
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_gbe0_rxbadctr_in to top
[2020-10-22 21:55:38,330][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in" already exists
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_gbe0_rxbadctr_in_we to top
[2020-10-22 21:55:38,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxbadctr_in_we" is new
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_gbe0_rxctr_in to top
[2020-10-22 21:55:38,330][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in" already exists
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_gbe0_rxctr_in_we to top
[2020-10-22 21:55:38,330][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxctr_in_we" is new
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_gbe0_rxeofctr_in to top
[2020-10-22 21:55:38,330][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in" already exists
[2020-10-22 21:55:38,330][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_gbe0_rxeofctr_in_we to top
[2020-10-22 21:55:38,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxeofctr_in_we" is new
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_gbe0_rxofctr_in to top
[2020-10-22 21:55:38,331][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in" already exists
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_gbe0_rxofctr_in_we to top
[2020-10-22 21:55:38,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxofctr_in_we" is new
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out to top
[2020-10-22 21:55:38,331][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-22 21:55:38,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_gbe0_rxs_ss_status_in to top
[2020-10-22 21:55:38,331][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in" already exists
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_gbe0_rxs_ss_status_in_we to top
[2020-10-22 21:55:38,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxs_ss_status_in_we" is new
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_gbe0_rxvldctr_in to top
[2020-10-22 21:55:38,331][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in" already exists
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_gbe0_rxvldctr_in_we to top
[2020-10-22 21:55:38,331][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rxvldctr_in_we" is new
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_gbe0_txctr_in to top
[2020-10-22 21:55:38,331][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in" already exists
[2020-10-22 21:55:38,331][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_gbe0_txctr_in_we to top
[2020-10-22 21:55:38,332][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txctr_in_we" is new
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_gbe0_txfullctr_in to top
[2020-10-22 21:55:38,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in" already exists
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_gbe0_txfullctr_in_we to top
[2020-10-22 21:55:38,332][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txfullctr_in_we" is new
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_gbe0_txofctr_in to top
[2020-10-22 21:55:38,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in" already exists
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_gbe0_txofctr_in_we to top
[2020-10-22 21:55:38,332][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txofctr_in_we" is new
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out to top
[2020-10-22 21:55:38,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out" already exists
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we to top
[2020-10-22 21:55:38,332][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_gbe0_txs_ss_status_in to top
[2020-10-22 21:55:38,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in" already exists
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_gbe0_txs_ss_status_in_we to top
[2020-10-22 21:55:38,332][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txs_ss_status_in_we" is new
[2020-10-22 21:55:38,332][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_gbe0_txvldctr_in to top
[2020-10-22 21:55:38,332][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in" already exists
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_gbe0_txvldctr_in_we to top
[2020-10-22 21:55:38,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_txvldctr_in_we" is new
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_gbe0_linkup_in to top
[2020-10-22 21:55:38,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in" already exists
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_gbe0_linkup_in_we to top
[2020-10-22 21:55:38,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_linkup_in_we" is new
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_gbe0_tx_cnt_in to top
[2020-10-22 21:55:38,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in" already exists
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_gbe0_tx_cnt_in_we to top
[2020-10-22 21:55:38,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_cnt_in_we" is new
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_pkt_sim_enable_out to top
[2020-10-22 21:55:38,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out" already exists
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_pkt_sim_enable_out_we to top
[2020-10-22 21:55:38,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_enable_out_we" is new
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_pkt_sim_payload_len_out to top
[2020-10-22 21:55:38,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out" already exists
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_pkt_sim_payload_len_out_we to top
[2020-10-22 21:55:38,333][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_payload_len_out_we" is new
[2020-10-22 21:55:38,333][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_pkt_sim_period_out to top
[2020-10-22 21:55:38,333][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out" already exists
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_pkt_sim_period_out_we to top
[2020-10-22 21:55:38,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_pkt_sim_period_out_we" is new
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_rst_out to top
[2020-10-22 21:55:38,334][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out" already exists
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_rst_out_we to top
[2020-10-22 21:55:38,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_rst_out_we" is new
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out to top
[2020-10-22 21:55:38,334][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out" already exists
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we to top
[2020-10-22 21:55:38,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_snapshot_ss_status_in to top
[2020-10-22 21:55:38,334][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in" already exists
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_snapshot_ss_status_in_we to top
[2020-10-22 21:55:38,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_snapshot_ss_status_in_we" is new
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_sys_board_id_in to top
[2020-10-22 21:55:38,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in" is new
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_sys_board_id_in_we to top
[2020-10-22 21:55:38,334][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_board_id_in_we" is new
[2020-10-22 21:55:38,334][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_sys_rev_in to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in" is new
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_sys_rev_in_we to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_in_we" is new
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_sys_rev_rcs_in to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in" is new
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_sys_rev_rcs_in_we to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_rev_rcs_in_we" is new
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_sys_scratchpad_out to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out" is new
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_sys_scratchpad_out_we to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_scratchpad_out_we" is new
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_sys_clkcounter_in to top
[2020-10-22 21:55:38,335][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in" already exists
[2020-10-22 21:55:38,335][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_sys_clkcounter_in_we to top
[2020-10-22 21:55:38,335][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_sys_clkcounter_in_we" is new
[2020-10-22 21:55:38,335][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_inst
[2020-10-22 21:55:38,335][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-22 21:55:38,335][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-22 21:55:38,336][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,336][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-22 21:55:38,336][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-22 21:55:38,336][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,336][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-22 21:55:38,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-22 21:55:38,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-22 21:55:38,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-22 21:55:38,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-22 21:55:38,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-22 21:55:38,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-22 21:55:38,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-22 21:55:38,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-22 21:55:38,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-22 21:55:38,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-22 21:55:38,336][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-22 21:55:38,336][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-22 21:55:38,336][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-22 21:55:38,336][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-22 21:55:38,337][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,337][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-22 21:55:38,337][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-22 21:55:38,337][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,337][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-22 21:55:38,337][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-22 21:55:38,337][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,337][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-22 21:55:38,337][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-22 21:55:38,337][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,337][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-22 21:55:38,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-22 21:55:38,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-22 21:55:38,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out2 to top
[2020-10-22 21:55:38,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-22 21:55:38,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-22 21:55:38,337][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-22 21:55:38,337][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-22 21:55:38,337][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-22 21:55:38,338][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-22 21:55:38,338][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-22 21:55:38,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-22 21:55:38,339][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-22 21:55:38,339][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-22 21:55:38,339][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-22 21:55:38,339][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-22 21:55:38,339][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-22 21:55:38,339][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-22 21:55:38,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-22 21:55:38,339][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-22 21:55:38,339][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-22 21:55:38,339][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-22 21:55:38,340][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-22 21:55:38,340][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0
[2020-10-22 21:55:38,340][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-22 21:55:38,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-22 21:55:38,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-22 21:55:38,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-22 21:55:38,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-22 21:55:38,341][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-22 21:55:38,341][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-22 21:55:38,341][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-22 21:55:38,341][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-22 21:55:38,341][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_gbe0_rst to top
[2020-10-22 21:55:38,341][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rst" is new
[2020-10-22 21:55:38,341][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_gbe0_tx_valid to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_valid" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_gbe0_tx_afull to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_afull" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_gbe0_tx_overflow to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_overflow" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_gbe0_tx_end_of_frame to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_end_of_frame" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_gbe0_tx_data to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_data" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_gbe0_tx_dest_ip to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_ip" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_gbe0_tx_dest_port to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_tx_dest_port" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_gbe0_rx_valid to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_valid" is new
[2020-10-22 21:55:38,342][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_gbe0_rx_end_of_frame to top
[2020-10-22 21:55:38,342][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_end_of_frame" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_gbe0_rx_data to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_data" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_gbe0_rx_source_ip to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_ip" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_gbe0_rx_source_port to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_source_port" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_gbe0_rx_bad_frame to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_bad_frame" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_gbe0_rx_overrun to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_gbe0_rx_overrun_ack to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_overrun_ack" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_gbe0_rx_ack to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_rx_ack" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_gbe0_led_up to top
[2020-10-22 21:55:38,343][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_up" is new
[2020-10-22 21:55:38,343][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_gbe0_led_rx to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_rx" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_gbe0_led_tx to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_led_tx" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-22 21:55:38,344][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 21:55:38,344][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" is new
[2020-10-22 21:55:38,344][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 21:55:38,345][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" is new
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 21:55:38,345][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" is new
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_gbe0wb_err to top
[2020-10-22 21:55:38,345][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_err" is new
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 21:55:38,345][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" is new
[2020-10-22 21:55:38,345][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_gbe0_wb2axi4lite
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_gbe0wb_rst to top
[2020-10-22 21:55:38,345][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_rst" already exists
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_gbe0wb_dat_i to top
[2020-10-22 21:55:38,345][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_i" already exists
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_gbe0wb_dat_o to top
[2020-10-22 21:55:38,345][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_dat_o" already exists
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_gbe0wb_ack to top
[2020-10-22 21:55:38,345][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_ack" already exists
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_gbe0wb_adr to top
[2020-10-22 21:55:38,345][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_adr" already exists
[2020-10-22 21:55:38,345][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_gbe0_wb_cyc to top
[2020-10-22 21:55:38,346][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_cyc" already exists
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_gbe0wb_sel to top
[2020-10-22 21:55:38,346][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0wb_sel" already exists
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_gbe0_wb_stb to top
[2020-10-22 21:55:38,346][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_stb" already exists
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_gbe0_wb_we to top
[2020-10-22 21:55:38,346][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_gbe0_wb_we" already exists
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-22 21:55:38,346][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-22 21:55:38,346][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-22 21:55:38,346][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-22 21:55:38,346][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-22 21:55:38,346][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-22 21:55:38,346][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-22 21:55:38,347][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-22 21:55:38,347][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-22 21:55:38,348][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-22 21:55:38,348][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-22 21:55:38,348][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-22 21:55:38,348][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-22 21:55:38,349][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-22 21:55:38,349][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-22 21:55:38,349][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-22 21:55:38,350][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-22 21:55:38,350][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-22 21:55:38,351][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-22 21:55:38,351][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-22 21:55:38,352][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-22 21:55:38,352][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-22 21:55:38,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-22 21:55:38,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-22 21:55:38,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-22 21:55:38,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-22 21:55:38,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-22 21:55:38,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-22 21:55:38,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-22 21:55:38,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-22 21:55:38,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-22 21:55:38,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-22 21:55:38,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-22 21:55:38,353][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-22 21:55:38,353][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-22 21:55:38,353][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,353][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-22 21:55:38,353][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-22 21:55:38,353][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-22 21:55:38,353][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-22 21:55:38,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-22 21:55:38,354][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-22 21:55:38,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-22 21:55:38,354][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-22 21:55:38,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-22 21:55:38,354][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-22 21:55:38,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-22 21:55:38,354][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-22 21:55:38,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-22 21:55:38,354][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-22 21:55:38,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-22 21:55:38,354][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-22 21:55:38,354][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 21:55:38,354][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 21:55:38,354][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-22 21:55:38,354][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-22 21:55:38,355][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-22 21:55:38,355][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-22 21:55:38,355][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-22 21:55:38,355][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-22 21:55:38,355][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-22 21:55:38,355][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-22 21:55:38,355][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 11 n_ports: 10
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led0_gbe0_pulse_tx_gateway
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_led1_gbe0_up_gateway
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_user_data_out
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_user_data_out
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_user_data_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_user_data_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_user_data_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_user_data_in
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out
[2020-10-22 21:55:38,355][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_user_data_out
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_user_data_in
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_user_data_out
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out
[2020-10-22 21:55:38,356][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_user_data_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_user_data_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_user_data_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_user_data_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_user_data_in
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_ip_out_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_dest_port_out_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_linkup_in_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxbadctr_in_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxctr_in_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxeofctr_in_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxofctr_in_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_addr
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_in
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_data_out
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_bram_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_ctrl_out_we
[2020-10-22 21:55:38,357][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxs_ss_status_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rxvldctr_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_cnt_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txctr_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txfullctr_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txofctr_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_addr
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_in
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_data_out
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_bram_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_ctrl_out_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txs_ss_status_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_txvldctr_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_enable_out_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_payload_len_out_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_pkt_sim_period_out_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_rst_out_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_board_id_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_clkcounter_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_in_we
[2020-10-22 21:55:38,358][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_rev_rcs_in_we
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_sys_scratchpad_out_we
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_addr
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_in
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_data_out
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_bram_we
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_ctrl_out_we
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_snapshot_ss_status_in_we
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-22 21:55:38,359][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock_0
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-22 21:55:38,360][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_rx
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_tx
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_led_up
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rst
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_ack
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_bad_frame
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_data
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_end_of_frame
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_overrun_ack
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_ip
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_source_port
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_rx_valid
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_afull
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_data
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_ip
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_dest_port
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_end_of_frame
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_overflow
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_tx_valid
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_cyc
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_stb
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0_wb_we
[2020-10-22 21:55:38,361][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_ack
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_adr
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_i
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_dat_o
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_err
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_rst
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_gbe0wb_sel
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-22 21:55:38,362][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-22 21:55:38,363][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-22 21:55:38,364][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-22 21:55:38,364][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-22 21:55:38,364][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-22 21:55:38,364][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-22 21:55:38,364][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-22 21:55:38,366][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-22 21:55:38,366][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,366][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-22 21:55:38,366][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-22 21:55:38,366][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,367][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 21:55:38,367][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,367][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,367][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,367][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-22 21:55:38,367][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-22 21:55:38,367][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,367][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-22 21:55:38,367][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,367][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,367][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,367][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-22 21:55:38,367][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-22 21:55:38,367][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,367][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:55:38,367][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,367][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,368][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,368][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-22 21:55:38,368][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-22 21:55:38,368][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,368][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:55:38,368][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,368][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,368][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,368][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-22 21:55:38,368][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-22 21:55:38,368][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,368][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:55:38,368][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,368][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,368][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,368][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-22 21:55:38,368][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-22 21:55:38,368][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,368][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-22 21:55:38,368][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,368][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,368][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 21:55:38,368][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-22 21:55:38,368][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-22 21:55:38,368][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-22 21:55:38,369][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-22 21:55:38,369][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 21:55:38,369][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 21:55:38,369][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-22 21:55:38,369][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 21:55:38,369][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,369][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led0_gbe0_pulse_tx_ext
[2020-10-22 21:55:38,369][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 21:55:38,369][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 21:55:38,369][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 21:55:38,369][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,369][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,369][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:55:38,369][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:55:38,369][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 21:55:38,369][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:55:38,369][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:55:38,369][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:55:38,369][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 21:55:38,369][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:55:38,369][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 21:55:38,369][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:55:38,369][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-22 21:55:38,369][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,370][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_led1_gbe0_up_ext
[2020-10-22 21:55:38,370][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-22 21:55:38,370][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-22 21:55:38,370][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-22 21:55:38,370][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,370][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,370][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:55:38,370][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:55:38,370][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 21:55:38,370][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:55:38,370][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-22 21:55:38,370][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:55:38,370][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 21:55:38,370][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-22 21:55:38,370][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-22 21:55:38,370][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-22 21:55:38,370][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
[2020-10-22 21:55:38,370][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-22 21:55:38,370][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-22 21:55:38,370][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-22 21:55:38,370][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-22 21:55:38,370][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-22 21:55:38,370][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-22 21:55:38,370][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-22 21:55:38,370][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-22 21:55:38,371][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-22 21:55:38,371][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-22 21:55:38,371][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-22 21:55:38,371][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-22 21:55:38,371][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-22 21:55:38,371][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-22 21:55:38,371][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-22 21:55:38,371][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-22 21:55:38,371][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 21:55:38,371][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 21:55:38,371][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 21:55:38,371][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 21:55:38,371][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-22 21:55:38,371][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-22 21:55:38,371][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-22 21:55:38,371][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-22 21:55:38,371][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-22 21:55:38,371][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-22 21:55:38,371][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-22 21:55:38,371][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-22 21:55:38,371][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-22 21:55:38,371][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-22 21:55:38,372][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-22 21:55:38,372][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-22 21:55:38,372][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-22 21:55:38,372][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-22 21:55:38,372][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-22 21:55:38,372][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-22 21:55:38,372][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-22 21:55:38,372][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-22 21:55:38,372][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-22 21:55:38,372][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-22 21:55:38,372][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-22 21:55:38,372][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-22 21:55:38,372][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-22 21:55:38,372][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led0_gbe0_pulse_tx_ext on led 
[2020-10-22 21:55:38,372][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led0_gbe0_pulse_tx_ext AR13
[2020-10-22 21:55:38,372][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-22 21:55:38,373][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_led1_gbe0_up_ext on led 
[2020-10-22 21:55:38,373][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_led1_gbe0_up_ext AP13
[2020-10-22 21:55:38,373][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_led1_gbe0_up_ext LVCMOS18
[2020-10-22 21:55:38,373][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-22 21:55:38,373][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-22 21:55:38,373][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-22 21:55:38,373][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-22 21:55:38,373][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-22 21:55:38,374][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-22 21:55:38,374][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-22 21:55:38,374][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 21:55:38,374][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-22 21:55:38,374][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-22 21:55:38,374][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-22 21:55:38,374][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-22 21:55:38,374][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-22 21:55:38,375][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-22 21:55:38,375][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-22 21:55:38,431][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-22 21:55:38,431][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-22 21:55:38,431][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-22 21:55:38,456][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-22 21:55:38,456][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-22 21:55:38,456][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-22 21:55:38,500][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/top.v
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-22 21:55:38,501][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 21:55:38,501][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 21:55:38,502][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-22 21:55:38,502][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/imports/sysgen
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i3/zcu111_tengbe_c_counter_binary_v12_0_i3.xci
[2020-10-22 21:55:38,503][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 21:55:38,503][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i1/zcu111_tengbe_c_counter_binary_v12_0_i1.xci
[2020-10-22 21:55:38,504][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 21:55:38,504][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i0/zcu111_tengbe_c_counter_binary_v12_0_i0.xci
[2020-10-22 21:55:38,504][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 21:55:38,504][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i4/zcu111_tengbe_c_counter_binary_v12_0_i4.xci
[2020-10-22 21:55:38,504][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 21:55:38,504][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i5/zcu111_tengbe_c_counter_binary_v12_0_i5.xci
[2020-10-22 21:55:38,504][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 21:55:38,504][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/sysgen/hdl_netlist/zcu111_tengbe.srcs/sources_1/ip/zcu111_tengbe_c_counter_binary_v12_0_i2/zcu111_tengbe_c_counter_binary_v12_0_i2.xci
[2020-10-22 21:55:38,504][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc828>
[2020-10-22 21:55:38,504][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-22 21:55:38,504][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,504][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-22 21:55:38,504][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,504][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc860>
[2020-10-22 21:55:38,504][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-22 21:55:38,505][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,505][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-22 21:55:38,505][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,505][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc898>
[2020-10-22 21:55:38,505][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-22 21:55:38,505][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,505][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-22 21:55:38,505][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,505][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc8d0>
[2020-10-22 21:55:38,505][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-22 21:55:38,505][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,505][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-22 21:55:38,506][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,506][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc908>
[2020-10-22 21:55:38,506][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-22 21:55:38,506][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,506][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-22 21:55:38,506][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,506][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc940>
[2020-10-22 21:55:38,506][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-22 21:55:38,506][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,506][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-22 21:55:38,506][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,507][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc978>
[2020-10-22 21:55:38,507][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led0_gbe0_pulse_tx_ext -> led
[2020-10-22 21:55:38,507][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,507][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-22 21:55:38,507][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,507][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 21:55:38,507][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc9b0>
[2020-10-22 21:55:38,507][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_led1_gbe0_up_ext -> led
[2020-10-22 21:55:38,507][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,507][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-22 21:55:38,507][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,507][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-22 21:55:38,508][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f699ddfc9e8>
[2020-10-22 21:55:38,508][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-22 21:55:38,508][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-22 21:55:38,508][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-22 21:55:38,508][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-22 21:55:38,508][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-22 21:55:38,508][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f699ddfc5f8>
[2020-10-22 21:55:38,508][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 21:55:38,508][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f699ddfc630>
[2020-10-22 21:55:38,508][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-22 21:55:38,508][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f699ddfc668>
[2020-10-22 21:55:38,509][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 21:55:38,509][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f699ddfc6a0>
[2020-10-22 21:55:38,509][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-22 21:55:38,509][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f699ddfc748>
[2020-10-22 21:55:38,509][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 21:55:38,509][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f699ddfc780>
[2020-10-22 21:55:38,509][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-22 21:55:38,509][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f699ddfc7b8>
[2020-10-22 21:55:38,509][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 21:55:38,509][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f699ddfc7f0>
[2020-10-22 21:55:38,510][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-22 21:55:38,510][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f699ddfc6d8>
[2020-10-22 21:55:38,510][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 21:55:38,510][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f699ddfc710>
[2020-10-22 21:55:38,510][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-22 21:55:38,510][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f699ddfca20>
[2020-10-22 21:55:38,510][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 21:55:38,510][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f699ddfca58>
[2020-10-22 21:55:38,510][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 21:55:38,510][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f699ddfca90>
[2020-10-22 21:55:38,511][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-22 21:55:38,511][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_led1_gbe0_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-22 21:55:38,511][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 21:55:38,511][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 21:55:38,511][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/user_const.xdc
[2020-10-22 21:55:38,511][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-22 21:55:38,511][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:55:38,511][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-22 21:55:38,511][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-22 21:55:38,511][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-22 21:55:38,512][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-22 21:55:38,512][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-22 21:55:38,513][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-22 21:55:38,513][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-22 21:55:38,514][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 21:55:38,514][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 21:55:38,515][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 21:55:38,515][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/axi4lite_ic_wrapper.vhdl
[2020-10-22 21:55:38,515][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-22 21:55:38,516][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/xml2vhdl_hdl_output/
[2020-10-22 21:55:38,516][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-22 22:18:42,309][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/core_info.tab
[2020-10-22 22:18:42,309][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/design_info.tab
[2020-10-22 22:18:42,309][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tengbe/zcu111_tengbe/git_info.tab
[2020-10-23 13:30:34,808][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-23 13:30:34,826][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-23 13:30:35,837][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-23 13:30:36,124][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-23 13:30:36,124][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-23 13:30:36,124][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-23 13:30:36,125][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-23 13:30:36,126][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-23 13:30:36,126][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-23 13:30:36,127][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source']
[2020-10-23 13:30:36,127][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-23 13:30:36,127][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output
[2020-10-23 13:30:36,127][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-23 13:30:36,128][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-23 13:30:36,130][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,130][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-23 13:30:36,130][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-23 13:30:36,130][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-23 13:30:36,130][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-23 13:30:36,131][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-23 13:30:36,131][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-23 13:30:36,132][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,132][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,132][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,132][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,132][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,132][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-23 13:30:36,133][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,133][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,133][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,133][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,133][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,134][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,134][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,134][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,134][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,135][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,135][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,135][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,137][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,137][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,137][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,138][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,138][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,138][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,138][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,138][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,138][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,139][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,139][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,139][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,139][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,140][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,141][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-23 13:30:36,154][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-23 13:30:36,165][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-23 13:30:36,166][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-23 13:30:36,167][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-23 13:30:36,175][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 13:30:36,175][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,175][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,175][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-23 13:30:36,176][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,176][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,176][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,176][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,176][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,176][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-23 13:30:36,176][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,176][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,176][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,176][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,176][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,176][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,176][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,177][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,177][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,177][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,177][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,177][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,177][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,177][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,177][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,177][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,177][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,177][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,177][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,178][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,178][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,178][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,178][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,178][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,178][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,178][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,178][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-23 13:30:36,179][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-23 13:30:36,179][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-23 13:30:36,180][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-23 13:30:36,180][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-23 13:30:36,180][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 13:30:36,180][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,180][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,180][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-23 13:30:36,180][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,180][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,181][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,181][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,181][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,181][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-23 13:30:36,181][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,181][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,181][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,181][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,181][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,181][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,181][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,181][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,181][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,181][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,181][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,182][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,182][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,182][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,182][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,182][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,182][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,182][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,182][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,182][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,182][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,182][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,182][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,182][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,183][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,183][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,183][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-23 13:30:36,183][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-23 13:30:36,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-23 13:30:36,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-23 13:30:36,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-23 13:30:36,184][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 13:30:36,185][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,185][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,185][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-23 13:30:36,185][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,185][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,185][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,185][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,185][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,185][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-23 13:30:36,186][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,186][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 39
[2020-10-23 13:30:36,186][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,186][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,186][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,187][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,187][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,187][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,187][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,189][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,190][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,190][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 38
[2020-10-23 13:30:36,190][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-23 13:30:36,190][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-23 13:30:36,190][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,190][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,198][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,198][slave.py:108][dec_route_add][DEBUG][MainThread]: 38
[2020-10-23 13:30:36,198][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 13:30:36,198][slave.py:110][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 13:30:36,199][slave.py:111][dec_route_add][DEBUG][MainThread]: 38
[2020-10-23 13:30:36,201][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,203][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,203][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,203][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,203][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,203][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 13:30:36,203][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,203][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 13:30:36,203][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,203][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,203][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 13:30:36,203][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,203][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 13:30:36,203][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,203][slave.py:108][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 13:30:36,203][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,203][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,203][slave.py:111][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 13:30:36,205][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,207][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 13:30:36,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 13:30:36,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 13:30:36,208][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,208][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,208][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,208][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,208][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 13:30:36,208][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,208][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,208][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,208][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,208][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,208][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,208][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 13:30:36,208][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,208][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,208][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,208][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,208][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,209][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,209][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 13:30:36,209][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,209][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,209][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,209][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,209][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,211][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,213][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,213][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 13:30:36,213][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,213][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,213][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,213][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,213][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,213][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,214][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 13:30:36,214][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,214][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,214][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,214][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,214][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,214][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,214][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 13:30:36,214][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,214][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,214][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,214][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,214][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,214][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,214][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 13:30:36,214][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,214][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,214][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,214][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,214][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,214][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,214][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 13:30:36,214][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,214][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,214][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,214][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,214][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,214][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,214][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 13:30:36,214][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,214][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,214][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,215][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,215][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 13:30:36,215][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,215][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 13:30:36,217][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,219][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,219][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 13:30:36,219][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 13:30:36,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,220][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,220][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,220][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 13:30:36,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,220][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,220][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,220][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,220][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,220][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,220][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 13:30:36,220][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,221][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 13:30:36,221][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,221][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 13:30:36,221][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,221][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 13:30:36,221][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,221][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,221][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,221][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,221][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 13:30:36,221][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,221][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,222][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,222][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,222][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 13:30:36,222][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,222][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,222][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,222][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,222][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 13:30:36,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 13:30:36,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 13:30:36,222][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,222][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 13:30:36,224][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,226][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,226][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,226][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,226][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,226][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 13:30:36,227][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,227][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-23 13:30:36,228][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,228][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,228][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,228][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,228][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,228][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,228][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-23 13:30:36,228][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-23 13:30:36,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-23 13:30:36,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-23 13:30:36,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,229][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-23 13:30:36,229][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,229][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,229][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,229][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-23 13:30:36,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-23 13:30:36,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-23 13:30:36,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-23 13:30:36,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,230][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,230][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,230][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,230][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-23 13:30:36,230][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-23 13:30:36,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-23 13:30:36,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-23 13:30:36,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,231][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-23 13:30:36,231][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,231][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,231][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,231][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,232][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,232][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-23 13:30:36,232][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,232][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,232][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,232][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,232][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,234][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,236][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 13:30:36,236][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,236][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,237][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 13:30:36,237][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,238][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-23 13:30:36,238][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,239][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-23 13:30:36,239][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,240][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-23 13:30:36,240][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-23 13:30:36,241][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,241][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-23 13:30:36,243][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,244][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,244][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,244][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,244][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,244][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,244][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,244][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-23 13:30:36,244][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,244][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,244][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,244][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-23 13:30:36,244][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,244][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,244][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,244][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-23 13:30:36,244][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,244][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-23 13:30:36,245][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,245][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 13:30:36,245][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,245][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x94
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x94
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,246][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,246][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-23 13:30:36,246][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,246][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-23 13:30:36,247][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,247][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,247][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,247][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,248][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,248][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,248][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-23 13:30:36,248][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,249][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 13:30:36,249][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,249][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,249][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-23 13:30:36,249][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-23 13:30:36,250][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-23 13:30:36,253][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-23 13:30:36,256][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-23 13:30:36,257][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-23 13:30:36,257][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-23 13:30:36,257][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,257][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,257][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-23 13:30:36,257][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,257][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,258][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,258][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,258][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,258][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-23 13:30:36,258][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,258][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,258][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,258][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,258][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,258][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,258][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,258][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,258][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,259][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,259][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,259][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,259][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,259][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,259][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,259][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,259][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,259][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,259][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,259][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,259][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,260][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,260][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,260][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,260][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,260][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,260][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-23 13:30:36,261][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-23 13:30:36,261][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-23 13:30:36,261][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-23 13:30:36,261][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,261][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,261][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-23 13:30:36,262][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,262][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,262][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,262][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,262][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,262][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-23 13:30:36,262][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,262][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,262][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,262][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,262][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,262][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,263][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,263][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,263][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,263][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,263][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,263][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,263][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,263][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,263][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,263][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,263][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,264][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,264][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,264][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,264][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,264][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,264][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,264][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,264][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,264][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,264][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-23 13:30:36,265][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-23 13:30:36,266][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-23 13:30:36,266][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-23 13:30:36,266][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-23 13:30:36,266][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 13:30:36,266][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,266][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,266][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-23 13:30:36,267][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,267][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,267][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,267][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,267][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,267][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-23 13:30:36,267][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,267][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-23 13:30:36,267][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,267][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,268][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,268][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,268][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,268][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,268][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,268][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,268][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,268][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-23 13:30:36,268][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,269][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,269][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,269][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,269][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,269][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 13:30:36,269][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 13:30:36,269][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,269][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 13:30:36,270][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,270][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,270][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,270][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,270][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,270][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 13:30:36,270][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,270][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 13:30:36,271][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,271][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,271][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 13:30:36,271][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,271][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 13:30:36,271][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,271][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,271][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,271][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,271][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,271][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,272][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-23 13:30:36,272][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,272][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,272][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,272][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,272][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-23 13:30:36,272][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,272][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-23 13:30:36,273][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,273][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,273][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,273][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,273][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,273][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 13:30:36,273][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 13:30:36,273][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 13:30:36,273][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,273][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-23 13:30:36,274][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 13:30:36,274][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-23 13:30:36,274][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,274][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-23 13:30:36,274][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,274][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-23 13:30:36,274][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,274][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-23 13:30:36,274][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 13:30:36,274][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-23 13:30:36,274][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,274][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,274][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,274][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,274][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,274][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-23 13:30:36,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-23 13:30:36,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-23 13:30:36,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-23 13:30:36,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-23 13:30:36,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-23 13:30:36,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-23 13:30:36,275][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,275][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-23 13:30:36,275][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,275][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-23 13:30:36,275][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,275][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,275][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,275][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,275][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,275][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-23 13:30:36,275][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-23 13:30:36,275][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-23 13:30:36,276][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-23 13:30:36,277][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-23 13:30:36,277][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-23 13:30:36,277][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-23 13:30:36,277][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,277][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,277][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-23 13:30:36,278][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,278][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,278][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,278][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,278][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,278][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-23 13:30:36,278][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,278][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,278][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,278][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,278][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,278][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,279][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,279][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,279][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,279][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,279][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,279][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,279][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,279][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,279][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,279][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,279][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,279][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,280][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,280][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,280][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,280][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,280][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,280][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,280][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,280][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,280][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-23 13:30:36,281][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-23 13:30:36,281][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-23 13:30:36,281][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-23 13:30:36,281][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,281][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,281][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-23 13:30:36,282][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 13:30:36,282][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 13:30:36,282][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 13:30:36,282][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 13:30:36,282][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,282][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-23 13:30:36,282][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 13:30:36,282][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 13:30:36,282][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 13:30:36,282][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 13:30:36,282][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 13:30:36,282][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 13:30:36,283][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 13:30:36,283][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 13:30:36,283][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 13:30:36,283][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 13:30:36,283][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 13:30:36,283][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 13:30:36,283][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,283][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,283][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 13:30:36,283][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,283][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,284][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,284][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,284][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,284][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,284][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 13:30:36,284][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 13:30:36,284][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 13:30:36,284][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 13:30:36,284][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 13:30:36,284][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-23 13:30:36,285][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-23 13:30:36,285][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-23 13:30:36,285][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-23 13:30:36,286][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-23 13:30:36,286][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 13:30:36,286][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,286][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,286][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-23 13:30:36,286][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,287][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-23 13:30:36,287][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-23 13:30:36,287][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-23 13:30:36,291][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,292][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-23 13:30:36,293][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 13:30:36,294][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 13:30:36,294][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 13:30:36,294][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-23 13:30:36,294][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 13:30:36,294][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-23 13:30:36,294][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-23 13:30:36,294][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-23 13:30:36,294][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 13:30:36,295][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 13:30:36,295][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 13:30:36,295][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,295][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,295][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-23 13:30:36,295][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,295][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 13:30:36,295][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-23 13:30:36,296][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,296][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,296][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 13:30:36,296][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,296][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,297][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 13:30:36,297][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,297][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,297][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,297][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,297][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 13:30:36,297][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,297][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 13:30:36,297][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,297][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 13:30:36,297][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,297][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 13:30:36,297][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 13:30:36,297][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,298][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,298][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 13:30:36,298][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,298][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,298][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 13:30:36,298][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,298][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 13:30:36,298][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 13:30:36,298][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 13:30:36,298][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,298][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,298][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,299][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 13:30:36,299][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 13:30:36,299][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,299][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,299][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,299][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,299][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 13:30:36,299][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,299][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,299][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,299][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,299][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 13:30:36,299][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,299][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 13:30:36,299][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,299][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,299][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 13:30:36,300][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,300][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,300][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 13:30:36,300][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,300][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,300][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-23 13:30:36,301][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,301][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-23 13:30:36,301][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 13:30:36,301][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,301][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,302][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 13:30:36,302][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 13:30:36,302][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,303][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-23 13:30:36,303][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 13:30:36,303][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-23 13:30:36,304][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,304][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-23 13:30:36,304][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,304][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-23 13:30:36,304][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,304][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-23 13:30:36,304][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 13:30:36,304][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-23 13:30:36,304][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-23 13:30:36,304][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-23 13:30:36,304][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-23 13:30:36,304][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-23 13:30:36,305][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 13:30:36,305][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 13:30:36,305][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,305][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 13:30:36,305][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,305][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 13:30:36,305][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,305][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-23 13:30:36,305][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,305][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 13:30:36,305][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,305][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-23 13:30:36,305][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,305][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 13:30:36,305][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,305][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-23 13:30:36,305][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,305][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 13:30:36,305][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,305][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-23 13:30:36,305][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,305][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 13:30:36,305][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,306][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-23 13:30:36,306][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,306][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 13:30:36,306][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,306][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-23 13:30:36,306][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,306][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 13:30:36,306][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,306][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-23 13:30:36,306][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,306][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-23 13:30:36,306][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 13:30:36,306][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-23 13:30:36,306][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 13:30:36,306][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-23 13:30:36,307][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-23 13:30:36,308][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-23 13:30:36,310][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-23 13:30:36,311][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-23 13:30:36,315][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-23 13:30:36,316][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,317][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,318][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0090', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B0094', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,319][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-23 13:30:36,319][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-23 13:30:36,319][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-23 13:30:36,319][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,320][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,320][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,320][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,320][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 13:30:36,320][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,320][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,321][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-23 13:30:36,321][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 13:30:36,321][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 13:30:36,321][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 13:30:36,321][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 13:30:36,321][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,321][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,321][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-23 13:30:36,321][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-23 13:30:36,321][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 13:30:36,321][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 13:30:36,321][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 13:30:36,321][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,321][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,321][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-23 13:30:36,321][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-23 13:30:36,321][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 13:30:36,321][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 13:30:36,321][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 13:30:36,321][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,321][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,322][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-23 13:30:36,322][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 13:30:36,322][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 13:30:36,322][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 13:30:36,322][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 13:30:36,322][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,322][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,322][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-23 13:30:36,322][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-23 13:30:36,322][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 13:30:36,322][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 13:30:36,322][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 13:30:36,322][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,322][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,322][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-23 13:30:36,322][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-23 13:30:36,322][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 13:30:36,322][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 13:30:36,322][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 13:30:36,322][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,322][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,322][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-23 13:30:36,322][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 13:30:36,322][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 13:30:36,322][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 13:30:36,322][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 13:30:36,322][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,322][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,322][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-23 13:30:36,323][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 13:30:36,323][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,323][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,323][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,323][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,323][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 13:30:36,323][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,323][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,323][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,323][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,323][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,323][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,323][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,323][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 13:30:36,323][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 13:30:36,323][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 13:30:36,323][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,323][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,323][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-23 13:30:36,323][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 13:30:36,324][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 13:30:36,324][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 13:30:36,324][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 13:30:36,324][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,324][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,324][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-23 13:30:36,324][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 13:30:36,324][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 13:30:36,324][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 13:30:36,324][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 13:30:36,324][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,324][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,324][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-23 13:30:36,324][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 13:30:36,324][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 13:30:36,324][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 13:30:36,324][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 13:30:36,324][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,324][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,324][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-23 13:30:36,324][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 13:30:36,324][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 13:30:36,324][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 13:30:36,324][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 13:30:36,324][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,324][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,324][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-23 13:30:36,324][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 13:30:36,325][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,325][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,325][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,325][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,325][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,325][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,325][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,325][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 13:30:36,325][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 13:30:36,325][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 13:30:36,325][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,325][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,325][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-23 13:30:36,325][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 13:30:36,325][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 13:30:36,325][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 13:30:36,325][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 13:30:36,325][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,325][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,325][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-23 13:30:36,325][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 13:30:36,325][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 13:30:36,325][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 13:30:36,325][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 13:30:36,325][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,325][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,325][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-23 13:30:36,325][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 13:30:36,325][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 13:30:36,325][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 13:30:36,326][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 13:30:36,326][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,326][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,326][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-23 13:30:36,326][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 13:30:36,326][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 13:30:36,326][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 13:30:36,326][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 13:30:36,326][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,326][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,326][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-23 13:30:36,326][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 13:30:36,326][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 13:30:36,326][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 13:30:36,326][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 13:30:36,326][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,326][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,326][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-23 13:30:36,326][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 13:30:36,326][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,326][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,326][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 13:30:36,326][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,327][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,327][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-23 13:30:36,327][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 13:30:36,327][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,327][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,327][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,327][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,327][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,327][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,327][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,327][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 13:30:36,327][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 13:30:36,327][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 13:30:36,327][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,327][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,327][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-23 13:30:36,327][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 13:30:36,327][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 13:30:36,327][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 13:30:36,327][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 13:30:36,327][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,327][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,327][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-23 13:30:36,327][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 13:30:36,327][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 13:30:36,327][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 13:30:36,327][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 13:30:36,327][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,327][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,328][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-23 13:30:36,328][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 13:30:36,328][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 13:30:36,328][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 13:30:36,328][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 13:30:36,328][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,328][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,328][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-23 13:30:36,328][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 13:30:36,328][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 13:30:36,328][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 13:30:36,328][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 13:30:36,328][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,328][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,328][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-23 13:30:36,328][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 13:30:36,328][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,328][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,328][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,328][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,328][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,328][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,328][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,328][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 13:30:36,328][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 13:30:36,328][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 13:30:36,328][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,328][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,328][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-23 13:30:36,328][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 13:30:36,329][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 13:30:36,329][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 13:30:36,329][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 13:30:36,329][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,329][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,329][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-23 13:30:36,329][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 13:30:36,329][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 13:30:36,329][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 13:30:36,329][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 13:30:36,329][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,329][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,329][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-23 13:30:36,329][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 13:30:36,329][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 13:30:36,329][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 13:30:36,329][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 13:30:36,329][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,329][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,329][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-23 13:30:36,329][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 13:30:36,329][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 13:30:36,329][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 13:30:36,329][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 13:30:36,329][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,329][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,329][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-23 13:30:36,329][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 13:30:36,329][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 13:30:36,329][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 13:30:36,330][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 13:30:36,330][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,330][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,330][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-23 13:30:36,330][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 13:30:36,330][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 13:30:36,330][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 13:30:36,330][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 13:30:36,330][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,330][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,330][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-23 13:30:36,330][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 13:30:36,330][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 13:30:36,330][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 13:30:36,330][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 13:30:36,330][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,330][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,330][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-23 13:30:36,330][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-23 13:30:36,330][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,330][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,330][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,330][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,330][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,330][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,330][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,330][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 13:30:36,330][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 13:30:36,330][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 13:30:36,330][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,331][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0090', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,331][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-23 13:30:36,331][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 13:30:36,331][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 13:30:36,331][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 13:30:36,331][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 13:30:36,331][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,331][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B0094', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,331][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-23 13:30:36,331][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-23 13:30:36,331][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 13:30:36,331][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 13:30:36,331][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 13:30:36,331][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,331][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-23 13:30:36,331][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-23 13:30:36,331][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-23 13:30:36,331][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 13:30:36,331][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 13:30:36,331][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 13:30:36,331][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,331][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-23 13:30:36,331][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-23 13:30:36,331][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 13:30:36,331][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 13:30:36,331][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 13:30:36,331][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 13:30:36,331][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,331][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-23 13:30:36,332][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-23 13:30:36,332][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 13:30:36,332][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 13:30:36,332][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 13:30:36,332][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 13:30:36,332][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,332][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-23 13:30:36,332][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-23 13:30:36,332][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 13:30:36,332][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 13:30:36,332][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,332][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,333][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-23 13:30:36,334][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,335][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,336][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-23 13:30:36,337][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-23 13:30:36,338][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 13:30:36,339][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-23 13:30:36,340][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-23 13:30:36,340][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-23 13:30:36,340][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 13:30:36,341][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-23 13:30:36,341][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-23 13:30:36,341][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-23 13:30:36,341][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx
[2020-10-23 13:30:36,341][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,341][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-23 13:30:36,341][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,341][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-23 13:30:36,341][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,341][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-23 13:30:36,341][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,341][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-23 13:30:36,341][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,341][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,341][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,341][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,342][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-23 13:30:36,342][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,343][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-23 13:30:36,343][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-23 13:30:36,344][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,344][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,345][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-23 13:30:36,345][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,346][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-23 13:30:36,346][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-23 13:30:36,347][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,347][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,348][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-23 13:30:36,348][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,349][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-23 13:30:36,349][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-23 13:30:36,350][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,350][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-23 13:30:36,351][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,351][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-23 13:30:36,352][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,352][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-23 13:30:36,353][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-23 13:30:36,353][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-23 13:30:36,353][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx
[2020-10-23 13:30:36,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway to top
[2020-10-23 13:30:36,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-23 13:30:36,353][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 13:30:36,353][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,353][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" is new
[2020-10-23 13:30:36,353][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led1_gbe0_up
[2020-10-23 13:30:36,353][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway to top
[2020-10-23 13:30:36,353][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-23 13:30:36,354][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 13:30:36,354][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,354][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" is new
[2020-10-23 13:30:36,354][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx
[2020-10-23 13:30:36,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway to top
[2020-10-23 13:30:36,354][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-23 13:30:36,354][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 13:30:36,354][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,354][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" is new
[2020-10-23 13:30:36,354][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led3_gbe1_up
[2020-10-23 13:30:36,354][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway to top
[2020-10-23 13:30:36,354][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-23 13:30:36,354][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 13:30:36,354][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,354][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" is new
[2020-10-23 13:30:36,355][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_ip
[2020-10-23 13:30:36,355][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-23 13:30:36,355][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" is new
[2020-10-23 13:30:36,355][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_user_data_out to top
[2020-10-23 13:30:36,355][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-23 13:30:36,355][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_port
[2020-10-23 13:30:36,355][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-23 13:30:36,355][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" is new
[2020-10-23 13:30:36,355][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_port_user_data_out to top
[2020-10-23 13:30:36,355][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-23 13:30:36,355][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxbadctr
[2020-10-23 13:30:36,355][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-23 13:30:36,356][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" is new
[2020-10-23 13:30:36,356][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxctr
[2020-10-23 13:30:36,356][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-23 13:30:36,356][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" is new
[2020-10-23 13:30:36,356][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxeofctr
[2020-10-23 13:30:36,356][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-23 13:30:36,356][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" is new
[2020-10-23 13:30:36,356][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxofctr
[2020-10-23 13:30:36,356][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in to top
[2020-10-23 13:30:36,356][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" is new
[2020-10-23 13:30:36,357][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" is new
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,357][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_status
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" is new
[2020-10-23 13:30:36,357][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxvldctr
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-23 13:30:36,357][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-23 13:30:36,357][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" is new
[2020-10-23 13:30:36,358][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txctr
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" is new
[2020-10-23 13:30:36,358][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txfullctr
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" is new
[2020-10-23 13:30:36,358][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txofctr
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" is new
[2020-10-23 13:30:36,358][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-23 13:30:36,358][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" is new
[2020-10-23 13:30:36,358][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,359][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_status
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" is new
[2020-10-23 13:30:36,359][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txvldctr
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" is new
[2020-10-23 13:30:36,359][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_linkup
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-23 13:30:36,359][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" is new
[2020-10-23 13:30:36,359][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_tx_cnt
[2020-10-23 13:30:36,359][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" is new
[2020-10-23 13:30:36,360][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxbadctr
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" is new
[2020-10-23 13:30:36,360][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxctr
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" is new
[2020-10-23 13:30:36,360][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxeofctr
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in to top
[2020-10-23 13:30:36,360][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-23 13:30:36,360][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" is new
[2020-10-23 13:30:36,361][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxofctr
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" is new
[2020-10-23 13:30:36,361][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" is new
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,361][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_status
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" is new
[2020-10-23 13:30:36,361][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxvldctr
[2020-10-23 13:30:36,361][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in to top
[2020-10-23 13:30:36,361][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" is new
[2020-10-23 13:30:36,362][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txctr
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" is new
[2020-10-23 13:30:36,362][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txfullctr
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" is new
[2020-10-23 13:30:36,362][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txofctr
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-23 13:30:36,362][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-23 13:30:36,362][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" is new
[2020-10-23 13:30:36,362][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" is new
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,363][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_status
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" is new
[2020-10-23 13:30:36,363][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txvldctr
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" is new
[2020-10-23 13:30:36,363][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_linkup
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in to top
[2020-10-23 13:30:36,363][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-23 13:30:36,363][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" is new
[2020-10-23 13:30:36,364][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" is new
[2020-10-23 13:30:36,364][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_enable
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" is new
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-23 13:30:36,364][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_payload_len
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" is new
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-23 13:30:36,364][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_period
[2020-10-23 13:30:36,364][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-23 13:30:36,364][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" is new
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-23 13:30:36,365][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rst
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" is new
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rst_user_data_out to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-23 13:30:36,365][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" is new
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-23 13:30:36,365][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_status
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-23 13:30:36,365][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" is new
[2020-10-23 13:30:36,365][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-23 13:30:36,365][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-23 13:30:36,366][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_sys_clkcounter_we to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_we" is new
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" is new
[2020-10-23 13:30:36,366][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-23 13:30:36,366][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out to top
[2020-10-23 13:30:36,366][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out to top
[2020-10-23 13:30:36,367][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-23 13:30:36,367][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we to top
[2020-10-23 13:30:36,368][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-23 13:30:36,368][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-23 13:30:36,369][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" already exists
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_dest_ip_out_we to top
[2020-10-23 13:30:36,369][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out_we" is new
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-23 13:30:36,369][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" already exists
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_dest_port_out_we to top
[2020-10-23 13:30:36,369][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out_we" is new
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-23 13:30:36,369][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" already exists
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we to top
[2020-10-23 13:30:36,369][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we" is new
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-23 13:30:36,369][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" already exists
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we to top
[2020-10-23 13:30:36,369][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in_we" is new
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-23 13:30:36,369][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" already exists
[2020-10-23 13:30:36,369][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we to top
[2020-10-23 13:30:36,369][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we" is new
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-23 13:30:36,370][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" already exists
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we to top
[2020-10-23 13:30:36,370][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we" is new
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-23 13:30:36,370][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-23 13:30:36,370][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-23 13:30:36,370][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" already exists
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we to top
[2020-10-23 13:30:36,370][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we" is new
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-23 13:30:36,370][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" already exists
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we to top
[2020-10-23 13:30:36,370][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we" is new
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-23 13:30:36,370][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" already exists
[2020-10-23 13:30:36,370][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we to top
[2020-10-23 13:30:36,371][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in_we" is new
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-23 13:30:36,371][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" already exists
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we to top
[2020-10-23 13:30:36,371][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we" is new
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-23 13:30:36,371][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" already exists
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we to top
[2020-10-23 13:30:36,371][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in_we" is new
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-23 13:30:36,371][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" already exists
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we to top
[2020-10-23 13:30:36,371][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-23 13:30:36,371][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" already exists
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we to top
[2020-10-23 13:30:36,371][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we" is new
[2020-10-23 13:30:36,371][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-23 13:30:36,372][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" already exists
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we to top
[2020-10-23 13:30:36,372][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we" is new
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-23 13:30:36,372][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" already exists
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we to top
[2020-10-23 13:30:36,372][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in_we" is new
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-23 13:30:36,372][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" already exists
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we to top
[2020-10-23 13:30:36,372][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we" is new
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-23 13:30:36,372][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" already exists
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we to top
[2020-10-23 13:30:36,372][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we" is new
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-23 13:30:36,372][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" already exists
[2020-10-23 13:30:36,372][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we to top
[2020-10-23 13:30:36,372][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in_we" is new
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-23 13:30:36,373][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" already exists
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we to top
[2020-10-23 13:30:36,373][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we" is new
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-23 13:30:36,373][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" already exists
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we to top
[2020-10-23 13:30:36,373][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we" is new
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-23 13:30:36,373][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-23 13:30:36,373][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-23 13:30:36,373][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" already exists
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we to top
[2020-10-23 13:30:36,373][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we" is new
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-23 13:30:36,373][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" already exists
[2020-10-23 13:30:36,373][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we to top
[2020-10-23 13:30:36,374][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we" is new
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-23 13:30:36,374][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" already exists
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we to top
[2020-10-23 13:30:36,374][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in_we" is new
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-23 13:30:36,374][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" already exists
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we to top
[2020-10-23 13:30:36,374][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we" is new
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-23 13:30:36,374][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" already exists
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we to top
[2020-10-23 13:30:36,374][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in_we" is new
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-23 13:30:36,374][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" already exists
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we to top
[2020-10-23 13:30:36,374][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-23 13:30:36,374][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-23 13:30:36,375][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" already exists
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we to top
[2020-10-23 13:30:36,375][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we" is new
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-23 13:30:36,375][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" already exists
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we to top
[2020-10-23 13:30:36,375][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we" is new
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-23 13:30:36,375][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" already exists
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we to top
[2020-10-23 13:30:36,375][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in_we" is new
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-23 13:30:36,375][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" already exists
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we to top
[2020-10-23 13:30:36,375][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we" is new
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-23 13:30:36,375][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" already exists
[2020-10-23 13:30:36,375][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we to top
[2020-10-23 13:30:36,376][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out_we" is new
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-23 13:30:36,376][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" already exists
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we to top
[2020-10-23 13:30:36,376][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we" is new
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-23 13:30:36,376][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" already exists
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we to top
[2020-10-23 13:30:36,376][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out_we" is new
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-23 13:30:36,376][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" already exists
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_rst_out_we to top
[2020-10-23 13:30:36,376][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out_we" is new
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-23 13:30:36,376][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" already exists
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we to top
[2020-10-23 13:30:36,376][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-23 13:30:36,376][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-23 13:30:36,377][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" already exists
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_sys_board_id_in to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_sys_board_id_in_we to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in_we" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_sys_rev_in to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_sys_rev_in_we to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in_we" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in_we" is new
[2020-10-23 13:30:36,377][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_sys_scratchpad_out to top
[2020-10-23 13:30:36,377][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out" is new
[2020-10-23 13:30:36,378][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we to top
[2020-10-23 13:30:36,378][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out_we" is new
[2020-10-23 13:30:36,378][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-23 13:30:36,378][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" already exists
[2020-10-23 13:30:36,378][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we to top
[2020-10-23 13:30:36,378][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in_we" is new
[2020-10-23 13:30:36,378][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_inst
[2020-10-23 13:30:36,378][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-23 13:30:36,378][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-23 13:30:36,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-23 13:30:36,378][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-23 13:30:36,378][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,378][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-23 13:30:36,378][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 13:30:36,378][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-23 13:30:36,378][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-23 13:30:36,379][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-23 13:30:36,379][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-23 13:30:36,379][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-23 13:30:36,379][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 13:30:36,379][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-23 13:30:36,379][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-23 13:30:36,379][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-23 13:30:36,379][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-23 13:30:36,379][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-23 13:30:36,379][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-23 13:30:36,379][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-23 13:30:36,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-23 13:30:36,379][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-23 13:30:36,379][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,379][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-23 13:30:36,379][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-23 13:30:36,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-23 13:30:36,380][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-23 13:30:36,380][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,380][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-23 13:30:36,380][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out1 to top
[2020-10-23 13:30:36,380][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-23 13:30:36,380][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-23 13:30:36,380][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-23 13:30:36,380][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-23 13:30:36,380][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-23 13:30:36,380][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-23 13:30:36,381][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-23 13:30:36,381][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 13:30:36,382][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-23 13:30:36,382][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-23 13:30:36,382][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-23 13:30:36,382][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-23 13:30:36,382][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 13:30:36,383][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 13:30:36,383][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-23 13:30:36,383][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-23 13:30:36,383][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-23 13:30:36,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-23 13:30:36,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-23 13:30:36,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-23 13:30:36,384][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-23 13:30:36,384][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-23 13:30:36,384][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-23 13:30:36,384][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-23 13:30:36,384][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe0_rst to top
[2020-10-23 13:30:36,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-23 13:30:36,384][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe0_tx_valid to top
[2020-10-23 13:30:36,384][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe0_tx_afull to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe0_tx_overflow to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe0_tx_data to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe0_rx_valid to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame to top
[2020-10-23 13:30:36,385][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-23 13:30:36,385][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe0_rx_data to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe0_rx_source_port to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_ack to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe0_led_up to top
[2020-10-23 13:30:36,386][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-23 13:30:36,386][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe0_led_rx to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe0_led_tx to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-23 13:30:36,387][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" is new
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" is new
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" is new
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" is new
[2020-10-23 13:30:36,387][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-23 13:30:36,387][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" is new
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-23 13:30:36,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" is new
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-23 13:30:36,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" is new
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-23 13:30:36,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" is new
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe0wb_err to top
[2020-10-23 13:30:36,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_err" is new
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-23 13:30:36,388][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" is new
[2020-10-23 13:30:36,388][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_wb2axi4lite
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-23 13:30:36,388][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" already exists
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-23 13:30:36,388][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" already exists
[2020-10-23 13:30:36,388][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-23 13:30:36,388][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-23 13:30:36,389][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-23 13:30:36,389][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-23 13:30:36,389][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-23 13:30:36,390][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-23 13:30:36,390][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-23 13:30:36,391][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-23 13:30:36,391][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-23 13:30:36,392][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-23 13:30:36,392][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-23 13:30:36,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-23 13:30:36,392][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-23 13:30:36,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-23 13:30:36,392][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-23 13:30:36,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-23 13:30:36,392][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-23 13:30:36,392][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,392][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-23 13:30:36,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-23 13:30:36,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-23 13:30:36,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out2 to top
[2020-10-23 13:30:36,392][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-23 13:30:36,392][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-23 13:30:36,393][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-23 13:30:36,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-23 13:30:36,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-23 13:30:36,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock_0 to top
[2020-10-23 13:30:36,393][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock_0" already exists
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-23 13:30:36,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-23 13:30:36,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-23 13:30:36,393][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-23 13:30:36,393][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-23 13:30:36,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-23 13:30:36,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-23 13:30:36,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-23 13:30:36,394][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-23 13:30:36,394][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-23 13:30:36,394][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-23 13:30:36,394][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-23 13:30:36,394][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 13:30:36,394][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-23 13:30:36,394][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-23 13:30:36,395][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-23 13:30:36,395][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-23 13:30:36,395][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-23 13:30:36,396][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-23 13:30:36,396][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-23 13:30:36,396][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 13:30:36,396][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 13:30:36,396][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-23 13:30:36,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-23 13:30:36,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-23 13:30:36,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-23 13:30:36,396][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-23 13:30:36,396][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-23 13:30:36,397][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-23 13:30:36,397][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-23 13:30:36,397][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-23 13:30:36,397][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-23 13:30:36,397][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe1_rst to top
[2020-10-23 13:30:36,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe1_tx_valid to top
[2020-10-23 13:30:36,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe1_tx_afull to top
[2020-10-23 13:30:36,397][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-23 13:30:36,397][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe1_tx_overflow to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe1_tx_data to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe1_rx_valid to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe1_rx_data to top
[2020-10-23 13:30:36,398][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-23 13:30:36,398][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe1_rx_source_port to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_ack to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe1_led_up to top
[2020-10-23 13:30:36,399][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-23 13:30:36,399][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe1_led_rx to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe1_led_tx to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-23 13:30:36,400][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-23 13:30:36,400][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" is new
[2020-10-23 13:30:36,400][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-23 13:30:36,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" is new
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-23 13:30:36,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" is new
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-23 13:30:36,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" is new
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe1wb_err to top
[2020-10-23 13:30:36,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_err" is new
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-23 13:30:36,401][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" is new
[2020-10-23 13:30:36,401][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_wb2axi4lite
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-23 13:30:36,401][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" already exists
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-23 13:30:36,401][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" already exists
[2020-10-23 13:30:36,401][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-23 13:30:36,402][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 13:30:36,402][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-23 13:30:36,403][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-23 13:30:36,403][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-23 13:30:36,404][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-23 13:30:36,404][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-23 13:30:36,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-23 13:30:36,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-23 13:30:36,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-23 13:30:36,405][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-23 13:30:36,405][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-23 13:30:36,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-23 13:30:36,405][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-23 13:30:36,405][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-23 13:30:36,405][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-23 13:30:36,406][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-23 13:30:36,406][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-23 13:30:36,407][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-23 13:30:36,407][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-23 13:30:36,408][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-23 13:30:36,408][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-23 13:30:36,409][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-23 13:30:36,409][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-23 13:30:36,410][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-23 13:30:36,410][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-23 13:30:36,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-23 13:30:36,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-23 13:30:36,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-23 13:30:36,411][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-23 13:30:36,411][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-23 13:30:36,411][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,411][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-23 13:30:36,411][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-23 13:30:36,411][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-23 13:30:36,411][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-23 13:30:36,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-23 13:30:36,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-23 13:30:36,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-23 13:30:36,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-23 13:30:36,411][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-23 13:30:36,411][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-23 13:30:36,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-23 13:30:36,412][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-23 13:30:36,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-23 13:30:36,412][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-23 13:30:36,412][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-23 13:30:36,412][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-23 13:30:36,412][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-23 13:30:36,413][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-23 13:30:36,413][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-23 13:30:36,413][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-23 13:30:36,413][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_user_data_out
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_user_data_out
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out
[2020-10-23 13:30:36,413][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in
[2020-10-23 13:30:36,414][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in
[2020-10-23 13:30:36,415][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_user_data_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out_we
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out_we
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we
[2020-10-23 13:30:36,416][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we
[2020-10-23 13:30:36,417][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in_we
[2020-10-23 13:30:36,418][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-23 13:30:36,419][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-23 13:30:36,420][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock_0
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_rx
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_tx
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_up
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rst
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_ack
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_data
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_port
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_valid
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_afull
[2020-10-23 13:30:36,421][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_data
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_overflow
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_valid
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_cyc
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_stb
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_we
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_ack
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_adr
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_i
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_o
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_err
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_rst
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_sel
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-23 13:30:36,422][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-23 13:30:36,423][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_rx
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_tx
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_up
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rst
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_ack
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_data
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_port
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_valid
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_afull
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_data
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_overflow
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_valid
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_cyc
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_stb
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_we
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_ack
[2020-10-23 13:30:36,424][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_adr
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_i
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_o
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_err
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_rst
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_sel
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-23 13:30:36,425][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-23 13:30:36,426][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-23 13:30:36,427][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-23 13:30:36,427][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-23 13:30:36,427][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-23 13:30:36,428][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-23 13:30:36,430][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-23 13:30:36,430][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,431][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-23 13:30:36,431][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-23 13:30:36,431][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,431][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 13:30:36,431][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,431][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,431][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,431][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-23 13:30:36,431][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-23 13:30:36,431][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,431][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 13:30:36,431][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,431][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,431][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,431][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-23 13:30:36,431][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-23 13:30:36,431][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,431][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 13:30:36,431][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,431][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,431][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,431][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-23 13:30:36,431][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-23 13:30:36,432][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,432][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 13:30:36,432][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,432][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,432][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,432][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-23 13:30:36,432][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-23 13:30:36,432][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,432][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 13:30:36,432][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,432][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,432][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,432][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-23 13:30:36,432][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-23 13:30:36,432][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,432][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 13:30:36,432][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,433][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,433][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 13:30:36,433][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-23 13:30:36,433][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-23 13:30:36,433][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-23 13:30:36,433][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-23 13:30:36,433][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 13:30:36,433][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 13:30:36,433][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-23 13:30:36,433][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 13:30:36,433][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,433][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-23 13:30:36,433][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-23 13:30:36,433][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,433][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 13:30:36,433][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,433][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,433][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,433][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-23 13:30:36,433][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-23 13:30:36,433][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,434][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 13:30:36,434][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,434][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,434][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,434][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-23 13:30:36,434][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-23 13:30:36,434][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,434][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 13:30:36,434][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,434][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,434][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,434][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-23 13:30:36,434][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-23 13:30:36,434][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,434][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 13:30:36,434][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,434][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,434][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,434][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-23 13:30:36,434][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-23 13:30:36,434][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,434][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 13:30:36,434][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,434][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,434][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,434][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-23 13:30:36,435][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-23 13:30:36,435][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,435][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 13:30:36,435][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,435][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,435][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 13:30:36,435][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-23 13:30:36,435][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-23 13:30:36,435][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-23 13:30:36,435][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-23 13:30:36,435][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 13:30:36,435][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 13:30:36,435][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-23 13:30:36,435][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 13:30:36,435][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,435][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-23 13:30:36,435][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 13:30:36,435][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 13:30:36,435][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-23 13:30:36,435][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,435][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,435][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,435][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,435][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 13:30:36,436][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,436][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,436][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,436][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 13:30:36,436][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,436][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 13:30:36,436][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,436][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 13:30:36,436][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,436][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-23 13:30:36,436][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 13:30:36,436][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 13:30:36,436][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-23 13:30:36,436][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,436][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,436][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,436][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,436][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 13:30:36,436][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,436][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,436][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,436][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 13:30:36,436][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,436][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 13:30:36,436][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,437][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 13:30:36,437][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,437][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-23 13:30:36,437][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 13:30:36,437][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 13:30:36,437][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-23 13:30:36,437][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,437][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,437][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,437][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,437][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 13:30:36,437][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,437][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,437][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,437][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 13:30:36,437][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,437][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 13:30:36,437][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,437][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 13:30:36,437][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,437][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-23 13:30:36,437][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 13:30:36,437][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 13:30:36,437][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-23 13:30:36,437][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,438][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,438][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,438][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,438][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 13:30:36,438][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,438][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 13:30:36,438][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,438][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 13:30:36,438][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 13:30:36,438][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 13:30:36,438][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 13:30:36,438][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 13:30:36,438][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 13:30:36,438][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-23 13:30:36,438][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-23 13:30:36,438][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 13:30:36,438][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-23 13:30:36,438][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 13:30:36,438][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 13:30:36,438][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 13:30:36,438][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-23 13:30:36,438][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-23 13:30:36,438][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-23 13:30:36,438][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-23 13:30:36,438][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 13:30:36,438][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 13:30:36,439][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-23 13:30:36,439][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 13:30:36,439][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-23 13:30:36,439][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-23 13:30:36,439][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-23 13:30:36,439][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-23 13:30:36,439][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-23 13:30:36,439][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-23 13:30:36,439][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-23 13:30:36,439][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-23 13:30:36,439][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-23 13:30:36,439][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-23 13:30:36,439][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-23 13:30:36,439][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-23 13:30:36,439][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-23 13:30:36,439][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-23 13:30:36,439][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-23 13:30:36,439][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-23 13:30:36,439][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-23 13:30:36,439][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-23 13:30:36,439][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-23 13:30:36,439][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-23 13:30:36,440][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-23 13:30:36,440][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-23 13:30:36,440][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-23 13:30:36,440][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-23 13:30:36,440][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-23 13:30:36,440][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-23 13:30:36,440][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-23 13:30:36,440][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-23 13:30:36,441][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-23 13:30:36,441][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-23 13:30:36,441][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-23 13:30:36,441][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-23 13:30:36,441][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-23 13:30:36,441][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext on led 
[2020-10-23 13:30:36,441][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext AR13
[2020-10-23 13:30:36,441][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-23 13:30:36,441][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led1_gbe0_up_ext on led 
[2020-10-23 13:30:36,441][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led1_gbe0_up_ext AP13
[2020-10-23 13:30:36,441][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led1_gbe0_up_ext LVCMOS18
[2020-10-23 13:30:36,441][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext on led 
[2020-10-23 13:30:36,441][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext AR16
[2020-10-23 13:30:36,441][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-23 13:30:36,441][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led3_gbe1_up_ext on led 
[2020-10-23 13:30:36,441][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led3_gbe1_up_ext AP16
[2020-10-23 13:30:36,441][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led3_gbe1_up_ext LVCMOS18
[2020-10-23 13:30:36,442][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-23 13:30:36,442][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-23 13:30:36,442][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-23 13:30:36,442][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,442][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-23 13:30:36,443][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-23 13:30:36,444][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-23 13:30:36,444][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-23 13:30:36,444][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-23 13:30:36,444][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-23 13:30:36,445][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-23 13:30:36,446][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-23 13:30:36,446][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-23 13:30:36,626][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-23 13:30:36,626][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-23 13:30:36,626][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-23 13:30:36,662][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-23 13:30:36,663][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-23 13:30:36,663][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-23 13:30:36,729][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-23 13:30:36,729][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-23 13:30:36,729][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-23 13:30:36,729][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-23 13:30:36,729][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-23 13:30:36,729][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-23 13:30:36,729][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-23 13:30:36,730][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-23 13:30:36,730][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-23 13:30:36,731][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-23 13:30:36,731][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-23 13:30:36,732][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-23 13:30:36,732][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-23 13:30:36,732][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394a20>
[2020-10-23 13:30:36,733][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-23 13:30:36,733][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,733][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-23 13:30:36,733][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394a58>
[2020-10-23 13:30:36,733][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-23 13:30:36,733][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,733][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-23 13:30:36,733][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394a90>
[2020-10-23 13:30:36,733][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-23 13:30:36,733][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,733][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-23 13:30:36,733][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,733][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394ac8>
[2020-10-23 13:30:36,733][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-23 13:30:36,733][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-23 13:30:36,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394b00>
[2020-10-23 13:30:36,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-23 13:30:36,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-23 13:30:36,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394b38>
[2020-10-23 13:30:36,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-23 13:30:36,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-23 13:30:36,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394b70>
[2020-10-23 13:30:36,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-23 13:30:36,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-23 13:30:36,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,734][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394ba8>
[2020-10-23 13:30:36,734][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-23 13:30:36,734][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,734][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-23 13:30:36,734][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,735][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394be0>
[2020-10-23 13:30:36,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-23 13:30:36,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-23 13:30:36,735][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,735][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394c18>
[2020-10-23 13:30:36,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-23 13:30:36,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-23 13:30:36,735][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,735][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394c50>
[2020-10-23 13:30:36,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-23 13:30:36,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-23 13:30:36,735][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,735][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394c88>
[2020-10-23 13:30:36,735][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-23 13:30:36,735][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,735][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-23 13:30:36,735][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,736][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394cc0>
[2020-10-23 13:30:36,736][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext -> led
[2020-10-23 13:30:36,736][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,736][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-23 13:30:36,736][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,736][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 13:30:36,736][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394cf8>
[2020-10-23 13:30:36,736][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led1_gbe0_up_ext -> led
[2020-10-23 13:30:36,736][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,736][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-23 13:30:36,736][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,736][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 13:30:36,736][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394d30>
[2020-10-23 13:30:36,736][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext -> led
[2020-10-23 13:30:36,736][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,736][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-23 13:30:36,736][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,736][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 13:30:36,736][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394d68>
[2020-10-23 13:30:36,736][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led3_gbe1_up_ext -> led
[2020-10-23 13:30:36,736][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,737][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-23 13:30:36,737][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,737][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 13:30:36,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f5d3b394da0>
[2020-10-23 13:30:36,737][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-23 13:30:36,737][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 13:30:36,737][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-23 13:30:36,737][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 13:30:36,737][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-23 13:30:36,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f5d3b3945c0>
[2020-10-23 13:30:36,737][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 13:30:36,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f5d3b3945f8>
[2020-10-23 13:30:36,737][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 13:30:36,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f5d3b394630>
[2020-10-23 13:30:36,737][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 13:30:36,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f5d3b394668>
[2020-10-23 13:30:36,737][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-23 13:30:36,737][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f5d3b3946a0>
[2020-10-23 13:30:36,738][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f5d3b3947f0>
[2020-10-23 13:30:36,738][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f5d3b394828>
[2020-10-23 13:30:36,738][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f5d3b394860>
[2020-10-23 13:30:36,738][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f5d3b394898>
[2020-10-23 13:30:36,738][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f5d3b394908>
[2020-10-23 13:30:36,738][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f5d3b394940>
[2020-10-23 13:30:36,738][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f5d3b394978>
[2020-10-23 13:30:36,738][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 13:30:36,738][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f5d3b3949b0>
[2020-10-23 13:30:36,738][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 13:30:36,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f5d3b3946d8>
[2020-10-23 13:30:36,739][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 13:30:36,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f5d3b394710>
[2020-10-23 13:30:36,739][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 13:30:36,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f5d3b394748>
[2020-10-23 13:30:36,739][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 13:30:36,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f5d3b394780>
[2020-10-23 13:30:36,739][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 13:30:36,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f5d3b394dd8>
[2020-10-23 13:30:36,739][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 13:30:36,739][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f5d3b394e10>
[2020-10-23 13:30:36,740][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 13:30:36,740][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f5d3b394e48>
[2020-10-23 13:30:36,740][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 13:30:36,740][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f5d3b394e80>
[2020-10-23 13:30:36,740][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 13:30:36,740][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f5d3b394eb8>
[2020-10-23 13:30:36,740][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 13:30:36,740][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f5d3b394ef0>
[2020-10-23 13:30:36,740][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 13:30:36,741][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-23 13:30:36,741][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 13:30:36,741][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 13:30:36,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 13:30:36,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-23 13:30:36,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 13:30:36,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-23 13:30:36,741][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-23 13:30:36,742][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-23 13:30:36,742][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 13:30:36,743][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 13:30:36,744][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-23 13:30:36,744][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 13:30:36,744][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-23 13:30:36,746][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-23 13:30:36,746][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-23 13:30:36,746][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-23 13:30:36,746][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/
[2020-10-23 13:30:36,746][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:07:15,400][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-23 14:07:15,401][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-23 14:07:15,485][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-23 14:07:15,510][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-23 14:07:15,511][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-23 14:07:15,511][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-23 14:07:15,511][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-23 14:07:15,511][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-23 14:07:15,511][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-23 14:07:15,511][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-23 14:07:15,512][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-23 14:07:15,512][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-23 14:07:15,513][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source']
[2020-10-23 14:07:15,513][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-23 14:07:15,513][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output
[2020-10-23 14:07:15,513][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-23 14:07:15,514][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-23 14:07:15,515][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,516][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-23 14:07:15,516][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-23 14:07:15,516][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-23 14:07:15,516][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-23 14:07:15,516][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-23 14:07:15,516][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-23 14:07:15,517][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-23 14:07:15,517][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-23 14:07:15,517][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-23 14:07:15,517][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-23 14:07:15,517][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-23 14:07:15,517][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-23 14:07:15,518][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,518][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,518][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,518][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,518][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,518][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-23 14:07:15,519][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,519][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,519][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,519][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,520][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,520][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,520][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,520][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,520][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,521][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,521][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,521][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,521][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,522][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,522][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,522][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,522][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,523][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,523][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,523][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,523][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,523][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,523][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,523][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,523][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,524][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,524][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-23 14:07:15,527][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-23 14:07:15,527][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-23 14:07:15,527][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-23 14:07:15,528][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-23 14:07:15,528][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:07:15,528][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,528][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,528][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-23 14:07:15,529][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,529][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,529][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,529][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,529][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,529][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-23 14:07:15,529][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,529][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,529][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,529][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,529][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,530][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,530][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,530][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,530][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,530][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,530][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,530][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,530][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,530][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,530][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,530][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,530][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,531][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,531][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,531][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,531][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,531][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,531][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,531][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,531][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,531][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,531][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-23 14:07:15,532][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-23 14:07:15,532][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-23 14:07:15,533][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-23 14:07:15,533][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-23 14:07:15,533][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:07:15,533][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,533][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,533][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-23 14:07:15,533][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,533][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,533][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,534][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,534][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,534][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-23 14:07:15,534][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,534][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,534][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,534][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,534][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,534][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,534][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,534][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,534][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,535][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,535][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,535][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,535][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,535][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,535][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,535][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,535][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,535][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,535][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,535][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,535][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,535][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,536][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,536][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,536][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,536][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,536][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-23 14:07:15,537][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-23 14:07:15,537][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-23 14:07:15,537][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-23 14:07:15,537][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-23 14:07:15,538][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:07:15,538][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,538][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,538][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-23 14:07:15,538][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,538][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,538][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,538][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,539][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,539][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-23 14:07:15,539][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,539][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 39
[2020-10-23 14:07:15,539][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,540][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,540][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,540][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,540][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,540][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,540][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,542][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,542][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,543][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 38
[2020-10-23 14:07:15,543][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-23 14:07:15,543][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-23 14:07:15,543][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,543][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,551][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,551][slave.py:108][dec_route_add][DEBUG][MainThread]: 38
[2020-10-23 14:07:15,551][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 14:07:15,551][slave.py:110][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 14:07:15,551][slave.py:111][dec_route_add][DEBUG][MainThread]: 38
[2020-10-23 14:07:15,553][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,555][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,555][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,555][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,555][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,555][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:07:15,556][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,556][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 14:07:15,556][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,556][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,556][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 14:07:15,556][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,556][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:07:15,556][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,556][slave.py:108][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 14:07:15,556][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,556][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,556][slave.py:111][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 14:07:15,558][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,560][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,560][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,560][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,560][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,560][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:07:15,560][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,560][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:07:15,560][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,560][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:07:15,560][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,560][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,560][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,560][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,560][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,560][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,560][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:07:15,560][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,560][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,561][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,561][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,561][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,561][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,561][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:07:15,561][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,561][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,561][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,561][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,561][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,561][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,561][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:07:15,561][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,561][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,561][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,561][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,561][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,563][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,565][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,565][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,565][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,565][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,565][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:07:15,565][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,565][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:07:15,565][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,565][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:07:15,566][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,566][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,566][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,566][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,566][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:07:15,566][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,566][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,566][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,566][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,566][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:07:15,566][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,566][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,566][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,566][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,566][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,566][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,566][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:07:15,566][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,567][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,567][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,567][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,567][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,567][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,567][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:07:15,567][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,567][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,567][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,567][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,567][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,567][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,567][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:07:15,567][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,567][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,567][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,567][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,567][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,567][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,567][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:07:15,567][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,567][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:07:15,569][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,571][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:07:15,572][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,572][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:07:15,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 14:07:15,573][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,573][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 14:07:15,573][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,573][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 14:07:15,573][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,573][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 14:07:15,573][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,573][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,573][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,573][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,573][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 14:07:15,574][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,574][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,574][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 14:07:15,574][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,574][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,574][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 14:07:15,574][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,574][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,574][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 14:07:15,574][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,574][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,574][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,574][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,574][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 14:07:15,574][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,574][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 14:07:15,574][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,575][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 14:07:15,575][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,575][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 14:07:15,577][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,579][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,579][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:07:15,579][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,580][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 14:07:15,580][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-23 14:07:15,581][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,581][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,581][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,581][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,581][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-23 14:07:15,581][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,581][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,581][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,581][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,581][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-23 14:07:15,581][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,581][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,581][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,581][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,581][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,581][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,581][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-23 14:07:15,582][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,582][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,582][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-23 14:07:15,582][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,582][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,582][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-23 14:07:15,582][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,582][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,582][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-23 14:07:15,582][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,582][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,582][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-23 14:07:15,582][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,582][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,582][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,582][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,583][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-23 14:07:15,583][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,583][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,583][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-23 14:07:15,583][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,583][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,583][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-23 14:07:15,583][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,583][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,583][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-23 14:07:15,583][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,583][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,583][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,583][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,584][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-23 14:07:15,584][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,584][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,584][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-23 14:07:15,584][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,584][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,584][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-23 14:07:15,584][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,584][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,584][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-23 14:07:15,584][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,584][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,584][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,584][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,586][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,588][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:07:15,589][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,589][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,590][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 14:07:15,590][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,591][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-23 14:07:15,591][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-23 14:07:15,592][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,592][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-23 14:07:15,593][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,593][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-23 14:07:15,594][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,594][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-23 14:07:15,594][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,594][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-23 14:07:15,594][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,594][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-23 14:07:15,594][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,594][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-23 14:07:15,596][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,597][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,597][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,597][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-23 14:07:15,597][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,597][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-23 14:07:15,597][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,597][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-23 14:07:15,597][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,597][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-23 14:07:15,597][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,597][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-23 14:07:15,597][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,597][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,597][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,597][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,598][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-23 14:07:15,598][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,598][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x94
[2020-10-23 14:07:15,598][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x94
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,599][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,599][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-23 14:07:15,599][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,599][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,600][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-23 14:07:15,600][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,600][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,600][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,601][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-23 14:07:15,601][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,601][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:07:15,601][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,602][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,602][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-23 14:07:15,602][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-23 14:07:15,603][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-23 14:07:15,605][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-23 14:07:15,609][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-23 14:07:15,609][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-23 14:07:15,610][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-23 14:07:15,610][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,610][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,610][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-23 14:07:15,610][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,610][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,610][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,610][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,610][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,610][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-23 14:07:15,610][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,610][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,611][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,611][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,611][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,611][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,611][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,611][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,611][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,611][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,611][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,611][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,611][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,611][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,611][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,611][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,612][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,612][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,612][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,612][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,612][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,612][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,612][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,612][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,612][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,612][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,612][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-23 14:07:15,613][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-23 14:07:15,613][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-23 14:07:15,613][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-23 14:07:15,613][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,613][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,613][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-23 14:07:15,614][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,614][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,614][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,614][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,614][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,614][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-23 14:07:15,614][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,614][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,614][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,614][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,614][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,614][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,614][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,614][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,615][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,615][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,615][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,615][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,615][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,615][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,615][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,615][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,615][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,615][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,615][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,615][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,615][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,615][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,616][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,616][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,616][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,616][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,616][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-23 14:07:15,617][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-23 14:07:15,617][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-23 14:07:15,617][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-23 14:07:15,617][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-23 14:07:15,618][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:07:15,618][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,618][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,618][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-23 14:07:15,618][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,618][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,618][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,618][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,618][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,618][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-23 14:07:15,619][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,619][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-23 14:07:15,619][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,619][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,619][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,619][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,619][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,619][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,619][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,619][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,619][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,619][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-23 14:07:15,620][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,620][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,620][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,620][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,620][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,620][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:07:15,620][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:07:15,620][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,620][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:07:15,621][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,621][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 14:07:15,621][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,621][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:07:15,621][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,621][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,621][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:07:15,621][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,621][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 14:07:15,621][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,621][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,621][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,622][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,622][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,622][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,622][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,622][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,622][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,622][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,622][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 14:07:15,622][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,622][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 14:07:15,622][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,622][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-23 14:07:15,623][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,623][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,623][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,623][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,623][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,623][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,623][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-23 14:07:15,623][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,623][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-23 14:07:15,623][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,623][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-23 14:07:15,623][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,624][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-23 14:07:15,624][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:07:15,624][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-23 14:07:15,624][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,625][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,625][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,625][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,625][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,625][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-23 14:07:15,625][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,625][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-23 14:07:15,625][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,625][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-23 14:07:15,625][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,625][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-23 14:07:15,625][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,625][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-23 14:07:15,625][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,625][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-23 14:07:15,625][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,625][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-23 14:07:15,625][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,625][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-23 14:07:15,625][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,625][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-23 14:07:15,625][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,625][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,625][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,626][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,626][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,626][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-23 14:07:15,626][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-23 14:07:15,626][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-23 14:07:15,626][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-23 14:07:15,627][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-23 14:07:15,627][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-23 14:07:15,627][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-23 14:07:15,628][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,628][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,628][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-23 14:07:15,628][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,628][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,628][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,628][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,628][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,628][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-23 14:07:15,628][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,628][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,628][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,629][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,629][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,629][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,629][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,629][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,629][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,629][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,629][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,629][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,629][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,629][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,629][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,629][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,630][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,630][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,630][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,630][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,630][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,630][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,630][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,630][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,630][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,630][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,630][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-23 14:07:15,631][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-23 14:07:15,631][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-23 14:07:15,631][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-23 14:07:15,631][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,631][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,631][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-23 14:07:15,632][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:07:15,632][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:07:15,632][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:07:15,632][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:07:15,632][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,632][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-23 14:07:15,632][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:07:15,632][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:07:15,632][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:07:15,632][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:07:15,632][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:07:15,632][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:07:15,632][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:07:15,632][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:07:15,632][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:07:15,633][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:07:15,633][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:07:15,633][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:07:15,633][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,633][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,633][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:07:15,633][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,633][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,633][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,633][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,633][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,633][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,633][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:07:15,633][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:07:15,633][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:07:15,634][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:07:15,634][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:07:15,634][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-23 14:07:15,634][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-23 14:07:15,635][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-23 14:07:15,635][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-23 14:07:15,635][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-23 14:07:15,635][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:07:15,635][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,636][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,636][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-23 14:07:15,636][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,636][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-23 14:07:15,636][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-23 14:07:15,636][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-23 14:07:15,638][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-23 14:07:15,638][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:07:15,639][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-23 14:07:15,640][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:07:15,640][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-23 14:07:15,640][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-23 14:07:15,640][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-23 14:07:15,641][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:07:15,641][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:07:15,641][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:07:15,641][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,642][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,642][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-23 14:07:15,642][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,642][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:07:15,642][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-23 14:07:15,642][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,643][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,643][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:07:15,643][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,643][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,643][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:07:15,643][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,643][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,643][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,643][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,643][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:07:15,643][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,643][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:07:15,643][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,643][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:07:15,643][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,643][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:07:15,643][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:07:15,644][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,644][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,644][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:07:15,644][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,645][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,645][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:07:15,645][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,645][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:07:15,645][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:07:15,645][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 14:07:15,645][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,645][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,645][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,645][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,645][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,645][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:07:15,645][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 14:07:15,645][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,645][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,645][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,645][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,645][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,645][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,645][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 14:07:15,645][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,645][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,645][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,645][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,645][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,645][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,645][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 14:07:15,646][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,646][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:07:15,646][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,646][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,646][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:07:15,646][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,647][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-23 14:07:15,647][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,647][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-23 14:07:15,648][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,648][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-23 14:07:15,648][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,648][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-23 14:07:15,648][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,648][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-23 14:07:15,648][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,648][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-23 14:07:15,648][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,648][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-23 14:07:15,648][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:07:15,648][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,648][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,648][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:07:15,648][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:07:15,649][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,649][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,649][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:07:15,649][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:07:15,649][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,649][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:07:15,649][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:07:15,649][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:07:15,649][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:07:15,649][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 14:07:15,649][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:07:15,649][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 14:07:15,649][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-23 14:07:15,650][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-23 14:07:15,650][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-23 14:07:15,651][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:07:15,651][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:07:15,651][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,651][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:07:15,651][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,651][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:07:15,651][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,651][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-23 14:07:15,651][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,651][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:07:15,651][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,651][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-23 14:07:15,651][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,651][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:07:15,651][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,651][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-23 14:07:15,652][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,652][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:07:15,652][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,652][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-23 14:07:15,652][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,652][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 14:07:15,652][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,652][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-23 14:07:15,652][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,652][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 14:07:15,652][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,652][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-23 14:07:15,652][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,652][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 14:07:15,652][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,652][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-23 14:07:15,652][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,652][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-23 14:07:15,652][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:07:15,652][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-23 14:07:15,652][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:07:15,652][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-23 14:07:15,653][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-23 14:07:15,653][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-23 14:07:15,653][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-23 14:07:15,653][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-23 14:07:15,656][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-23 14:07:15,656][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,657][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,658][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0090', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B0094', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-23 14:07:15,659][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,659][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,659][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,659][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:07:15,659][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,660][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,660][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 14:07:15,660][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 14:07:15,660][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 14:07:15,660][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,660][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,660][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-23 14:07:15,660][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-23 14:07:15,660][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 14:07:15,660][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 14:07:15,660][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 14:07:15,660][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,660][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,660][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-23 14:07:15,660][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-23 14:07:15,660][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,660][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,660][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:07:15,660][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:07:15,660][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:07:15,660][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:07:15,661][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,661][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,661][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-23 14:07:15,661][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:07:15,661][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:07:15,661][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:07:15,661][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:07:15,661][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,661][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,661][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-23 14:07:15,661][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:07:15,661][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:07:15,661][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:07:15,661][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:07:15,661][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,661][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,661][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-23 14:07:15,661][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:07:15,661][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:07:15,661][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:07:15,661][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:07:15,661][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,661][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,661][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-23 14:07:15,661][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:07:15,661][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:07:15,661][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:07:15,661][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:07:15,661][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,661][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,662][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,662][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,662][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:07:15,662][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,662][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,662][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,662][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,662][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,662][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,662][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,662][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:07:15,662][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:07:15,662][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:07:15,662][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,662][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,662][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-23 14:07:15,662][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:07:15,662][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:07:15,662][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:07:15,662][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:07:15,662][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,662][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,662][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-23 14:07:15,663][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:07:15,663][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:07:15,663][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:07:15,663][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:07:15,663][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,663][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,663][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-23 14:07:15,663][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:07:15,663][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:07:15,663][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:07:15,663][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:07:15,663][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,663][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,663][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-23 14:07:15,663][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:07:15,663][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:07:15,663][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:07:15,663][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:07:15,663][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,663][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,663][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-23 14:07:15,663][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:07:15,663][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,663][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,663][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,663][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,664][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,664][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,664][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,664][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:07:15,664][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:07:15,664][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:07:15,664][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,664][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,664][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-23 14:07:15,664][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:07:15,664][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:07:15,664][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:07:15,664][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:07:15,664][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,664][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,664][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-23 14:07:15,664][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:07:15,664][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:07:15,664][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:07:15,664][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:07:15,664][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,664][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,664][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-23 14:07:15,664][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:07:15,664][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:07:15,664][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:07:15,664][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:07:15,664][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,664][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,665][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-23 14:07:15,665][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:07:15,665][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:07:15,665][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:07:15,665][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:07:15,665][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,665][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,665][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-23 14:07:15,665][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:07:15,665][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:07:15,665][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:07:15,665][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:07:15,665][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,665][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,665][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-23 14:07:15,665][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:07:15,665][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,665][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,665][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,665][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,665][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-23 14:07:15,665][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:07:15,666][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,666][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,666][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,666][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,666][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,666][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,666][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,666][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:07:15,666][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:07:15,666][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:07:15,666][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,666][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,666][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-23 14:07:15,666][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:07:15,666][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:07:15,666][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:07:15,666][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:07:15,666][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,666][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,666][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-23 14:07:15,666][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:07:15,666][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:07:15,666][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:07:15,666][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:07:15,666][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,666][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,666][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-23 14:07:15,666][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:07:15,666][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:07:15,667][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:07:15,667][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:07:15,667][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,667][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,667][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-23 14:07:15,667][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:07:15,667][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:07:15,667][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:07:15,667][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:07:15,667][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,667][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,667][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-23 14:07:15,667][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:07:15,667][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,667][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,667][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,667][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,667][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,667][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,667][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,667][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:07:15,667][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:07:15,667][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:07:15,667][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,667][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,667][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-23 14:07:15,667][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:07:15,667][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:07:15,667][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:07:15,667][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:07:15,668][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,668][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,668][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-23 14:07:15,668][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:07:15,668][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:07:15,668][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:07:15,668][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:07:15,668][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,668][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,668][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-23 14:07:15,668][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:07:15,668][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:07:15,668][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:07:15,668][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:07:15,668][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,668][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,668][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-23 14:07:15,668][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:07:15,668][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:07:15,668][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:07:15,668][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:07:15,668][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,668][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,668][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-23 14:07:15,668][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:07:15,668][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:07:15,668][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:07:15,668][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:07:15,668][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,668][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,669][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-23 14:07:15,669][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:07:15,669][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:07:15,669][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:07:15,669][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:07:15,669][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,669][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,669][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-23 14:07:15,669][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:07:15,669][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 14:07:15,669][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 14:07:15,669][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 14:07:15,669][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,669][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,669][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-23 14:07:15,669][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-23 14:07:15,669][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,669][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,669][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,669][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,669][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,669][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,669][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,669][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:07:15,669][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:07:15,669][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:07:15,669][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,669][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0090', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,669][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-23 14:07:15,670][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:07:15,670][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:07:15,670][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:07:15,670][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:07:15,670][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,670][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B0094', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,670][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-23 14:07:15,670][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:07:15,670][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:07:15,670][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:07:15,670][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:07:15,670][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,670][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-23 14:07:15,670][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-23 14:07:15,670][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:07:15,670][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:07:15,670][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:07:15,670][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:07:15,670][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,670][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-23 14:07:15,670][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-23 14:07:15,670][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:07:15,670][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:07:15,670][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:07:15,670][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:07:15,670][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,670][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-23 14:07:15,670][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-23 14:07:15,670][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:07:15,670][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:07:15,671][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:07:15,671][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:07:15,671][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,671][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-23 14:07:15,671][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-23 14:07:15,671][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:07:15,671][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:07:15,671][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,671][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-23 14:07:15,672][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-23 14:07:15,673][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-23 14:07:15,674][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,675][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,676][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-23 14:07:15,677][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-23 14:07:15,678][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,678][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:07:15,678][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-23 14:07:15,678][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-23 14:07:15,678][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:07:15,678][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-23 14:07:15,679][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-23 14:07:15,679][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-23 14:07:15,679][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:07:15,679][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-23 14:07:15,680][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-23 14:07:15,680][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-23 14:07:15,680][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,680][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,680][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-23 14:07:15,681][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,681][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-23 14:07:15,682][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,682][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,683][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-23 14:07:15,683][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-23 14:07:15,684][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,684][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,685][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,685][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-23 14:07:15,686][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,686][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-23 14:07:15,687][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,687][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,688][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-23 14:07:15,688][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,689][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-23 14:07:15,689][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,690][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-23 14:07:15,690][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,690][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-23 14:07:15,690][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,690][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-23 14:07:15,690][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,690][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-23 14:07:15,690][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,690][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-23 14:07:15,690][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,690][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-23 14:07:15,691][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-23 14:07:15,691][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-23 14:07:15,691][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx
[2020-10-23 14:07:15,691][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway to top
[2020-10-23 14:07:15,691][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-23 14:07:15,691][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:07:15,691][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,691][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" is new
[2020-10-23 14:07:15,691][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led1_gbe0_up
[2020-10-23 14:07:15,691][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway to top
[2020-10-23 14:07:15,691][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-23 14:07:15,691][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:07:15,691][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,692][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" is new
[2020-10-23 14:07:15,692][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx
[2020-10-23 14:07:15,692][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway to top
[2020-10-23 14:07:15,692][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-23 14:07:15,692][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:07:15,692][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,692][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" is new
[2020-10-23 14:07:15,692][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led3_gbe1_up
[2020-10-23 14:07:15,692][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway to top
[2020-10-23 14:07:15,692][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-23 14:07:15,692][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:07:15,692][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,692][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" is new
[2020-10-23 14:07:15,692][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_ip
[2020-10-23 14:07:15,692][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-23 14:07:15,692][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" is new
[2020-10-23 14:07:15,692][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_user_data_out to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-23 14:07:15,693][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_port
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" is new
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_port_user_data_out to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-23 14:07:15,693][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxbadctr
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" is new
[2020-10-23 14:07:15,693][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxctr
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" is new
[2020-10-23 14:07:15,693][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxeofctr
[2020-10-23 14:07:15,693][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in to top
[2020-10-23 14:07:15,693][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" is new
[2020-10-23 14:07:15,694][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxofctr
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" is new
[2020-10-23 14:07:15,694][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" is new
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,694][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_status
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,694][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-23 14:07:15,694][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" is new
[2020-10-23 14:07:15,695][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxvldctr
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" is new
[2020-10-23 14:07:15,695][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txctr
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" is new
[2020-10-23 14:07:15,695][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txfullctr
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" is new
[2020-10-23 14:07:15,695][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txofctr
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in to top
[2020-10-23 14:07:15,695][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-23 14:07:15,695][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" is new
[2020-10-23 14:07:15,696][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" is new
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,696][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_status
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" is new
[2020-10-23 14:07:15,696][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txvldctr
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-23 14:07:15,696][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" is new
[2020-10-23 14:07:15,696][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_linkup
[2020-10-23 14:07:15,696][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" is new
[2020-10-23 14:07:15,697][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_tx_cnt
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" is new
[2020-10-23 14:07:15,697][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxbadctr
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" is new
[2020-10-23 14:07:15,697][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxctr
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in to top
[2020-10-23 14:07:15,697][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-23 14:07:15,697][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" is new
[2020-10-23 14:07:15,698][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxeofctr
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" is new
[2020-10-23 14:07:15,698][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxofctr
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" is new
[2020-10-23 14:07:15,698][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" is new
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-23 14:07:15,698][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,698][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_status
[2020-10-23 14:07:15,698][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" is new
[2020-10-23 14:07:15,699][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxvldctr
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" is new
[2020-10-23 14:07:15,699][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txctr
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" is new
[2020-10-23 14:07:15,699][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txfullctr
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-23 14:07:15,699][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-23 14:07:15,699][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" is new
[2020-10-23 14:07:15,700][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txofctr
[2020-10-23 14:07:15,700][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in to top
[2020-10-23 14:07:15,700][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-23 14:07:15,700][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-23 14:07:15,700][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" is new
[2020-10-23 14:07:15,700][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,700][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-23 14:07:15,700][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" is new
[2020-10-23 14:07:15,700][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-23 14:07:15,700][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,700][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_status
[2020-10-23 14:07:15,700][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in to top
[2020-10-23 14:07:15,700][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-23 14:07:15,700][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-23 14:07:15,700][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" is new
[2020-10-23 14:07:15,701][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txvldctr
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" is new
[2020-10-23 14:07:15,701][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_linkup
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" is new
[2020-10-23 14:07:15,701][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" is new
[2020-10-23 14:07:15,701][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_enable
[2020-10-23 14:07:15,701][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-23 14:07:15,701][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" is new
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-23 14:07:15,702][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_payload_len
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" is new
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-23 14:07:15,702][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_period
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" is new
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-23 14:07:15,702][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rst
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" is new
[2020-10-23 14:07:15,702][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rst_user_data_out to top
[2020-10-23 14:07:15,702][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-23 14:07:15,702][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-23 14:07:15,703][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" is new
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-23 14:07:15,703][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-23 14:07:15,703][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_status
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in to top
[2020-10-23 14:07:15,703][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-23 14:07:15,703][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" is new
[2020-10-23 14:07:15,703][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-23 14:07:15,703][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-23 14:07:15,703][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_sys_clkcounter_we to top
[2020-10-23 14:07:15,703][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_we" is new
[2020-10-23 14:07:15,703][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" is new
[2020-10-23 14:07:15,704][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr to top
[2020-10-23 14:07:15,704][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-23 14:07:15,704][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in to top
[2020-10-23 14:07:15,705][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-23 14:07:15,705][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-23 14:07:15,706][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" already exists
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_dest_ip_out_we to top
[2020-10-23 14:07:15,706][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out_we" is new
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-23 14:07:15,706][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" already exists
[2020-10-23 14:07:15,706][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_dest_port_out_we to top
[2020-10-23 14:07:15,707][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out_we" is new
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-23 14:07:15,707][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" already exists
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we to top
[2020-10-23 14:07:15,707][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we" is new
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-23 14:07:15,707][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" already exists
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we to top
[2020-10-23 14:07:15,707][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in_we" is new
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-23 14:07:15,707][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" already exists
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we to top
[2020-10-23 14:07:15,707][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we" is new
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-23 14:07:15,707][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" already exists
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we to top
[2020-10-23 14:07:15,707][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we" is new
[2020-10-23 14:07:15,707][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-23 14:07:15,708][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-23 14:07:15,708][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-23 14:07:15,708][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" already exists
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we to top
[2020-10-23 14:07:15,708][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we" is new
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-23 14:07:15,708][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" already exists
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we to top
[2020-10-23 14:07:15,708][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we" is new
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-23 14:07:15,708][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" already exists
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we to top
[2020-10-23 14:07:15,708][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in_we" is new
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-23 14:07:15,708][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" already exists
[2020-10-23 14:07:15,708][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we to top
[2020-10-23 14:07:15,708][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we" is new
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-23 14:07:15,709][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" already exists
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we to top
[2020-10-23 14:07:15,709][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in_we" is new
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-23 14:07:15,709][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" already exists
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we to top
[2020-10-23 14:07:15,709][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-23 14:07:15,709][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" already exists
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we to top
[2020-10-23 14:07:15,709][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we" is new
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-23 14:07:15,709][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" already exists
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we to top
[2020-10-23 14:07:15,709][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we" is new
[2020-10-23 14:07:15,709][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-23 14:07:15,710][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" already exists
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we to top
[2020-10-23 14:07:15,710][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in_we" is new
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-23 14:07:15,710][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" already exists
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we to top
[2020-10-23 14:07:15,710][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we" is new
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-23 14:07:15,710][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" already exists
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we to top
[2020-10-23 14:07:15,710][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we" is new
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-23 14:07:15,710][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" already exists
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we to top
[2020-10-23 14:07:15,710][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in_we" is new
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-23 14:07:15,710][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" already exists
[2020-10-23 14:07:15,710][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we to top
[2020-10-23 14:07:15,711][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we" is new
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-23 14:07:15,711][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" already exists
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we to top
[2020-10-23 14:07:15,711][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we" is new
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-23 14:07:15,711][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-23 14:07:15,711][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-23 14:07:15,711][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" already exists
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we to top
[2020-10-23 14:07:15,711][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we" is new
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-23 14:07:15,711][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" already exists
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we to top
[2020-10-23 14:07:15,711][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we" is new
[2020-10-23 14:07:15,711][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-23 14:07:15,712][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" already exists
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we to top
[2020-10-23 14:07:15,712][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in_we" is new
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-23 14:07:15,712][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" already exists
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we to top
[2020-10-23 14:07:15,712][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we" is new
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-23 14:07:15,712][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" already exists
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we to top
[2020-10-23 14:07:15,712][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in_we" is new
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-23 14:07:15,712][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" already exists
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we to top
[2020-10-23 14:07:15,712][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-23 14:07:15,712][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-23 14:07:15,712][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" already exists
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we to top
[2020-10-23 14:07:15,713][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we" is new
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-23 14:07:15,713][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" already exists
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we to top
[2020-10-23 14:07:15,713][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we" is new
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-23 14:07:15,713][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" already exists
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we to top
[2020-10-23 14:07:15,713][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in_we" is new
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-23 14:07:15,713][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" already exists
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we to top
[2020-10-23 14:07:15,713][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we" is new
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-23 14:07:15,713][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" already exists
[2020-10-23 14:07:15,713][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we to top
[2020-10-23 14:07:15,713][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out_we" is new
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-23 14:07:15,714][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" already exists
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we to top
[2020-10-23 14:07:15,714][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we" is new
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-23 14:07:15,714][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" already exists
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we to top
[2020-10-23 14:07:15,714][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out_we" is new
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-23 14:07:15,714][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" already exists
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_rst_out_we to top
[2020-10-23 14:07:15,714][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out_we" is new
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-23 14:07:15,714][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" already exists
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we to top
[2020-10-23 14:07:15,714][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-23 14:07:15,714][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-23 14:07:15,715][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" already exists
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_sys_board_id_in to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_sys_board_id_in_we to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in_we" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_sys_rev_in to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_sys_rev_in_we to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in_we" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we to top
[2020-10-23 14:07:15,715][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in_we" is new
[2020-10-23 14:07:15,715][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_sys_scratchpad_out to top
[2020-10-23 14:07:15,716][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out" is new
[2020-10-23 14:07:15,716][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we to top
[2020-10-23 14:07:15,716][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out_we" is new
[2020-10-23 14:07:15,716][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-23 14:07:15,716][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" already exists
[2020-10-23 14:07:15,716][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we to top
[2020-10-23 14:07:15,716][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in_we" is new
[2020-10-23 14:07:15,716][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_inst
[2020-10-23 14:07:15,716][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-23 14:07:15,716][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-23 14:07:15,716][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,716][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-23 14:07:15,716][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-23 14:07:15,716][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,716][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-23 14:07:15,716][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 14:07:15,716][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-23 14:07:15,717][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-23 14:07:15,717][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-23 14:07:15,717][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-23 14:07:15,717][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-23 14:07:15,717][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 14:07:15,717][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-23 14:07:15,717][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-23 14:07:15,717][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-23 14:07:15,717][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-23 14:07:15,717][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-23 14:07:15,717][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-23 14:07:15,717][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-23 14:07:15,717][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,717][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-23 14:07:15,717][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-23 14:07:15,717][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,717][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-23 14:07:15,718][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-23 14:07:15,718][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,718][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-23 14:07:15,718][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-23 14:07:15,718][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,718][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-23 14:07:15,718][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-23 14:07:15,718][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-23 14:07:15,718][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out1 to top
[2020-10-23 14:07:15,718][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-23 14:07:15,718][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-23 14:07:15,718][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 14:07:15,718][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-23 14:07:15,718][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-23 14:07:15,718][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-23 14:07:15,718][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock1} to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock1}" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-23 14:07:15,719][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-23 14:07:15,719][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-23 14:07:15,720][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-23 14:07:15,720][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-23 14:07:15,720][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-23 14:07:15,720][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-23 14:07:15,720][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-23 14:07:15,720][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 14:07:15,720][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 14:07:15,720][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:07:15,720][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-23 14:07:15,720][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-23 14:07:15,720][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-23 14:07:15,721][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-23 14:07:15,721][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:07:15,721][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:07:15,722][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-23 14:07:15,722][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-23 14:07:15,722][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-23 14:07:15,722][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-23 14:07:15,722][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-23 14:07:15,722][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-23 14:07:15,722][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-23 14:07:15,722][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-23 14:07:15,722][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-23 14:07:15,722][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-23 14:07:15,723][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe0_rst to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe0_tx_valid to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe0_tx_afull to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe0_tx_overflow to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe0_tx_data to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip to top
[2020-10-23 14:07:15,723][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-23 14:07:15,723][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe0_rx_valid to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe0_rx_data to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe0_rx_source_port to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun to top
[2020-10-23 14:07:15,724][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-23 14:07:15,724][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_ack to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe0_led_up to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe0_led_rx to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe0_led_tx to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-23 14:07:15,725][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" is new
[2020-10-23 14:07:15,725][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-23 14:07:15,725][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe0wb_err to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_err" is new
[2020-10-23 14:07:15,726][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-23 14:07:15,726][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" is new
[2020-10-23 14:07:15,727][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_wb2axi4lite
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" already exists
[2020-10-23 14:07:15,727][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-23 14:07:15,727][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" already exists
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-23 14:07:15,728][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" already exists
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-23 14:07:15,728][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-23 14:07:15,728][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-23 14:07:15,728][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-23 14:07:15,728][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-23 14:07:15,728][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-23 14:07:15,728][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-23 14:07:15,728][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-23 14:07:15,728][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-23 14:07:15,729][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-23 14:07:15,729][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-23 14:07:15,730][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-23 14:07:15,730][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-23 14:07:15,730][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-23 14:07:15,730][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-23 14:07:15,730][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-23 14:07:15,730][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-23 14:07:15,730][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-23 14:07:15,730][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-23 14:07:15,730][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-23 14:07:15,730][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-23 14:07:15,730][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-23 14:07:15,730][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,730][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-23 14:07:15,730][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-23 14:07:15,730][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,730][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-23 14:07:15,731][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-23 14:07:15,731][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,731][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-23 14:07:15,731][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-23 14:07:15,731][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,731][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-23 14:07:15,731][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-23 14:07:15,731][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-23 14:07:15,731][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out2 to top
[2020-10-23 14:07:15,731][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-23 14:07:15,731][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-23 14:07:15,731][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 14:07:15,731][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-23 14:07:15,731][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-23 14:07:15,731][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-23 14:07:15,731][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock2} to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock2}" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-23 14:07:15,732][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-23 14:07:15,732][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-23 14:07:15,733][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-23 14:07:15,733][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:07:15,733][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:07:15,733][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-23 14:07:15,734][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-23 14:07:15,734][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-23 14:07:15,734][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-23 14:07:15,735][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:07:15,735][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:07:15,735][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-23 14:07:15,735][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-23 14:07:15,735][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-23 14:07:15,735][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-23 14:07:15,735][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-23 14:07:15,735][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-23 14:07:15,735][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-23 14:07:15,735][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-23 14:07:15,736][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-23 14:07:15,736][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-23 14:07:15,736][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe1_rst to top
[2020-10-23 14:07:15,736][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe1_tx_valid to top
[2020-10-23 14:07:15,736][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe1_tx_afull to top
[2020-10-23 14:07:15,736][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe1_tx_overflow to top
[2020-10-23 14:07:15,736][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-23 14:07:15,736][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe1_tx_data to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe1_rx_valid to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe1_rx_data to top
[2020-10-23 14:07:15,737][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-23 14:07:15,737][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe1_rx_source_port to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_ack to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe1_led_up to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-23 14:07:15,738][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe1_led_rx to top
[2020-10-23 14:07:15,738][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe1_led_tx to top
[2020-10-23 14:07:15,739][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-23 14:07:15,739][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-23 14:07:15,739][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" is new
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-23 14:07:15,739][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" is new
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-23 14:07:15,739][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" is new
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-23 14:07:15,739][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" is new
[2020-10-23 14:07:15,739][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-23 14:07:15,739][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" is new
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-23 14:07:15,740][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" is new
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-23 14:07:15,740][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" is new
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-23 14:07:15,740][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" is new
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe1wb_err to top
[2020-10-23 14:07:15,740][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_err" is new
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-23 14:07:15,740][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" is new
[2020-10-23 14:07:15,740][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_wb2axi4lite
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-23 14:07:15,740][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" already exists
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-23 14:07:15,740][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" already exists
[2020-10-23 14:07:15,740][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-23 14:07:15,741][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:07:15,741][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-23 14:07:15,742][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-23 14:07:15,742][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-23 14:07:15,742][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-23 14:07:15,743][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-23 14:07:15,743][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-23 14:07:15,744][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-23 14:07:15,744][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-23 14:07:15,744][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-23 14:07:15,744][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-23 14:07:15,744][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-23 14:07:15,744][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-23 14:07:15,744][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 14:07:15,744][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-23 14:07:15,745][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-23 14:07:15,745][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-23 14:07:15,745][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-23 14:07:15,745][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-23 14:07:15,745][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-23 14:07:15,745][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-23 14:07:15,745][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-23 14:07:15,746][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-23 14:07:15,746][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-23 14:07:15,746][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-23 14:07:15,746][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-23 14:07:15,746][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-23 14:07:15,746][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-23 14:07:15,746][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-23 14:07:15,747][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-23 14:07:15,747][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-23 14:07:15,748][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-23 14:07:15,748][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-23 14:07:15,749][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-23 14:07:15,749][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-23 14:07:15,750][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-23 14:07:15,750][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-23 14:07:15,750][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-23 14:07:15,750][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-23 14:07:15,750][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-23 14:07:15,750][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-23 14:07:15,750][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-23 14:07:15,750][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-23 14:07:15,750][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-23 14:07:15,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-23 14:07:15,750][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-23 14:07:15,750][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-23 14:07:15,750][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-23 14:07:15,750][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-23 14:07:15,750][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-23 14:07:15,751][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-23 14:07:15,751][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-23 14:07:15,751][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-23 14:07:15,751][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-23 14:07:15,751][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-23 14:07:15,751][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-23 14:07:15,751][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-23 14:07:15,751][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-23 14:07:15,751][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-23 14:07:15,751][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:07:15,751][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-23 14:07:15,751][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-23 14:07:15,751][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-23 14:07:15,751][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-23 14:07:15,751][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-23 14:07:15,752][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-23 14:07:15,752][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_user_data_out
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out
[2020-10-23 14:07:15,752][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_user_data_out
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in
[2020-10-23 14:07:15,753][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in
[2020-10-23 14:07:15,754][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out
[2020-10-23 14:07:15,755][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_user_data_out
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we
[2020-10-23 14:07:15,756][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we
[2020-10-23 14:07:15,757][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we
[2020-10-23 14:07:15,758][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-23 14:07:15,759][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock1}
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-23 14:07:15,760][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_rx
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_tx
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_up
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rst
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_ack
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_data
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_port
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_valid
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_afull
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_data
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_overflow
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_valid
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_cyc
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_stb
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_we
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_ack
[2020-10-23 14:07:15,761][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_adr
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_i
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_o
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_err
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_rst
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_sel
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-23 14:07:15,762][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock2}
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_rx
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_tx
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_up
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rst
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_ack
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_data
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame
[2020-10-23 14:07:15,763][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_port
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_valid
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_afull
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_data
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_overflow
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_valid
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_cyc
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_stb
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_we
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_ack
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_adr
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_i
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_o
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_err
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_rst
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_sel
[2020-10-23 14:07:15,764][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-23 14:07:15,765][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-23 14:07:15,766][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-23 14:07:15,767][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-23 14:07:15,769][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-23 14:07:15,770][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,770][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-23 14:07:15,770][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-23 14:07:15,770][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,770][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:07:15,770][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,770][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,770][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,770][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-23 14:07:15,770][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-23 14:07:15,770][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,770][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:07:15,770][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,770][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,770][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,770][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-23 14:07:15,770][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-23 14:07:15,770][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,770][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:07:15,771][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,771][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,771][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,771][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-23 14:07:15,771][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-23 14:07:15,771][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,771][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:07:15,771][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,771][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,771][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,771][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-23 14:07:15,771][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-23 14:07:15,771][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,771][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:07:15,771][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,771][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,771][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,771][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-23 14:07:15,771][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-23 14:07:15,771][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,771][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:07:15,771][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,771][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,771][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 14:07:15,772][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-23 14:07:15,772][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-23 14:07:15,772][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-23 14:07:15,772][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-23 14:07:15,772][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 14:07:15,772][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 14:07:15,772][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-23 14:07:15,772][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 14:07:15,772][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,772][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-23 14:07:15,772][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-23 14:07:15,772][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,772][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:07:15,772][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,772][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,772][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,772][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-23 14:07:15,772][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-23 14:07:15,772][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,772][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:07:15,772][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,772][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,772][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,772][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-23 14:07:15,772][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-23 14:07:15,773][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,773][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:07:15,773][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,773][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,773][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,773][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-23 14:07:15,773][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-23 14:07:15,773][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,773][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:07:15,773][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,773][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,773][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,773][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-23 14:07:15,773][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-23 14:07:15,773][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,773][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:07:15,773][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,773][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,773][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,773][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-23 14:07:15,773][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-23 14:07:15,773][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,773][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:07:15,774][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,774][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,774][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 14:07:15,774][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-23 14:07:15,774][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-23 14:07:15,774][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-23 14:07:15,774][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-23 14:07:15,774][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 14:07:15,774][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 14:07:15,774][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-23 14:07:15,774][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 14:07:15,774][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,774][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-23 14:07:15,774][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:07:15,774][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:07:15,774][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-23 14:07:15,774][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,774][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,774][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,774][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,774][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 14:07:15,775][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,775][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,775][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,775][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 14:07:15,775][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,775][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:07:15,775][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,775][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 14:07:15,775][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,775][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-23 14:07:15,775][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:07:15,775][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:07:15,775][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-23 14:07:15,775][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,775][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,775][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,775][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,775][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 14:07:15,775][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,775][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,775][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,775][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 14:07:15,775][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,775][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:07:15,776][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,776][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 14:07:15,776][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,776][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-23 14:07:15,776][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:07:15,776][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:07:15,776][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-23 14:07:15,776][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,776][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,776][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,776][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,776][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 14:07:15,776][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,776][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,776][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,776][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 14:07:15,776][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,776][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:07:15,776][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,776][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 14:07:15,776][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,776][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-23 14:07:15,776][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:07:15,776][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:07:15,776][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-23 14:07:15,776][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,777][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,777][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,777][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,777][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 14:07:15,777][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,777][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:07:15,777][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,777][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 14:07:15,777][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:07:15,777][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:07:15,777][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:07:15,777][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 14:07:15,777][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:07:15,777][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-23 14:07:15,777][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-23 14:07:15,777][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:07:15,777][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-23 14:07:15,777][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:07:15,777][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:07:15,777][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 14:07:15,777][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-23 14:07:15,777][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-23 14:07:15,777][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-23 14:07:15,777][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-23 14:07:15,777][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 14:07:15,778][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 14:07:15,778][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-23 14:07:15,778][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 14:07:15,778][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-23 14:07:15,778][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-23 14:07:15,778][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-23 14:07:15,778][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-23 14:07:15,778][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-23 14:07:15,778][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-23 14:07:15,778][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-23 14:07:15,778][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-23 14:07:15,778][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-23 14:07:15,778][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-23 14:07:15,778][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-23 14:07:15,778][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-23 14:07:15,778][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-23 14:07:15,778][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-23 14:07:15,778][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-23 14:07:15,778][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-23 14:07:15,778][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-23 14:07:15,778][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-23 14:07:15,778][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-23 14:07:15,778][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-23 14:07:15,778][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-23 14:07:15,779][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-23 14:07:15,779][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-23 14:07:15,779][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-23 14:07:15,780][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-23 14:07:15,780][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext on led 
[2020-10-23 14:07:15,780][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext AR13
[2020-10-23 14:07:15,780][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-23 14:07:15,780][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led1_gbe0_up_ext on led 
[2020-10-23 14:07:15,780][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led1_gbe0_up_ext AP13
[2020-10-23 14:07:15,780][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led1_gbe0_up_ext LVCMOS18
[2020-10-23 14:07:15,780][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext on led 
[2020-10-23 14:07:15,780][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext AR16
[2020-10-23 14:07:15,780][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-23 14:07:15,780][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led3_gbe1_up_ext on led 
[2020-10-23 14:07:15,780][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led3_gbe1_up_ext AP16
[2020-10-23 14:07:15,780][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led3_gbe1_up_ext LVCMOS18
[2020-10-23 14:07:15,780][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-23 14:07:15,780][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-23 14:07:15,780][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-23 14:07:15,780][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-23 14:07:15,780][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-23 14:07:15,780][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-23 14:07:15,780][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-23 14:07:15,780][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-23 14:07:15,780][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,781][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-23 14:07:15,782][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-23 14:07:15,782][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-23 14:07:15,782][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-23 14:07:15,782][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-23 14:07:15,782][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-23 14:07:15,783][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-23 14:07:15,784][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-23 14:07:15,785][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-23 14:07:15,785][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-23 14:07:15,785][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-23 14:07:15,785][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-23 14:07:15,841][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-23 14:07:15,842][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-23 14:07:15,842][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-23 14:07:15,878][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-23 14:07:15,878][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-23 14:07:15,878][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-23 14:07:15,945][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-23 14:07:15,945][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-23 14:07:15,945][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-23 14:07:15,945][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-23 14:07:15,946][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-23 14:07:15,946][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-23 14:07:15,947][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-23 14:07:15,947][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-23 14:07:15,948][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-23 14:07:15,948][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-23 14:07:15,949][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-23 14:07:15,949][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-23 14:07:15,949][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-23 14:07:15,949][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-23 14:07:15,949][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552a20>
[2020-10-23 14:07:15,949][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-23 14:07:15,949][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,949][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-23 14:07:15,949][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,949][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552a58>
[2020-10-23 14:07:15,949][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-23 14:07:15,949][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,949][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-23 14:07:15,949][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,949][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552a90>
[2020-10-23 14:07:15,949][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-23 14:07:15,949][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,949][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-23 14:07:15,950][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,950][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552ac8>
[2020-10-23 14:07:15,950][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-23 14:07:15,950][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,950][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-23 14:07:15,950][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,950][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552b00>
[2020-10-23 14:07:15,950][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-23 14:07:15,950][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,950][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-23 14:07:15,950][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,950][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552b38>
[2020-10-23 14:07:15,950][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-23 14:07:15,950][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,950][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-23 14:07:15,950][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,950][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552b70>
[2020-10-23 14:07:15,951][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-23 14:07:15,951][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,951][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-23 14:07:15,951][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,951][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552ba8>
[2020-10-23 14:07:15,951][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-23 14:07:15,951][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,951][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-23 14:07:15,951][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,951][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552be0>
[2020-10-23 14:07:15,951][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-23 14:07:15,951][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,951][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-23 14:07:15,951][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,951][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552c18>
[2020-10-23 14:07:15,951][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-23 14:07:15,951][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,951][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-23 14:07:15,952][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,952][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552c50>
[2020-10-23 14:07:15,952][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-23 14:07:15,952][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,952][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-23 14:07:15,952][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,952][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552c88>
[2020-10-23 14:07:15,952][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-23 14:07:15,952][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,952][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-23 14:07:15,952][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,952][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552cc0>
[2020-10-23 14:07:15,952][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext -> led
[2020-10-23 14:07:15,952][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,952][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-23 14:07:15,952][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,952][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:07:15,952][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552cf8>
[2020-10-23 14:07:15,953][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led1_gbe0_up_ext -> led
[2020-10-23 14:07:15,953][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-23 14:07:15,953][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:07:15,953][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552d30>
[2020-10-23 14:07:15,953][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext -> led
[2020-10-23 14:07:15,953][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-23 14:07:15,953][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:07:15,953][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552d68>
[2020-10-23 14:07:15,953][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led3_gbe1_up_ext -> led
[2020-10-23 14:07:15,953][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-23 14:07:15,953][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:07:15,953][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7fc798552da0>
[2020-10-23 14:07:15,953][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-23 14:07:15,953][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:07:15,953][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-23 14:07:15,954][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:07:15,954][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fc7985525c0>
[2020-10-23 14:07:15,954][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fc7985525f8>
[2020-10-23 14:07:15,954][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7fc798552630>
[2020-10-23 14:07:15,954][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7fc798552668>
[2020-10-23 14:07:15,954][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7fc7985526a0>
[2020-10-23 14:07:15,954][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fc7985527f0>
[2020-10-23 14:07:15,954][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fc798552828>
[2020-10-23 14:07:15,954][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:07:15,954][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fc798552860>
[2020-10-23 14:07:15,954][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7fc798552898>
[2020-10-23 14:07:15,955][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fc798552908>
[2020-10-23 14:07:15,955][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fc798552940>
[2020-10-23 14:07:15,955][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fc798552978>
[2020-10-23 14:07:15,955][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7fc7985529b0>
[2020-10-23 14:07:15,955][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fc7985526d8>
[2020-10-23 14:07:15,955][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fc798552710>
[2020-10-23 14:07:15,955][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:07:15,955][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fc798552748>
[2020-10-23 14:07:15,955][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7fc798552780>
[2020-10-23 14:07:15,956][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fc798552dd8>
[2020-10-23 14:07:15,956][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fc798552e10>
[2020-10-23 14:07:15,956][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fc798552e48>
[2020-10-23 14:07:15,956][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fc798552e80>
[2020-10-23 14:07:15,956][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fc798552eb8>
[2020-10-23 14:07:15,956][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:07:15,956][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7fc798552ef0>
[2020-10-23 14:07:15,956][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:07:15,956][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-23 14:07:15,956][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 14:07:15,957][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-23 14:07:15,957][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-23 14:07:15,957][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:07:15,958][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-23 14:07:15,958][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-23 14:07:15,959][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-23 14:07:15,959][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-23 14:07:15,959][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-23 14:07:15,959][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:07:15,959][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-23 14:07:15,959][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:07:15,959][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-23 14:07:15,960][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-23 14:07:15,960][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-23 14:07:15,960][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-23 14:07:15,961][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/
[2020-10-23 14:07:15,961][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:26:11,310][version.py:119][_validate_prerelease][DEBUG][MainThread]: A Release Candidate
[2020-10-23 14:26:11,310][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-23 14:26:11,392][version.py:110][_validate_prerelease][DEBUG][MainThread]: Not a Pre-Release
[2020-10-23 14:26:11,418][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-23 14:26:11,418][arguments.py:49][__init__][INFO][MainThread]: Loading Arguments from Command Line...
[2020-10-23 14:26:11,418][customlogging.py:143][sect_break][INFO][MainThread]: ********************************************************************************
[2020-10-23 14:26:11,418][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --log (False)
[2020-10-23 14:26:11,418][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_file ([])
[2020-10-23 14:26:11,418][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --input_folder ([])
[2020-10-23 14:26:11,418][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --path ([])
[2020-10-23 14:26:11,418][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_output ()
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_output ()
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_library (work)
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --slave_library (work)
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --bus_definition_number (0)
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relative_output_path ()
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --xml_help (False)
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --relocate_path ()
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --constant ([])
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --tb (False)
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_top ()
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --vhdl_record_name (t_axi4lite_mmap_slaves)
[2020-10-23 14:26:11,419][arguments.py:195][_set_args_as_attrs][DEBUG][MainThread]: Setting Attribute from Arg: --zip (False)
[2020-10-23 14:26:11,419][toolflow.py:900][xml2vhdl][INFO][MainThread]: Trying to generate AXI HDL from XML
[2020-10-23 14:26:11,420][toolflow.py:901][xml2vhdl][INFO][MainThread]:   Input directory: ['/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source']
[2020-10-23 14:26:11,420][toolflow.py:902][xml2vhdl][INFO][MainThread]:   Output XML directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-23 14:26:11,420][toolflow.py:903][xml2vhdl][INFO][MainThread]:   Output directory: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output
[2020-10-23 14:26:11,420][toolflow.py:904][xml2vhdl][INFO][MainThread]:   Slave library: xil_defaultlib
[2020-10-23 14:26:11,421][toolflow.py:905][xml2vhdl][INFO][MainThread]:   Bus library: xil_defaultlib
[2020-10-23 14:26:11,422][xml2vhdl.py:116][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,422][xml2vhdl.py:117][__init__][INFO][MainThread]: Compile order:
[2020-10-23 14:26:11,423][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_rxs_ss_bram
[2020-10-23 14:26:11,423][xml2vhdl.py:120][__init__][INFO][MainThread]: 	tx_snapshot_ss_bram
[2020-10-23 14:26:11,423][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1_txs_ss_bram
[2020-10-23 14:26:11,423][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sw_reg
[2020-10-23 14:26:11,423][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0
[2020-10-23 14:26:11,423][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_rxs_ss_bram
[2020-10-23 14:26:11,424][xml2vhdl.py:120][__init__][INFO][MainThread]: 	sys_block
[2020-10-23 14:26:11,424][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe1
[2020-10-23 14:26:11,424][xml2vhdl.py:120][__init__][INFO][MainThread]: 	gbe0_txs_ss_bram
[2020-10-23 14:26:11,424][xml2vhdl.py:120][__init__][INFO][MainThread]: 	axi4lite_top
[2020-10-23 14:26:11,424][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml
[2020-10-23 14:26:11,425][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,425][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,425][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,425][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,425][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,425][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_rxs_ss_bram_memory_map.xml"
[2020-10-23 14:26:11,426][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,426][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,426][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,426][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,426][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,427][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,427][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,427][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,427][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,427][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,428][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,428][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,428][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,428][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,429][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,429][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,429][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,429][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,429][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,429][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,429][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,430][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,430][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,430][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,430][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,431][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,431][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_rxs_ss_bram_memory_map_output.xml
[2020-10-23 14:26:11,434][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_pkg.vhd
[2020-10-23 14:26:11,435][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram.vhd
[2020-10-23 14:26:11,435][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_rxs_ss_bram_muxdemux.vhd
[2020-10-23 14:26:11,436][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_rxs_ss_bram_dp_ram.vhd
[2020-10-23 14:26:11,436][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:26:11,436][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,436][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,437][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml
[2020-10-23 14:26:11,437][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,437][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,437][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,437][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,437][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,437][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/tx_snapshot_ss_bram_memory_map.xml"
[2020-10-23 14:26:11,437][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,437][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,437][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,437][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,437][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,438][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,438][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,438][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,438][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,438][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,438][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,438][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,438][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,438][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,438][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,438][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,438][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,439][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,439][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,439][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,439][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,439][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,439][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,439][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,439][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,439][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,439][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/tx_snapshot_ss_bram_memory_map_output.xml
[2020-10-23 14:26:11,440][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_pkg.vhd
[2020-10-23 14:26:11,440][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram.vhd
[2020-10-23 14:26:11,441][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_tx_snapshot_ss_bram_muxdemux.vhd
[2020-10-23 14:26:11,441][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_tx_snapshot_ss_bram_dp_ram.vhd
[2020-10-23 14:26:11,441][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:26:11,441][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,441][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,441][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml
[2020-10-23 14:26:11,441][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,442][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,442][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,442][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,442][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,442][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_txs_ss_bram_memory_map.xml"
[2020-10-23 14:26:11,442][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,442][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,442][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,442][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,442][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,442][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,442][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,442][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,442][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,443][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,443][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,443][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,443][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,443][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,443][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,443][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,443][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,443][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,443][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,443][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,443][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,443][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,444][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,444][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,444][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,444][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,444][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_txs_ss_bram_memory_map_output.xml
[2020-10-23 14:26:11,445][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_pkg.vhd
[2020-10-23 14:26:11,445][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram.vhd
[2020-10-23 14:26:11,445][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_txs_ss_bram_muxdemux.vhd
[2020-10-23 14:26:11,446][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe1_txs_ss_bram_dp_ram.vhd
[2020-10-23 14:26:11,446][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:26:11,446][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,446][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,446][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml
[2020-10-23 14:26:11,447][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,447][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,447][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,447][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,447][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,447][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sw_reg_memory_map.xml"
[2020-10-23 14:26:11,448][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,448][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 39
[2020-10-23 14:26:11,448][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,448][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,448][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,448][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,448][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,448][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,448][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,451][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,451][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,451][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 38
[2020-10-23 14:26:11,451][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 ...
 [0 0 1 ... 0 0 0]
 [0 0 0 ... 0 0 0]
 [0 0 1 ... 0 0 0]]
[2020-10-23 14:26:11,451][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       ...,
       [0, 0, 1, ..., 0, 0, 0],
       [0, 0, 0, ..., 0, 0, 0],
       [0, 0, 1, ..., 0, 0, 0]])}
[2020-10-23 14:26:11,451][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,451][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,459][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,459][slave.py:108][dec_route_add][DEBUG][MainThread]: 38
[2020-10-23 14:26:11,459][slave.py:109][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 14:26:11,459][slave.py:110][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 14:26:11,459][slave.py:111][dec_route_add][DEBUG][MainThread]: 38
[2020-10-23 14:26:11,461][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,463][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,463][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,463][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,463][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,463][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:26:11,463][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,463][slave.py:108][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 14:26:11,463][slave.py:109][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,463][slave.py:110][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,464][slave.py:111][dec_route_add][DEBUG][MainThread]: 32
[2020-10-23 14:26:11,464][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,464][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:26:11,464][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,464][slave.py:108][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 14:26:11,464][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,464][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,464][slave.py:111][dec_route_add][DEBUG][MainThread]: 6
[2020-10-23 14:26:11,466][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,468][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,468][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,468][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,468][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,468][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:26:11,468][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,468][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:26:11,468][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,468][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:26:11,468][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,468][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,468][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,468][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,468][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,468][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,468][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:26:11,468][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,468][slave.py:108][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,469][slave.py:109][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,469][slave.py:110][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,469][slave.py:111][dec_route_add][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,469][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,469][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:26:11,469][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,469][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,469][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,469][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,469][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,469][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,469][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:26:11,469][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,469][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,469][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,469][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,469][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,471][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,473][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,473][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,473][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,473][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,473][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:26:11,473][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,473][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:26:11,473][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,473][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:26:11,473][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,473][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:26:11,473][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,473][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:26:11,474][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,474][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:26:11,474][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,474][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:26:11,474][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,474][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,474][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:26:11,474][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,474][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,474][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:26:11,474][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,474][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,474][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:26:11,474][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,474][slave.py:108][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,474][slave.py:109][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,474][slave.py:110][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,475][slave.py:111][dec_route_add][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,475][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,475][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:26:11,475][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,475][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,475][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,475][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,475][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,475][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,475][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:26:11,475][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,475][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,475][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,475][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,475][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,475][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,475][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:26:11,475][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,475][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:26:11,477][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,479][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,479][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,479][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,479][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,479][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:26:11,480][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,480][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 14:26:11,480][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,480][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,481][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 14:26:11,481][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,481][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,481][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 14:26:11,481][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,481][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,481][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 14:26:11,481][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,481][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,481][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 14:26:11,481][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,481][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,481][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,481][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 14:26:11,482][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,482][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,482][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,482][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,482][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,482][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 14:26:11,482][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,482][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,482][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,482][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,482][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,482][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 14:26:11,482][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,482][slave.py:108][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,482][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,482][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,482][slave.py:111][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,482][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 14:26:11,482][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 14:26:11,482][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 14:26:11,482][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,482][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 14:26:11,485][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,487][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:26:11,487][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,487][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 14:26:11,488][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,488][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 14:26:11,489][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,489][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-23 14:26:11,489][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,489][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,489][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-23 14:26:11,489][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,489][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,489][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-23 14:26:11,489][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,489][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,489][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-23 14:26:11,489][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,489][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,489][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,489][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,489][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-23 14:26:11,489][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,489][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,490][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-23 14:26:11,490][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,490][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,490][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-23 14:26:11,490][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,490][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,490][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-23 14:26:11,490][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v0_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,490][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,490][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-23 14:26:11,490][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,490][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,490][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,490][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,491][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-23 14:26:11,491][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,491][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,491][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-23 14:26:11,491][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,491][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,491][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-23 14:26:11,491][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v0_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,491][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,491][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-23 14:26:11,491][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,491][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,491][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,491][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,491][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-23 14:26:11,491][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v0_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,491][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,492][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,492][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,492][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,492][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,492][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-23 14:26:11,492][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,492][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,492][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,492][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,492][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,492][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,492][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-23 14:26:11,492][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_7v0_6v1_5v1_4v1_3v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,492][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,492][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,492][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,492][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,494][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,496][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,496][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,496][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,496][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,496][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0
[2020-10-23 14:26:11,496][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 7
[2020-10-23 14:26:11,496][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1
[2020-10-23 14:26:11,496][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 6
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 5
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v1_2v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,497][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0
[2020-10-23 14:26:11,497][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v0_2v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v1_4v0_3v1_2v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,498][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1
[2020-10-23 14:26:11,498][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v0_2v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v0_3v1_2v1
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,499][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v0
[2020-10-23 14:26:11,499][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v0_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v0_4v1_3v1_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v0_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v0_3v1_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v0_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v0_5v1_4v1_3v1_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v0_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v0
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,500][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v0_3v1_2v1
[2020-10-23 14:26:11,500][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v0
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v0_2v1
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v0
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v0_4v1_3v1_2v1
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v0
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v0_2v1
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v0
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v0_3v1_2v1
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v0
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v0_2v1
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v0
[2020-10-23 14:26:11,501][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,501][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_7v0_6v1_5v1_4v1_3v1_2v1
[2020-10-23 14:26:11,503][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_7v0': [], '-1v0_7v1': [], '-1v0_7v0_6v0': [], '-1v0_7v0_6v1': [], '-1v0_7v1_4v0': [], '-1v0_7v1_4v1': [], '-1v0_7v0_6v0_5v0': [], '-1v0_7v0_6v0_5v1': [], '-1v0_7v0_6v1_5v0': [], '-1v0_7v0_6v1_5v1': [], '-1v0_7v1_4v0_3v0': [], '-1v0_7v1_4v0_3v1': [], '-1v0_7v1_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0': [], '-1v0_7v0_6v0_5v0_4v1': [], '-1v0_7v0_6v0_5v1_4v0': [], '-1v0_7v0_6v0_5v1_4v1': [], '-1v0_7v0_6v1_5v0_4v0': [], '-1v0_7v0_6v1_5v0_4v1': [], '-1v0_7v0_6v1_5v1_4v0': [], '-1v0_7v0_6v1_5v1_4v1': [], '-1v0_7v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0': [], '-1v0_7v0_6v0_5v0_4v0_3v1': [], '-1v0_7v0_6v0_5v0_4v1_3v0': [], '-1v0_7v0_6v0_5v0_4v1_3v1': [], '-1v0_7v0_6v0_5v1_4v0_3v0': [], '-1v0_7v0_6v0_5v1_4v0_3v1': [], '-1v0_7v0_6v0_5v1_4v1_3v0': [], '-1v0_7v0_6v0_5v1_4v1_3v1': [], '-1v0_7v0_6v1_5v0_4v0_3v0': [], '-1v0_7v0_6v1_5v0_4v0_3v1': [], '-1v0_7v0_6v1_5v0_4v1_3v0': [], '-1v0_7v0_6v1_5v0_4v1_3v1': [], '-1v0_7v0_6v1_5v1_4v0_3v0': [], '-1v0_7v0_6v1_5v1_4v0_3v1': [], '-1v0_7v0_6v1_5v1_4v1_3v0': [], '-1v0_7v0_6v1_5v1_4v1_3v1': [], '-1v0_7v0_6v0_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v0_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v0_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v0': [array([0, 0, 0, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v0_3v1_2v1': [array([0, 0, 1, 1, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v0': [array([0, 0, 0, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v0_2v1': [array([0, 0, 1, 0, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v0': [array([0, 0, 0, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_7v0_6v1_5v1_4v1_3v1_2v1': [array([0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,504][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,504][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,504][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,504][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,504][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,504][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,504][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	100
[2020-10-23 14:26:11,504][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,504][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,504][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	104
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	108
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	112
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	116
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	120
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	124
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,505][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	128
[2020-10-23 14:26:11,505][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,505][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:26:11,505][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	132
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	136
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	140
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x9c
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	144
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x94
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	148
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x94
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	24
[2020-10-23 14:26:11,506][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,506][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,506][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,506][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	28
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	32
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	36
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	40
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	44
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	48
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	52
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,507][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,507][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,507][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	56
[2020-10-23 14:26:11,507][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	60
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	64
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	68
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	72
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	76
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	8
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	80
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,508][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,508][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	84
[2020-10-23 14:26:11,508][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,508][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,509][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,509][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	88
[2020-10-23 14:26:11,509][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,509][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,509][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,509][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	92
[2020-10-23 14:26:11,509][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,509][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,509][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,509][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	96
[2020-10-23 14:26:11,509][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,509][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0xfc
[2020-10-23 14:26:11,509][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,509][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,509][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,509][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,509][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 8
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 24
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 28
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 32
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 36
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 40
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 44
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 48
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 52
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 56
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 60
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 64
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 68
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 72
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 76
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 80
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 84
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 88
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 92
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 96
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 100
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 104
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 108
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 112
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 116
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 120
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 124
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 128
[2020-10-23 14:26:11,510][slave.py:476][get_size][DEBUG][MainThread]: 132
[2020-10-23 14:26:11,511][slave.py:476][get_size][DEBUG][MainThread]: 136
[2020-10-23 14:26:11,511][slave.py:476][get_size][DEBUG][MainThread]: 140
[2020-10-23 14:26:11,511][slave.py:476][get_size][DEBUG][MainThread]: 144
[2020-10-23 14:26:11,511][slave.py:476][get_size][DEBUG][MainThread]: 148
[2020-10-23 14:26:11,513][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sw_reg_memory_map_output.xml
[2020-10-23 14:26:11,516][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_pkg.vhd
[2020-10-23 14:26:11,517][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd
[2020-10-23 14:26:11,517][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd
[2020-10-23 14:26:11,517][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,517][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,517][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml
[2020-10-23 14:26:11,517][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,517][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,517][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,517][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,517][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,518][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_memory_map.xml"
[2020-10-23 14:26:11,518][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,518][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,518][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,518][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,518][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,518][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,518][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,518][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,518][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,518][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,518][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,518][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,519][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,519][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,519][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,519][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,519][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,519][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,519][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,519][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,519][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,519][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,519][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,519][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,519][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,519][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,520][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_memory_map_output.xml
[2020-10-23 14:26:11,520][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_pkg.vhd
[2020-10-23 14:26:11,520][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0.vhd
[2020-10-23 14:26:11,521][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_muxdemux.vhd
[2020-10-23 14:26:11,521][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,521][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,521][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml
[2020-10-23 14:26:11,521][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,521][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,521][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,521][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,521][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,521][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_rxs_ss_bram_memory_map.xml"
[2020-10-23 14:26:11,521][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,521][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,521][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,522][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,522][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,522][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,522][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,522][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,522][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,522][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,522][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,522][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,522][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,522][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,522][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,522][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,523][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,523][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,523][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,523][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,523][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,523][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,523][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,523][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,523][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,523][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,523][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_rxs_ss_bram_memory_map_output.xml
[2020-10-23 14:26:11,524][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_pkg.vhd
[2020-10-23 14:26:11,524][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram.vhd
[2020-10-23 14:26:11,524][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_rxs_ss_bram_muxdemux.vhd
[2020-10-23 14:26:11,525][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_rxs_ss_bram_dp_ram.vhd
[2020-10-23 14:26:11,525][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:26:11,525][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,525][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,525][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml
[2020-10-23 14:26:11,525][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,525][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,525][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,525][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,525][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,525][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/sys_block_memory_map.xml"
[2020-10-23 14:26:11,526][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,526][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 6
[2020-10-23 14:26:11,526][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,526][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,526][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,526][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,526][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,526][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,526][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,526][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,526][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,526][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 5
[2020-10-23 14:26:11,527][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,527][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,527][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,527][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,527][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,527][slave.py:108][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:26:11,527][slave.py:109][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:26:11,527][slave.py:110][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,527][slave.py:111][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:26:11,528][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,528][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,528][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,528][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,528][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,528][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 14:26:11,528][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,528][slave.py:108][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:26:11,528][slave.py:109][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,528][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,528][slave.py:111][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:26:11,528][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,529][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 14:26:11,529][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,529][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,529][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,529][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,529][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,529][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,529][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,529][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,529][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,529][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,529][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 14:26:11,530][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,530][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 14:26:11,530][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,530][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-23 14:26:11,530][slave.py:107][dec_route_add][DEBUG][MainThread]: -1v0_4v0_3v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,530][slave.py:108][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,530][slave.py:109][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,530][slave.py:110][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,530][slave.py:111][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,530][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,530][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-23 14:26:11,530][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,530][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-23 14:26:11,530][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,530][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-23 14:26:11,530][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,531][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 4
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 3
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v1
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v0
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v1_2v1
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v0
[2020-10-23 14:26:11,531][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: 2
[2020-10-23 14:26:11,531][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_4v0_3v0_2v1
[2020-10-23 14:26:11,532][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_4v0': [], '-1v0_4v1': [], '-1v0_4v0_3v0': [], '-1v0_4v0_3v1': [array([0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v0': [array([0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v1_2v1': [array([0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_4v0_3v0_2v1': [array([0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,532][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,532][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,532][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,532][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,532][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-23 14:26:11,532][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,532][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	12
[2020-10-23 14:26:11,532][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,532][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x18
[2020-10-23 14:26:11,532][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,532][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	16
[2020-10-23 14:26:11,532][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,532][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-23 14:26:11,532][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,532][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	20
[2020-10-23 14:26:11,532][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,532][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x14
[2020-10-23 14:26:11,532][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,532][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	4
[2020-10-23 14:26:11,532][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,532][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x1c
[2020-10-23 14:26:11,532][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,532][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,533][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,533][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,533][slave.py:476][get_size][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,533][slave.py:476][get_size][DEBUG][MainThread]: 12
[2020-10-23 14:26:11,533][slave.py:476][get_size][DEBUG][MainThread]: 16
[2020-10-23 14:26:11,533][slave.py:476][get_size][DEBUG][MainThread]: 20
[2020-10-23 14:26:11,533][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/sys_block_memory_map_output.xml
[2020-10-23 14:26:11,534][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_pkg.vhd
[2020-10-23 14:26:11,534][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block.vhd
[2020-10-23 14:26:11,534][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd
[2020-10-23 14:26:11,535][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,535][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,535][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml
[2020-10-23 14:26:11,535][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,535][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,535][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,535][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,535][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,535][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe1_memory_map.xml"
[2020-10-23 14:26:11,535][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,535][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,535][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,536][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,536][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,536][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,536][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,536][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,536][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,536][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,536][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,536][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,536][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,536][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,536][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,536][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,537][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,537][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,537][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,537][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,537][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,537][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,537][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,537][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,537][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,537][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,537][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe1_memory_map_output.xml
[2020-10-23 14:26:11,538][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_pkg.vhd
[2020-10-23 14:26:11,538][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1.vhd
[2020-10-23 14:26:11,538][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe1_muxdemux.vhd
[2020-10-23 14:26:11,538][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,538][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,538][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml
[2020-10-23 14:26:11,539][xml2slave.py:44][__init__][INFO][MainThread]: Selected bus:
[2020-10-23 14:26:11,539][xml2slave.py:46][__init__][INFO][MainThread]: 	name:  axi4lite
[2020-10-23 14:26:11,539][xml2slave.py:48][__init__][INFO][MainThread]: 	width: 32 bit
[2020-10-23 14:26:11,539][xml2slave.py:50][__init__][INFO][MainThread]: xml2vhdl.py version 1.16
[2020-10-23 14:26:11,539][xml2slave.py:96][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,539][xml2slave.py:98][__init__][INFO][MainThread]: Analysing: "/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/gbe0_txs_ss_bram_memory_map.xml"
[2020-10-23 14:26:11,539][xml2slave.py:115][__init__][INFO][MainThread]: Hierarchical levels are 1
[2020-10-23 14:26:11,539][xml2slave.py:117][__init__][INFO][MainThread]: Nodes are 2
[2020-10-23 14:26:11,539][xml2slave.py:118][__init__][INFO][MainThread]: Checking reserved words...
[2020-10-23 14:26:11,539][xml2slave.py:120][__init__][INFO][MainThread]: fill_child...
[2020-10-23 14:26:11,539][xml2slave.py:122][__init__][INFO][MainThread]: fill_complete_id...
[2020-10-23 14:26:11,539][xml2slave.py:124][__init__][INFO][MainThread]: fill_absolute_offset...
[2020-10-23 14:26:11,539][xml2slave.py:126][__init__][INFO][MainThread]: fill_type...
[2020-10-23 14:26:11,539][xml2slave.py:128][__init__][INFO][MainThread]: fill_addressable...
[2020-10-23 14:26:11,540][xml2slave.py:130][__init__][INFO][MainThread]: check_offset...
[2020-10-23 14:26:11,540][xml2slave.py:133][__init__][INFO][MainThread]: check_bitfield...
[2020-10-23 14:26:11,540][xml2slave.py:135][__init__][INFO][MainThread]: fill_decoder_mask...
[2020-10-23 14:26:11,540][slave.py:403][compute_decoder_mask][INFO][MainThread]: Addresses are: 1
[2020-10-23 14:26:11,540][slave.py:416][compute_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,540][slave.py:94][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,540][slave.py:76][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input: -1
[2020-10-23 14:26:11,540][slave.py:77][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,540][slave.py:118][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,540][slave.py:439][compute_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,540][slave.py:441][compute_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,540][slave.py:442][compute_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,540][slave.py:443][compute_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,540][slave.py:444][compute_decoder_mask][DEBUG][MainThread]: 	0x0
[2020-10-23 14:26:11,540][xml2slave.py:137][__init__][INFO][MainThread]: propagate_reset_value...
[2020-10-23 14:26:11,541][xml2slave.py:139][__init__][INFO][MainThread]: default_reset...
[2020-10-23 14:26:11,541][xml2slave.py:142][__init__][INFO][MainThread]: default_permission...
[2020-10-23 14:26:11,541][slave.py:476][get_size][DEBUG][MainThread]: 0
[2020-10-23 14:26:11,541][xml_gen.py:80][xml_build_output][INFO][MainThread]: Processing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/gbe0_txs_ss_bram_memory_map_output.xml
[2020-10-23 14:26:11,542][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_pkg.vhd
[2020-10-23 14:26:11,542][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram.vhd
[2020-10-23 14:26:11,542][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_gbe0_txs_ss_bram_muxdemux.vhd
[2020-10-23 14:26:11,542][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/ipb_gbe0_txs_ss_bram_dp_ram.vhd
[2020-10-23 14:26:11,542][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/asym_bram_tdp.vhd
[2020-10-23 14:26:11,543][xml2slave.py:834][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,543][xml2slave.py:835][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,543][xml2vhdl.py:126][__init__][INFO][MainThread]: Analysing: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map.xml
[2020-10-23 14:26:11,543][xml2ic.py:468][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,543][xml2ic.py:470][__init__][INFO][MainThread]: xml2ic.py version 1.8"
[2020-10-23 14:26:11,543][xml2ic.py:472][__init__][INFO][MainThread]: Processing Paths:
[2020-10-23 14:26:11,543][xml2ic.py:475][__init__][INFO][MainThread]: 	/home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output
[2020-10-23 14:26:11,545][xml2ic.py:669][__init__][INFO][MainThread]: Searching for VHDL Top-Level: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: None
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0.gbe0
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1
[2020-10-23 14:26:11,545][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1.gbe1
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:26:11,546][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.rst
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram
[2020-10-23 14:26:11,547][xml2ic.py:671][__init__][DEBUG][MainThread]: node: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:26:11,547][xml2ic.py:681][__init__][WARNING][MainThread]: VHDL Top-Level not found: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_source/axi4lite_top_ic_memory_map
[2020-10-23 14:26:11,547][xml2ic.py:687][__init__][WARNING][MainThread]: 	Using root node: axi4lite_top
[2020-10-23 14:26:11,547][xml2ic.py:412][get_decoder_mask][INFO][MainThread]: Addresses are: 9
[2020-10-23 14:26:11,548][xml2ic.py:427][get_decoder_mask][DEBUG][MainThread]: baddr: [[0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]
 [0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0]]
[2020-10-23 14:26:11,548][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': array([[0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0],
       [0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
        0, 0, 0, 0, 0, 0, 0, 0, 0, 0]])}
[2020-10-23 14:26:11,548][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:26:11,548][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,549][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,549][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 9
[2020-10-23 14:26:11,549][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,549][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:26:11,549][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 9
[2020-10-23 14:26:11,549][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,550][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,550][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:26:11,550][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,550][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,550][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:26:11,550][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,550][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,550][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,550][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,550][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 4
[2020-10-23 14:26:11,550][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,550][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:26:11,550][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,550][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:26:11,550][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,550][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:26:11,550][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 5
[2020-10-23 14:26:11,551][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,551][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,551][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:26:11,551][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,551][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,552][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:26:11,552][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,552][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:26:11,552][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:26:11,552][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 14:26:11,552][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,552][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:26:11,552][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 14:26:11,552][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v0_18v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,552][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,552][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 14:26:11,552][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v0 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,552][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,552][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 14:26:11,552][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,552][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:26:11,552][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,552][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,552][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 3
[2020-10-23 14:26:11,553][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,554][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0]), array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-23 14:26:11,554][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,554][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-23 14:26:11,555][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,555][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-23 14:26:11,555][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,555][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-23 14:26:11,555][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,555][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-23 14:26:11,555][xml2ic.py:379][dec_route_add][DEBUG][MainThread]: -1v0_19v1_17v1_16v1 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
[2020-10-23 14:26:11,555][xml2ic.py:380][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,555][xml2ic.py:381][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,555][xml2ic.py:382][dec_route_add][DEBUG][MainThread]: 1
[2020-10-23 14:26:11,555][xml2ic.py:383][dec_route_add][DEBUG][MainThread]: 2
[2020-10-23 14:26:11,555][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,556][xml2ic.py:366][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  -1
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  19
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  18
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0
[2020-10-23 14:26:11,556][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,556][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v0
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v0_17v1
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v0
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  17
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v0_18v1_17v1
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v0
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v0_16v1
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v0
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  16
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v0
[2020-10-23 14:26:11,557][xml2ic.py:345][dec_get_last_bit][DEBUG][MainThread]: get_last_bit input:  8
[2020-10-23 14:26:11,557][xml2ic.py:346][dec_get_last_bit][DEBUG][MainThread]: get_last_bit output: -1v0_19v1_17v1_16v1_8v1
[2020-10-23 14:26:11,558][xml2ic.py:391][dec_route_add][DEBUG][MainThread]: tree_dict: {'-1v0': [], '-1v0_19v0': [], '-1v0_19v1': [], '-1v0_19v0_18v0': [], '-1v0_19v0_18v1': [], '-1v0_19v1_17v0': [], '-1v0_19v1_17v1': [], '-1v0_19v0_18v0_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v0_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v0_18v1_17v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v0_16v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1': [], '-1v0_19v1_17v1_16v1_8v0': [array([0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])], '-1v0_19v1_17v1_16v1_8v1': [array([0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 0, 1, 0, 0,
       0, 0, 0, 0, 0, 0, 0, 0, 0, 0])]}
[2020-10-23 14:26:11,558][xml2ic.py:450][get_decoder_mask][DEBUG][MainThread]: Decode Dict:
[2020-10-23 14:26:11,558][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,558][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	0
[2020-10-23 14:26:11,558][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,558][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:26:11,558][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,558][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	131072
[2020-10-23 14:26:11,558][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,558][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:26:11,558][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,558][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	262144
[2020-10-23 14:26:11,558][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,558][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:26:11,558][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,558][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	393216
[2020-10-23 14:26:11,558][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,558][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xe0000
[2020-10-23 14:26:11,558][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,559][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	524288
[2020-10-23 14:26:11,559][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,559][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 14:26:11,559][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,559][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	589824
[2020-10-23 14:26:11,559][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,559][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 14:26:11,559][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,559][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	655360
[2020-10-23 14:26:11,559][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,559][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0000
[2020-10-23 14:26:11,559][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,559][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	720896
[2020-10-23 14:26:11,559][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,559][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-23 14:26:11,559][xml2ic.py:452][get_decoder_mask][DEBUG][MainThread]: 	addr:
[2020-10-23 14:26:11,559][xml2ic.py:453][get_decoder_mask][DEBUG][MainThread]: 	721152
[2020-10-23 14:26:11,559][xml2ic.py:454][get_decoder_mask][DEBUG][MainThread]: 	mask:
[2020-10-23 14:26:11,559][xml2ic.py:455][get_decoder_mask][DEBUG][MainThread]: 	0xb0100
[2020-10-23 14:26:11,559][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_mmap_pkg.vhd
[2020-10-23 14:26:11,560][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic_pkg.vhd
[2020-10-23 14:26:11,560][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd
[2020-10-23 14:26:11,560][string_io.py:123][write_vhdl_file][INFO][MainThread]: Writing VHDL output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/axi4lite_axi4lite_top_example.vho
[2020-10-23 14:26:11,563][xml2ic.py:854][__init__][INFO][MainThread]: Writing XML output file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-23 14:26:11,563][xml2ic.py:863][__init__][INFO][MainThread]: Generating HTML Tables from: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/axi4lite_top_ic_memory_map_output.xml
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,564][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0090', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B0094', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,565][xml2htmltable.py:497][__init__][DEBUG][MainThread]: Sorted alltableitems: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,566][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Changed from: 
[2020-10-23 14:26:11,566][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram, Field: gbe0_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Changed from: axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,566][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram', '0xA0000000', 0, 32, 'rw', 'gbe0_rxs_ss_bram', 'gbe0_rxs_ss_bram_gbe0_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,566][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram, Field: gbe0_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Changed from: axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,566][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram', '0xA0020000', 0, 32, 'rw', 'gbe0_txs_ss_bram', 'gbe0_txs_ss_bram_gbe0_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,566][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram, Field: gbe1_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Changed from: axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,566][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram', '0xA0040000', 0, 32, 'rw', 'gbe1_rxs_ss_bram', 'gbe1_rxs_ss_bram_gbe1_rxs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,566][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram, Field: gbe1_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe0.gbe0, Changed from: axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram
[2020-10-23 14:26:11,566][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 14:26:11,566][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 14:26:11,567][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe0.gbe0
[2020-10-23 14:26:11,567][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,567][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram', '0xA0060000', 0, 32, 'rw', 'gbe1_txs_ss_bram', 'gbe1_txs_ss_bram_gbe1_txs_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,567][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe0.gbe0, Field: gbe0
[2020-10-23 14:26:11,567][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.gbe1.gbe1, Changed from: axi4lite_top.gbe0.gbe0
[2020-10-23 14:26:11,567][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 14:26:11,567][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 14:26:11,567][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.gbe1.gbe1
[2020-10-23 14:26:11,567][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,567][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe0.gbe0', '0xA0080000', 0, 32, 'rw', 'gbe0', 'gbe0_gbe0', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,567][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.gbe1.gbe1, Field: gbe1
[2020-10-23 14:26:11,567][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Changed from: axi4lite_top.gbe1.gbe1
[2020-10-23 14:26:11,567][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:26:11,567][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:26:11,567][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:26:11,567][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,567][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.gbe1.gbe1', '0xA0090000', 0, 32, 'rw', 'gbe1', 'gbe1_gbe1', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,567][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram, Field: tx_snapshot_ss_bram
[2020-10-23 14:26:11,567][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_ip, Changed from: axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram
[2020-10-23 14:26:11,567][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:26:11,567][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:26:11,567][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:26:11,567][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,567][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram', '0xA00A0000', 0, 32, 'rw', 'tx_snapshot_ss_bram', 'tx_snapshot_ss_bram_tx_snapshot_ss_bram', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,567][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_ip, Field: dest_ip
[2020-10-23 14:26:11,567][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.dest_port, Changed from: axi4lite_top.sw_reg.dest_ip
[2020-10-23 14:26:11,567][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:26:11,567][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:26:11,567][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:26:11,568][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,568][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_ip', '0xA00B0000', 0, 32, 'rw', 'dest_ip', 'sw_reg_dest_ip', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,568][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.dest_port, Field: dest_port
[2020-10-23 14:26:11,568][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Changed from: axi4lite_top.sw_reg.dest_port
[2020-10-23 14:26:11,568][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:26:11,568][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:26:11,568][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:26:11,568][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,568][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.dest_port', '0xA00B0004', 0, 32, 'rw', 'dest_port', 'sw_reg_dest_port', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,568][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxbadctr, Field: gbe0_rxbadctr
[2020-10-23 14:26:11,568][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxctr, Changed from: axi4lite_top.sw_reg.gbe0_rxbadctr
[2020-10-23 14:26:11,568][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:26:11,568][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:26:11,568][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:26:11,568][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,568][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxbadctr', '0xA00B0008', 0, 32, 'r', 'gbe0_rxbadctr', 'sw_reg_gbe0_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,568][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxctr, Field: gbe0_rxctr
[2020-10-23 14:26:11,568][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxctr
[2020-10-23 14:26:11,568][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,568][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxctr', '0xA00B000C', 0, 32, 'r', 'gbe0_rxctr', 'sw_reg_gbe0_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,568][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxeofctr, Field: gbe0_rxeofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxofctr, Changed from: axi4lite_top.sw_reg.gbe0_rxeofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:26:11,568][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,568][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxeofctr', '0xA00B0010', 0, 32, 'r', 'gbe0_rxeofctr', 'sw_reg_gbe0_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,569][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxofctr, Field: gbe0_rxofctr
[2020-10-23 14:26:11,569][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_rxofctr
[2020-10-23 14:26:11,569][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,569][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,569][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,569][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,569][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxofctr', '0xA00B0014', 0, 32, 'r', 'gbe0_rxofctr', 'sw_reg_gbe0_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,569][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl, Field: gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,569][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,569][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:26:11,569][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:26:11,569][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:26:11,569][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,569][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl', '0xA00B0018', 0, 32, 'rw', 'gbe0_rxs_ss_ctrl', 'sw_reg_gbe0_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,569][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxs_ss_status, Field: gbe0_rxs_ss_status
[2020-10-23 14:26:11,569][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe0_rxs_ss_status
[2020-10-23 14:26:11,569][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:26:11,569][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:26:11,569][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:26:11,569][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,569][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxs_ss_status', '0xA00B001C', 0, 32, 'r', 'gbe0_rxs_ss_status', 'sw_reg_gbe0_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,569][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_rxvldctr, Field: gbe0_rxvldctr
[2020-10-23 14:26:11,569][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txctr, Changed from: axi4lite_top.sw_reg.gbe0_rxvldctr
[2020-10-23 14:26:11,569][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:26:11,569][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:26:11,569][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:26:11,569][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,569][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_rxvldctr', '0xA00B0020', 0, 32, 'r', 'gbe0_rxvldctr', 'sw_reg_gbe0_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,569][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txctr, Field: gbe0_txctr
[2020-10-23 14:26:11,569][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txfullctr, Changed from: axi4lite_top.sw_reg.gbe0_txctr
[2020-10-23 14:26:11,570][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:26:11,570][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:26:11,570][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:26:11,570][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,570][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txctr', '0xA00B0024', 0, 32, 'r', 'gbe0_txctr', 'sw_reg_gbe0_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,570][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txfullctr, Field: gbe0_txfullctr
[2020-10-23 14:26:11,570][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txofctr, Changed from: axi4lite_top.sw_reg.gbe0_txfullctr
[2020-10-23 14:26:11,570][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:26:11,570][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:26:11,570][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:26:11,570][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,570][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txfullctr', '0xA00B0028', 0, 32, 'r', 'gbe0_txfullctr', 'sw_reg_gbe0_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,570][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txofctr, Field: gbe0_txofctr
[2020-10-23 14:26:11,570][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe0_txofctr
[2020-10-23 14:26:11,570][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,570][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,570][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,570][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,570][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txofctr', '0xA00B002C', 0, 32, 'r', 'gbe0_txofctr', 'sw_reg_gbe0_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,570][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl, Field: gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,570][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,570][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:26:11,570][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:26:11,570][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:26:11,570][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,570][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_ctrl', '0xA00B0030', 0, 32, 'rw', 'gbe0_txs_ss_ctrl', 'sw_reg_gbe0_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,570][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txs_ss_status, Field: gbe0_txs_ss_status
[2020-10-23 14:26:11,570][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_txvldctr, Changed from: axi4lite_top.sw_reg.gbe0_txs_ss_status
[2020-10-23 14:26:11,570][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:26:11,570][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:26:11,570][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:26:11,571][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,571][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txs_ss_status', '0xA00B0034', 0, 32, 'r', 'gbe0_txs_ss_status', 'sw_reg_gbe0_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,571][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_txvldctr, Field: gbe0_txvldctr
[2020-10-23 14:26:11,571][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_linkup, Changed from: axi4lite_top.sw_reg.gbe0_txvldctr
[2020-10-23 14:26:11,571][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:26:11,571][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:26:11,571][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:26:11,571][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,571][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_txvldctr', '0xA00B0038', 0, 32, 'r', 'gbe0_txvldctr', 'sw_reg_gbe0_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,571][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_linkup, Field: gbe0_linkup
[2020-10-23 14:26:11,571][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Changed from: axi4lite_top.sw_reg.gbe0_linkup
[2020-10-23 14:26:11,571][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:26:11,571][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:26:11,571][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:26:11,571][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,571][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_linkup', '0xA00B003C', 0, 32, 'r', 'gbe0_linkup', 'sw_reg_gbe0_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,571][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe0_tx_cnt, Field: gbe0_tx_cnt
[2020-10-23 14:26:11,571][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Changed from: axi4lite_top.sw_reg.gbe0_tx_cnt
[2020-10-23 14:26:11,571][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:26:11,571][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:26:11,571][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:26:11,571][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,571][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe0_tx_cnt', '0xA00B0040', 0, 32, 'r', 'gbe0_tx_cnt', 'sw_reg_gbe0_tx_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,571][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxbadctr, Field: gbe1_rxbadctr
[2020-10-23 14:26:11,571][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxctr, Changed from: axi4lite_top.sw_reg.gbe1_rxbadctr
[2020-10-23 14:26:11,571][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:26:11,571][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:26:11,571][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:26:11,571][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,571][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxbadctr', '0xA00B0044', 0, 32, 'r', 'gbe1_rxbadctr', 'sw_reg_gbe1_rxbadctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,572][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxctr, Field: gbe1_rxctr
[2020-10-23 14:26:11,572][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxctr
[2020-10-23 14:26:11,572][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,572][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxctr', '0xA00B0048', 0, 32, 'r', 'gbe1_rxctr', 'sw_reg_gbe1_rxctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,572][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxeofctr, Field: gbe1_rxeofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxofctr, Changed from: axi4lite_top.sw_reg.gbe1_rxeofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,572][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxeofctr', '0xA00B004C', 0, 32, 'r', 'gbe1_rxeofctr', 'sw_reg_gbe1_rxeofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,572][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxofctr, Field: gbe1_rxofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_rxofctr
[2020-10-23 14:26:11,572][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,572][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,572][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,572][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,572][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxofctr', '0xA00B0050', 0, 32, 'r', 'gbe1_rxofctr', 'sw_reg_gbe1_rxofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,572][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl, Field: gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,572][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,572][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:26:11,572][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:26:11,572][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:26:11,572][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,572][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl', '0xA00B0054', 0, 32, 'rw', 'gbe1_rxs_ss_ctrl', 'sw_reg_gbe1_rxs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,572][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxs_ss_status, Field: gbe1_rxs_ss_status
[2020-10-23 14:26:11,573][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Changed from: axi4lite_top.sw_reg.gbe1_rxs_ss_status
[2020-10-23 14:26:11,573][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:26:11,573][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:26:11,573][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:26:11,573][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,573][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxs_ss_status', '0xA00B0058', 0, 32, 'r', 'gbe1_rxs_ss_status', 'sw_reg_gbe1_rxs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,573][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rxvldctr, Field: gbe1_rxvldctr
[2020-10-23 14:26:11,573][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txctr, Changed from: axi4lite_top.sw_reg.gbe1_rxvldctr
[2020-10-23 14:26:11,573][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:26:11,573][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:26:11,573][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:26:11,573][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,573][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rxvldctr', '0xA00B005C', 0, 32, 'r', 'gbe1_rxvldctr', 'sw_reg_gbe1_rxvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,573][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txctr, Field: gbe1_txctr
[2020-10-23 14:26:11,573][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txfullctr, Changed from: axi4lite_top.sw_reg.gbe1_txctr
[2020-10-23 14:26:11,573][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:26:11,573][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:26:11,573][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:26:11,573][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,573][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txctr', '0xA00B0060', 0, 32, 'r', 'gbe1_txctr', 'sw_reg_gbe1_txctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,573][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txfullctr, Field: gbe1_txfullctr
[2020-10-23 14:26:11,573][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txofctr, Changed from: axi4lite_top.sw_reg.gbe1_txfullctr
[2020-10-23 14:26:11,573][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:26:11,573][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:26:11,573][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:26:11,573][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,573][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txfullctr', '0xA00B0064', 0, 32, 'r', 'gbe1_txfullctr', 'sw_reg_gbe1_txfullctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,573][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txofctr, Field: gbe1_txofctr
[2020-10-23 14:26:11,573][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Changed from: axi4lite_top.sw_reg.gbe1_txofctr
[2020-10-23 14:26:11,573][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,573][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,574][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,574][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,574][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txofctr', '0xA00B0068', 0, 32, 'r', 'gbe1_txofctr', 'sw_reg_gbe1_txofctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,574][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl, Field: gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,574][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,574][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:26:11,574][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:26:11,574][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:26:11,574][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,574][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_ctrl', '0xA00B006C', 0, 32, 'rw', 'gbe1_txs_ss_ctrl', 'sw_reg_gbe1_txs_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,574][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txs_ss_status, Field: gbe1_txs_ss_status
[2020-10-23 14:26:11,574][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_txvldctr, Changed from: axi4lite_top.sw_reg.gbe1_txs_ss_status
[2020-10-23 14:26:11,574][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:26:11,574][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:26:11,574][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:26:11,574][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,574][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txs_ss_status', '0xA00B0070', 0, 32, 'r', 'gbe1_txs_ss_status', 'sw_reg_gbe1_txs_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,574][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_txvldctr, Field: gbe1_txvldctr
[2020-10-23 14:26:11,574][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_linkup, Changed from: axi4lite_top.sw_reg.gbe1_txvldctr
[2020-10-23 14:26:11,574][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:26:11,574][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:26:11,574][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:26:11,574][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,574][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_txvldctr', '0xA00B0074', 0, 32, 'r', 'gbe1_txvldctr', 'sw_reg_gbe1_txvldctr', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,574][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_linkup, Field: gbe1_linkup
[2020-10-23 14:26:11,574][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Changed from: axi4lite_top.sw_reg.gbe1_linkup
[2020-10-23 14:26:11,574][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:26:11,574][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:26:11,574][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:26:11,574][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,575][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_linkup', '0xA00B0078', 0, 32, 'r', 'gbe1_linkup', 'sw_reg_gbe1_linkup', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,575][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.gbe1_rx_frame_cnt, Field: gbe1_rx_frame_cnt
[2020-10-23 14:26:11,575][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_enable, Changed from: axi4lite_top.sw_reg.gbe1_rx_frame_cnt
[2020-10-23 14:26:11,575][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:26:11,575][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:26:11,575][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:26:11,575][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,575][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.gbe1_rx_frame_cnt', '0xA00B007C', 0, 32, 'r', 'gbe1_rx_frame_cnt', 'sw_reg_gbe1_rx_frame_cnt', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,575][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_enable, Field: pkt_sim_enable
[2020-10-23 14:26:11,575][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Changed from: axi4lite_top.sw_reg.pkt_sim_enable
[2020-10-23 14:26:11,575][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:26:11,575][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:26:11,575][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:26:11,575][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,575][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_enable', '0xA00B0080', 0, 32, 'rw', 'pkt_sim_enable', 'sw_reg_pkt_sim_enable', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,575][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_payload_len, Field: pkt_sim_payload_len
[2020-10-23 14:26:11,575][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.pkt_sim_period, Changed from: axi4lite_top.sw_reg.pkt_sim_payload_len
[2020-10-23 14:26:11,575][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:26:11,575][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:26:11,575][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:26:11,575][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,575][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_payload_len', '0xA00B0084', 0, 32, 'rw', 'pkt_sim_payload_len', 'sw_reg_pkt_sim_payload_len', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,575][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.pkt_sim_period, Field: pkt_sim_period
[2020-10-23 14:26:11,575][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.rst, Changed from: axi4lite_top.sw_reg.pkt_sim_period
[2020-10-23 14:26:11,575][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 14:26:11,575][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 14:26:11,575][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.rst
[2020-10-23 14:26:11,575][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,576][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.pkt_sim_period', '0xA00B0088', 0, 32, 'rw', 'pkt_sim_period', 'sw_reg_pkt_sim_period', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,576][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.rst, Field: rst
[2020-10-23 14:26:11,576][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Changed from: axi4lite_top.sw_reg.rst
[2020-10-23 14:26:11,576][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,576][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,576][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,576][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,576][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.rst', '0xA00B008C', 0, 32, 'rw', 'rst', 'sw_reg_rst', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,576][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl, Field: tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,576][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,576][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:26:11,576][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:26:11,576][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:26:11,576][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,576][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_ctrl', '0xA00B0090', 0, 32, 'rw', 'tx_snapshot_ss_ctrl', 'sw_reg_tx_snapshot_ss_ctrl', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,576][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sw_reg.tx_snapshot_ss_status, Field: tx_snapshot_ss_status
[2020-10-23 14:26:11,576][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_board_id, Changed from: axi4lite_top.sw_reg.tx_snapshot_ss_status
[2020-10-23 14:26:11,576][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:26:11,576][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:26:11,576][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:26:11,576][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,576][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sw_reg.tx_snapshot_ss_status', '0xA00B0094', 0, 32, 'r', 'tx_snapshot_ss_status', 'sw_reg_tx_snapshot_ss_status', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,576][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_board_id, Field: sys_board_id
[2020-10-23 14:26:11,576][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev, Changed from: axi4lite_top.sys_block.sys_board_id
[2020-10-23 14:26:11,576][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:26:11,576][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:26:11,576][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:26:11,576][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,576][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_board_id', '0xA00B0100', 0, 32, 'r', 'sys_board_id', 'sys_block_sys_board_id', '0xffffffff', '3', 0]
[2020-10-23 14:26:11,576][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev, Field: sys_rev
[2020-10-23 14:26:11,577][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_rev_rcs, Changed from: axi4lite_top.sys_block.sys_rev
[2020-10-23 14:26:11,577][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:26:11,577][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:26:11,577][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:26:11,577][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,577][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev', '0xA00B0104', 0, 32, 'r', 'sys_rev', 'sys_block_sys_rev', '0xffffffff', '131072', 0]
[2020-10-23 14:26:11,577][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_rev_rcs, Field: sys_rev_rcs
[2020-10-23 14:26:11,577][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_scratchpad, Changed from: axi4lite_top.sys_block.sys_rev_rcs
[2020-10-23 14:26:11,577][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:26:11,577][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:26:11,577][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:26:11,577][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,577][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_rev_rcs', '0xA00B010C', 0, 32, 'r', 'sys_rev_rcs', 'sys_block_sys_rev_rcs', '0xffffffff', '1', 0]
[2020-10-23 14:26:11,577][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_scratchpad, Field: sys_scratchpad
[2020-10-23 14:26:11,577][xml2htmltable.py:177][generate_multifield_html_table][DEBUG][MainThread]: New Register: axi4lite_top.sys_block.sys_clkcounter, Changed from: axi4lite_top.sys_block.sys_scratchpad
[2020-10-23 14:26:11,577][xml2htmltable.py:192][generate_multifield_html_table][DEBUG][MainThread]: Finalising Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:26:11,577][xml2htmltable.py:213][generate_multifield_html_table][DEBUG][MainThread]: close_multifield_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:26:11,577][xml2htmltable.py:216][generate_multifield_html_table][DEBUG][MainThread]: pop_multifield_descriptions_table Table for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:26:11,577][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,577][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_scratchpad', '0xA00B0110', 0, 32, 'rw', 'sys_scratchpad', 'sys_block_sys_scratchpad', '0xffffffff', '0', 0]
[2020-10-23 14:26:11,577][xml2htmltable.py:232][generate_multifield_html_table][DEBUG][MainThread]: Processing Register: axi4lite_top.sys_block.sys_clkcounter, Field: sys_clkcounter
[2020-10-23 14:26:11,577][xml2htmltable.py:284][generate_multifield_html_table][DEBUG][MainThread]: Finalising Register with Empty LSB for Register: axi4lite_top.sys_block.sys_clkcounter
[2020-10-23 14:26:11,577][xml2htmltable.py:297][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>
[2020-10-23 14:26:11,577][xml2htmltable.py:314][pop_multifield_descriptions_table][DEBUG][MainThread]: <Description Table Generation>: ['axi4lite_top.sys_block.sys_clkcounter', '0xA00B0114', 0, 32, 'r', 'sys_clkcounter', 'sys_block_sys_clkcounter', '0xffffffff', '0x0', 0]
[2020-10-23 14:26:11,577][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <!DOCTYPE html>
[2020-10-23 14:26:11,577][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <html>
[2020-10-23 14:26:11,577][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <head>
[2020-10-23 14:26:11,577][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <link rel="stylesheet" href="regtables.css">
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </head>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <body>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h2>Auto Generated Register Tables</h2>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The following tables have been automatically generated using the XML file used to create the Memory-Mapped Register locations.
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: Descriptions have been extracted from the XML file used to generate the Memory-Mapped Registers and their corresponding fields.</p>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <h3>All Register</h3>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <p>The Absolute Addresses are shown at this level of hierachy. They may change if a connection
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: to an upstream AXI4-Lite is made.</p>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <table width="75%" class="doxtable" id="absolutetable">
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <thead>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="75%" align="left">Register</th>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <th width="25%" align="right">Absolute Address</th>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </thead>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram">axi4lite_top.gbe0_rxs_ss_bram.gbe0_rxs_ss_bram</a></tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0000000</tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram"><tt><a href="#axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram">axi4lite_top.gbe0_txs_ss_bram.gbe0_txs_ss_bram</a></tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0020000</tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram"><tt><a href="#axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram">axi4lite_top.gbe1_rxs_ss_bram.gbe1_rxs_ss_bram</a></tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0040000</tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram"><tt><a href="#axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram">axi4lite_top.gbe1_txs_ss_bram.gbe1_txs_ss_bram</a></tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0060000</tt></td>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,578][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe0.gbe0"><tt><a href="#axi4lite_top.gbe0.gbe0">axi4lite_top.gbe0.gbe0</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0080000</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.gbe1.gbe1"><tt><a href="#axi4lite_top.gbe1.gbe1">axi4lite_top.gbe1.gbe1</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA0090000</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram"><tt><a href="#axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram">axi4lite_top.tx_snapshot_ss_bram.tx_snapshot_ss_bram</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00A0000</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_ip"><tt><a href="#axi4lite_top.sw_reg.dest_ip">axi4lite_top.sw_reg.dest_ip</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0000</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.dest_port"><tt><a href="#axi4lite_top.sw_reg.dest_port">axi4lite_top.sw_reg.dest_port</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0004</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxbadctr">axi4lite_top.sw_reg.gbe0_rxbadctr</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0008</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxctr">axi4lite_top.sw_reg.gbe0_rxctr</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B000C</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxeofctr">axi4lite_top.sw_reg.gbe0_rxeofctr</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0010</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxofctr">axi4lite_top.sw_reg.gbe0_rxofctr</a></tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0014</tt></td>
[2020-10-23 14:26:11,579][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe0_rxs_ss_ctrl</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0018</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxs_ss_status">axi4lite_top.sw_reg.gbe0_rxs_ss_status</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B001C</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_rxvldctr">axi4lite_top.sw_reg.gbe0_rxvldctr</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0020</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txctr">axi4lite_top.sw_reg.gbe0_txctr</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0024</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txfullctr">axi4lite_top.sw_reg.gbe0_txfullctr</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0028</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txofctr">axi4lite_top.sw_reg.gbe0_txofctr</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B002C</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_ctrl">axi4lite_top.sw_reg.gbe0_txs_ss_ctrl</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0030</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe0_txs_ss_status">axi4lite_top.sw_reg.gbe0_txs_ss_status</a></tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0034</tt></td>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,580][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe0_txvldctr">axi4lite_top.sw_reg.gbe0_txvldctr</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0038</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe0_linkup">axi4lite_top.sw_reg.gbe0_linkup</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B003C</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe0_tx_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe0_tx_cnt">axi4lite_top.sw_reg.gbe0_tx_cnt</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0040</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxbadctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxbadctr">axi4lite_top.sw_reg.gbe1_rxbadctr</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0044</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxctr">axi4lite_top.sw_reg.gbe1_rxctr</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0048</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxeofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxeofctr">axi4lite_top.sw_reg.gbe1_rxeofctr</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B004C</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxofctr">axi4lite_top.sw_reg.gbe1_rxofctr</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0050</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl">axi4lite_top.sw_reg.gbe1_rxs_ss_ctrl</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0054</tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxs_ss_status">axi4lite_top.sw_reg.gbe1_rxs_ss_status</a></tt></td>
[2020-10-23 14:26:11,581][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0058</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rxvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_rxvldctr">axi4lite_top.sw_reg.gbe1_rxvldctr</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B005C</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txctr">axi4lite_top.sw_reg.gbe1_txctr</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0060</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txfullctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txfullctr">axi4lite_top.sw_reg.gbe1_txfullctr</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0064</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txofctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txofctr">axi4lite_top.sw_reg.gbe1_txofctr</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0068</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_ctrl">axi4lite_top.sw_reg.gbe1_txs_ss_ctrl</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B006C</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txs_ss_status"><tt><a href="#axi4lite_top.sw_reg.gbe1_txs_ss_status">axi4lite_top.sw_reg.gbe1_txs_ss_status</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0070</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_txvldctr"><tt><a href="#axi4lite_top.sw_reg.gbe1_txvldctr">axi4lite_top.sw_reg.gbe1_txvldctr</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0074</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_linkup"><tt><a href="#axi4lite_top.sw_reg.gbe1_linkup">axi4lite_top.sw_reg.gbe1_linkup</a></tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0078</tt></td>
[2020-10-23 14:26:11,582][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.gbe1_rx_frame_cnt"><tt><a href="#axi4lite_top.sw_reg.gbe1_rx_frame_cnt">axi4lite_top.sw_reg.gbe1_rx_frame_cnt</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B007C</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_enable"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_enable">axi4lite_top.sw_reg.pkt_sim_enable</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0080</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_payload_len"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_payload_len">axi4lite_top.sw_reg.pkt_sim_payload_len</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0084</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.pkt_sim_period"><tt><a href="#axi4lite_top.sw_reg.pkt_sim_period">axi4lite_top.sw_reg.pkt_sim_period</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0088</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.rst"><tt><a href="#axi4lite_top.sw_reg.rst">axi4lite_top.sw_reg.rst</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B008C</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_ctrl"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_ctrl">axi4lite_top.sw_reg.tx_snapshot_ss_ctrl</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0090</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sw_reg.tx_snapshot_ss_status"><tt><a href="#axi4lite_top.sw_reg.tx_snapshot_ss_status">axi4lite_top.sw_reg.tx_snapshot_ss_status</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0094</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_board_id"><tt><a href="#axi4lite_top.sys_block.sys_board_id">axi4lite_top.sys_block.sys_board_id</a></tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0100</tt></td>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,583][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev"><tt><a href="#axi4lite_top.sys_block.sys_rev">axi4lite_top.sys_block.sys_rev</a></tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0104</tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_rev_rcs"><tt><a href="#axi4lite_top.sys_block.sys_rev_rcs">axi4lite_top.sys_block.sys_rev_rcs</a></tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B010C</tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_scratchpad"><tt><a href="#axi4lite_top.sys_block.sys_scratchpad">axi4lite_top.sys_block.sys_scratchpad</a></tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0110</tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="left" id="abstabentryaxi4lite_top.sys_block.sys_clkcounter"><tt><a href="#axi4lite_top.sys_block.sys_clkcounter">axi4lite_top.sys_block.sys_clkcounter</a></tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: <td align="right"><tt>0xA00B0114</tt></td>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </tr>
[2020-10-23 14:26:11,584][xml2htmltable.py:507][__init__][DEBUG][MainThread]: <absolutehtmltable>: </table>
[2020-10-23 14:26:11,585][xml2ic.py:868][__init__][INFO][MainThread]: Generated HTML File: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_xml_output/html/axi4lite_top_ic_memory_map_output.html
[2020-10-23 14:26:11,586][xml2ic.py:885][__init__][INFO][MainThread]: Done!
[2020-10-23 14:26:11,586][xml2ic.py:886][__init__][INFO][MainThread]: --------------------------------------------------------------------------------
[2020-10-23 14:26:11,586][xml2vhdl.py:133][__init__][INFO][MainThread]: []
[2020-10-23 14:26:11,586][toolflow.py:219][generate_hdl][INFO][MainThread]: instantiating user_ip
[2020-10-23 14:26:11,586][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: default
[2020-10-23 14:26:11,586][verilog.py:623][set_cur_blk][DEBUG][MainThread]: Initializing second-layer dictionairies for: usermodule: zcu111_tengbe_tx_rx
[2020-10-23 14:26:11,586][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,586][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk" is new
[2020-10-23 14:26:11,586][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,586][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-23 14:26:11,586][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_dest_port_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,586][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-23 14:26:11,586][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,586][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_rx" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_tx" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_led_up" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_data" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-23 14:26:11,587][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,587][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_afull" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_rx" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_tx" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,588][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-23 14:26:11,588][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_led_up" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_data" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_afull" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,589][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-23 14:26:11,589][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_rst_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-23 14:26:11,590][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,590][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,591][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,591][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rst" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_ack" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_data" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,592][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-23 14:26:11,592][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,593][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-23 14:26:11,593][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rst" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_ack" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,594][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-23 14:26:11,594][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_data" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_tx_valid" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,595][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-23 14:26:11,595][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-23 14:26:11,596][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-23 14:26:11,596][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-23 14:26:11,596][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-23 14:26:11,596][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-23 14:26:11,596][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-23 14:26:11,596][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,596][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-23 14:26:11,597][toolflow.py:221][generate_hdl][INFO][MainThread]: regenerating top
[2020-10-23 14:26:11,597][toolflow.py:544][regenerate_top][DEBUG][MainThread]: Looking for a max_devices_per_arbiter spec
[2020-10-23 14:26:11,597][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx
[2020-10-23 14:26:11,597][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway to top
[2020-10-23 14:26:11,597][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway" is new
[2020-10-23 14:26:11,597][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:26:11,597][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,597][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext" is new
[2020-10-23 14:26:11,597][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led1_gbe0_up
[2020-10-23 14:26:11,597][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway to top
[2020-10-23 14:26:11,597][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led1_gbe0_up_gateway" is new
[2020-10-23 14:26:11,597][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:26:11,597][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,597][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led1_gbe0_up_ext" is new
[2020-10-23 14:26:11,598][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx
[2020-10-23 14:26:11,598][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway to top
[2020-10-23 14:26:11,598][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway" is new
[2020-10-23 14:26:11,598][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:26:11,598][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,598][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext" is new
[2020-10-23 14:26:11,598][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_led3_gbe1_up
[2020-10-23 14:26:11,598][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gateway as signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway to top
[2020-10-23 14:26:11,598][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_led3_gbe1_up_gateway" is new
[2020-10-23 14:26:11,598][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port io_pad to top
[2020-10-23 14:26:11,598][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,598][verilog.py:953][add_port][DEBUG][MainThread]:   Port "zcu111_tengbe_tx_rx_led3_gbe1_up_ext" is new
[2020-10-23 14:26:11,598][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_ip
[2020-10-23 14:26:11,598][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-23 14:26:11,598][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" is new
[2020-10-23 14:26:11,598][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_ip_user_data_out to top
[2020-10-23 14:26:11,598][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_user_data_out" is new
[2020-10-23 14:26:11,598][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_dest_port
[2020-10-23 14:26:11,598][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" is new
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_dest_port_user_data_out to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_user_data_out" is new
[2020-10-23 14:26:11,599][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxbadctr
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in" is new
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" is new
[2020-10-23 14:26:11,599][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxctr
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in" is new
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" is new
[2020-10-23 14:26:11,599][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxeofctr
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in" is new
[2020-10-23 14:26:11,599][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-23 14:26:11,599][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" is new
[2020-10-23 14:26:11,600][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxofctr
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in" is new
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" is new
[2020-10-23 14:26:11,600][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" is new
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,600][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxs_ss_status
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" is new
[2020-10-23 14:26:11,600][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_rxvldctr
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in to top
[2020-10-23 14:26:11,600][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in" is new
[2020-10-23 14:26:11,600][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" is new
[2020-10-23 14:26:11,601][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txctr
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in" is new
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" is new
[2020-10-23 14:26:11,601][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txfullctr
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in" is new
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" is new
[2020-10-23 14:26:11,601][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txofctr
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in" is new
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-23 14:26:11,601][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" is new
[2020-10-23 14:26:11,601][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,601][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" is new
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,602][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txs_ss_status
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" is new
[2020-10-23 14:26:11,602][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_txvldctr
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in" is new
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" is new
[2020-10-23 14:26:11,602][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_linkup
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in" is new
[2020-10-23 14:26:11,602][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-23 14:26:11,602][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" is new
[2020-10-23 14:26:11,602][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_tx_cnt
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in" is new
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" is new
[2020-10-23 14:26:11,603][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxbadctr
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in" is new
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" is new
[2020-10-23 14:26:11,603][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxctr
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in" is new
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" is new
[2020-10-23 14:26:11,603][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxeofctr
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in to top
[2020-10-23 14:26:11,603][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in" is new
[2020-10-23 14:26:11,603][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" is new
[2020-10-23 14:26:11,604][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxofctr
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in" is new
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" is new
[2020-10-23 14:26:11,604][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" is new
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,604][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxs_ss_status
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-23 14:26:11,604][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" is new
[2020-10-23 14:26:11,604][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rxvldctr
[2020-10-23 14:26:11,604][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in" is new
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" is new
[2020-10-23 14:26:11,605][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txctr
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in" is new
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" is new
[2020-10-23 14:26:11,605][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txfullctr
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in" is new
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" is new
[2020-10-23 14:26:11,605][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txofctr
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in to top
[2020-10-23 14:26:11,605][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in" is new
[2020-10-23 14:26:11,605][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" is new
[2020-10-23 14:26:11,606][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" is new
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,606][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txs_ss_status
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in" is new
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" is new
[2020-10-23 14:26:11,606][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_txvldctr
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in" is new
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-23 14:26:11,606][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" is new
[2020-10-23 14:26:11,606][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_linkup
[2020-10-23 14:26:11,606][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in" is new
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" is new
[2020-10-23 14:26:11,607][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in" is new
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" is new
[2020-10-23 14:26:11,607][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_enable
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" is new
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out" is new
[2020-10-23 14:26:11,607][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_payload_len
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" is new
[2020-10-23 14:26:11,607][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out to top
[2020-10-23 14:26:11,607][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out" is new
[2020-10-23 14:26:11,608][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_pkt_sim_period
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" is new
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out" is new
[2020-10-23 14:26:11,608][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_rst
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" is new
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_rst_user_data_out to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_user_data_out" is new
[2020-10-23 14:26:11,608][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" is new
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out" is new
[2020-10-23 14:26:11,608][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_tx_snapshot_ss_status
[2020-10-23 14:26:11,608][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port IP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in to top
[2020-10-23 14:26:11,608][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in" is new
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port OP_BUS as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" is new
[2020-10-23 14:26:11,609][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for sys_block_counter_inst
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_clk as signal user_clk to top
[2020-10-23 14:26:11,609][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "user_clk" already exists
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port user_rst as signal user_rst to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "user_rst" is new
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port we as signal zcu111_tengbe_tx_rx_sys_clkcounter_we to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_we" is new
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port count_out as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" is new
[2020-10-23 14:26:11,609][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for axi4lite_interconnect
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aclk as signal axil_clk to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_clk" is new
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_aresetn as signal axil_rst_n to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" is new
[2020-10-23 14:26:11,609][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr to top
[2020-10-23 14:26:11,609][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_rxs_ss_bram_gbe0_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe0_txs_ss_bram_gbe0_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr" is new
[2020-10-23 14:26:11,610][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in to top
[2020-10-23 14:26:11,610][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_rxs_ss_bram_gbe1_rxs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_add as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_data_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_gbe1_txs_ss_bram_gbe1_txs_ss_bram_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_add as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in to top
[2020-10-23 14:26:11,611][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in" is new
[2020-10-23 14:26:11,611][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_data_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out to top
[2020-10-23 14:26:11,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out" is new
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_tx_snapshot_ss_bram_tx_snapshot_ss_bram_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we to top
[2020-10-23 14:26:11,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we" is new
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out as signal zcu111_tengbe_tx_rx_dest_ip_out to top
[2020-10-23 14:26:11,612][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out" already exists
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_ip_out_we as signal zcu111_tengbe_tx_rx_dest_ip_out_we to top
[2020-10-23 14:26:11,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_ip_out_we" is new
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out as signal zcu111_tengbe_tx_rx_dest_port_out to top
[2020-10-23 14:26:11,612][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out" already exists
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_dest_port_out_we as signal zcu111_tengbe_tx_rx_dest_port_out_we to top
[2020-10-23 14:26:11,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_dest_port_out_we" is new
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in to top
[2020-10-23 14:26:11,612][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in" already exists
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we to top
[2020-10-23 14:26:11,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we" is new
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in to top
[2020-10-23 14:26:11,612][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in" already exists
[2020-10-23 14:26:11,612][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we to top
[2020-10-23 14:26:11,612][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxctr_in_we" is new
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in to top
[2020-10-23 14:26:11,613][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in" already exists
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we to top
[2020-10-23 14:26:11,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we" is new
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in to top
[2020-10-23 14:26:11,613][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in" already exists
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we to top
[2020-10-23 14:26:11,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we" is new
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out to top
[2020-10-23 14:26:11,613][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out" already exists
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we to top
[2020-10-23 14:26:11,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we" is new
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in to top
[2020-10-23 14:26:11,613][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in" already exists
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we to top
[2020-10-23 14:26:11,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we" is new
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in to top
[2020-10-23 14:26:11,613][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in" already exists
[2020-10-23 14:26:11,613][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we to top
[2020-10-23 14:26:11,613][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we" is new
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in as signal zcu111_tengbe_tx_rx_gbe0_txctr_in to top
[2020-10-23 14:26:11,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in" already exists
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we to top
[2020-10-23 14:26:11,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txctr_in_we" is new
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in to top
[2020-10-23 14:26:11,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in" already exists
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we to top
[2020-10-23 14:26:11,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we" is new
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in to top
[2020-10-23 14:26:11,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in" already exists
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we to top
[2020-10-23 14:26:11,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txofctr_in_we" is new
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out to top
[2020-10-23 14:26:11,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out" already exists
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we to top
[2020-10-23 14:26:11,614][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we" is new
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in to top
[2020-10-23 14:26:11,614][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in" already exists
[2020-10-23 14:26:11,614][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we to top
[2020-10-23 14:26:11,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we" is new
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in to top
[2020-10-23 14:26:11,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in" already exists
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we to top
[2020-10-23 14:26:11,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we" is new
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in as signal zcu111_tengbe_tx_rx_gbe0_linkup_in to top
[2020-10-23 14:26:11,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in" already exists
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we to top
[2020-10-23 14:26:11,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_linkup_in_we" is new
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in to top
[2020-10-23 14:26:11,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in" already exists
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe0_tx_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we to top
[2020-10-23 14:26:11,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we" is new
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in to top
[2020-10-23 14:26:11,615][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in" already exists
[2020-10-23 14:26:11,615][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxbadctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we to top
[2020-10-23 14:26:11,615][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we" is new
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in to top
[2020-10-23 14:26:11,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in" already exists
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we to top
[2020-10-23 14:26:11,616][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxctr_in_we" is new
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in to top
[2020-10-23 14:26:11,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in" already exists
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxeofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we to top
[2020-10-23 14:26:11,616][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we" is new
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in to top
[2020-10-23 14:26:11,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in" already exists
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we to top
[2020-10-23 14:26:11,616][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we" is new
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out to top
[2020-10-23 14:26:11,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out" already exists
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we to top
[2020-10-23 14:26:11,616][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we" is new
[2020-10-23 14:26:11,616][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in to top
[2020-10-23 14:26:11,616][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in" already exists
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we to top
[2020-10-23 14:26:11,617][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we" is new
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in to top
[2020-10-23 14:26:11,617][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in" already exists
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rxvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we to top
[2020-10-23 14:26:11,617][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we" is new
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in as signal zcu111_tengbe_tx_rx_gbe1_txctr_in to top
[2020-10-23 14:26:11,617][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in" already exists
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we to top
[2020-10-23 14:26:11,617][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txctr_in_we" is new
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in to top
[2020-10-23 14:26:11,617][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in" already exists
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txfullctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we to top
[2020-10-23 14:26:11,617][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we" is new
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in to top
[2020-10-23 14:26:11,617][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in" already exists
[2020-10-23 14:26:11,617][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txofctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we to top
[2020-10-23 14:26:11,617][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txofctr_in_we" is new
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out to top
[2020-10-23 14:26:11,618][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out" already exists
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we to top
[2020-10-23 14:26:11,618][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we" is new
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in to top
[2020-10-23 14:26:11,618][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in" already exists
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txs_ss_status_in_we as signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we to top
[2020-10-23 14:26:11,618][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we" is new
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in to top
[2020-10-23 14:26:11,618][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in" already exists
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_txvldctr_in_we as signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we to top
[2020-10-23 14:26:11,618][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we" is new
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in as signal zcu111_tengbe_tx_rx_gbe1_linkup_in to top
[2020-10-23 14:26:11,618][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in" already exists
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_linkup_in_we as signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we to top
[2020-10-23 14:26:11,618][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_linkup_in_we" is new
[2020-10-23 14:26:11,618][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in to top
[2020-10-23 14:26:11,618][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in" already exists
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_gbe1_rx_frame_cnt_in_we as signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we to top
[2020-10-23 14:26:11,619][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we" is new
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out to top
[2020-10-23 14:26:11,619][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out" already exists
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_enable_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we to top
[2020-10-23 14:26:11,619][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_enable_out_we" is new
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out to top
[2020-10-23 14:26:11,619][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out" already exists
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_payload_len_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we to top
[2020-10-23 14:26:11,619][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we" is new
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out as signal zcu111_tengbe_tx_rx_pkt_sim_period_out to top
[2020-10-23 14:26:11,619][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out" already exists
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_pkt_sim_period_out_we as signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we to top
[2020-10-23 14:26:11,619][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_pkt_sim_period_out_we" is new
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out as signal zcu111_tengbe_tx_rx_rst_out to top
[2020-10-23 14:26:11,619][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out" already exists
[2020-10-23 14:26:11,619][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_rst_out_we as signal zcu111_tengbe_tx_rx_rst_out_we to top
[2020-10-23 14:26:11,619][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_rst_out_we" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out to top
[2020-10-23 14:26:11,620][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out" already exists
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_ctrl_out_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we to top
[2020-10-23 14:26:11,620][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in to top
[2020-10-23 14:26:11,620][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in" already exists
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sw_reg_tx_snapshot_ss_status_in_we as signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we to top
[2020-10-23 14:26:11,620][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in as signal zcu111_tengbe_tx_rx_sys_board_id_in to top
[2020-10-23 14:26:11,620][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_board_id_in_we as signal zcu111_tengbe_tx_rx_sys_board_id_in_we to top
[2020-10-23 14:26:11,620][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_board_id_in_we" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in as signal zcu111_tengbe_tx_rx_sys_rev_in to top
[2020-10-23 14:26:11,620][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_in_we as signal zcu111_tengbe_tx_rx_sys_rev_in_we to top
[2020-10-23 14:26:11,620][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_in_we" is new
[2020-10-23 14:26:11,620][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in to top
[2020-10-23 14:26:11,621][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in" is new
[2020-10-23 14:26:11,621][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_rev_rcs_in_we as signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we to top
[2020-10-23 14:26:11,621][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_rev_rcs_in_we" is new
[2020-10-23 14:26:11,621][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out as signal zcu111_tengbe_tx_rx_sys_scratchpad_out to top
[2020-10-23 14:26:11,621][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out" is new
[2020-10-23 14:26:11,621][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_scratchpad_out_we as signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we to top
[2020-10-23 14:26:11,621][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_scratchpad_out_we" is new
[2020-10-23 14:26:11,621][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in as signal zcu111_tengbe_tx_rx_sys_clkcounter_in to top
[2020-10-23 14:26:11,621][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in" already exists
[2020-10-23 14:26:11,621][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axi4lite_sys_block_sys_clkcounter_in_we as signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we to top
[2020-10-23 14:26:11,621][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_sys_clkcounter_in_we" is new
[2020-10-23 14:26:11,621][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_inst
[2020-10-23 14:26:11,621][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_infra0_inst
[2020-10-23 14:26:11,621][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_n to top
[2020-10-23 14:26:11,621][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_n0" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,621][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_n0" is new
[2020-10-23 14:26:11,621][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_refclk_p to top
[2020-10-23 14:26:11,622][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "ref_clk_p0" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,622][verilog.py:953][add_port][DEBUG][MainThread]:   Port "ref_clk_p0" is new
[2020-10-23 14:26:11,622][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0lock as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 14:26:11,622][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" is new
[2020-10-23 14:26:11,622][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outclk as signal qpll0clk_in0 to top
[2020-10-23 14:26:11,622][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" is new
[2020-10-23 14:26:11,622][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0outrefclk as signal qpll0refclk_in0 to top
[2020-10-23 14:26:11,622][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" is new
[2020-10-23 14:26:11,622][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1lock as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 14:26:11,622][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" is new
[2020-10-23 14:26:11,622][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outclk as signal qpll1clk_in0 to top
[2020-10-23 14:26:11,622][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" is new
[2020-10-23 14:26:11,622][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1outrefclk as signal qpll1refclk_in0 to top
[2020-10-23 14:26:11,622][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" is new
[2020-10-23 14:26:11,622][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy1
[2020-10-23 14:26:11,622][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-23 14:26:11,622][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p1" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,623][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p1" is new
[2020-10-23 14:26:11,623][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-23 14:26:11,623][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n1" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,623][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n1" is new
[2020-10-23 14:26:11,623][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-23 14:26:11,623][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p1" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,623][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p1" is new
[2020-10-23 14:26:11,623][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-23 14:26:11,623][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n1" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,623][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n1" is new
[2020-10-23 14:26:11,623][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk1 to top
[2020-10-23 14:26:11,623][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" is new
[2020-10-23 14:26:11,623][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out1 to top
[2020-10-23 14:26:11,623][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" is new
[2020-10-23 14:26:11,623][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out1 to top
[2020-10-23 14:26:11,623][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 14:26:11,623][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out1 to top
[2020-10-23 14:26:11,623][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" is new
[2020-10-23 14:26:11,623][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all1 to top
[2020-10-23 14:26:11,624][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" is new
[2020-10-23 14:26:11,624][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out1 to top
[2020-10-23 14:26:11,625][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" is new
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out1 to top
[2020-10-23 14:26:11,625][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" is new
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-23 14:26:11,625][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-23 14:26:11,625][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-23 14:26:11,625][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-23 14:26:11,625][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 14:26:11,625][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 14:26:11,625][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:26:11,625][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_rst" is new
[2020-10-23 14:26:11,625][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-23 14:26:11,626][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "clk_128M" is new
[2020-10-23 14:26:11,626][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset1
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset1" already exists
[2020-10-23 14:26:11,626][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all1 to top
[2020-10-23 14:26:11,626][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all1" already exists
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:26:11,627][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:26:11,627][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis1 to top
[2020-10-23 14:26:11,627][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis1" is new
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis1 to top
[2020-10-23 14:26:11,627][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis1" is new
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl1 to top
[2020-10-23 14:26:11,627][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl1" is new
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix1 to top
[2020-10-23 14:26:11,627][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix1" is new
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk1 to top
[2020-10-23 14:26:11,627][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk1" already exists
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd1 to top
[2020-10-23 14:26:11,627][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd1" already exists
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc1 to top
[2020-10-23 14:26:11,627][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc1" already exists
[2020-10-23 14:26:11,627][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd1 to top
[2020-10-23 14:26:11,627][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd1" already exists
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc1 to top
[2020-10-23 14:26:11,628][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc1" already exists
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe0_rst to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rst" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe0_tx_valid to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_valid" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe0_tx_afull to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_afull" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe0_tx_overflow to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_overflow" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe0_tx_data to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_data" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip to top
[2020-10-23 14:26:11,628][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_ip" is new
[2020-10-23 14:26:11,628][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_tx_dest_port" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe0_rx_valid to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_valid" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe0_rx_data to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_data" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_ip" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe0_rx_source_port to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_source_port" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_bad_frame" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun to top
[2020-10-23 14:26:11,629][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun" is new
[2020-10-23 14:26:11,629][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe0_rx_ack to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_rx_ack" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe0_led_up to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_up" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe0_led_rx to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_rx" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe0_led_tx to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_led_tx" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-23 14:26:11,630][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-23 14:26:11,630][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" is new
[2020-10-23 14:26:11,630][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe0wb_err to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_err" is new
[2020-10-23 14:26:11,631][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-23 14:26:11,631][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" is new
[2020-10-23 14:26:11,631][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe0_wb2axi4lite
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe0wb_rst to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_rst" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe0wb_dat_i to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_i" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe0wb_dat_o to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_dat_o" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe0wb_ack to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_ack" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe0wb_adr to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_adr" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe0_wb_cyc to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_cyc" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe0wb_sel to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0wb_sel" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe0_wb_stb to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_stb" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe0_wb_we to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe0_wb_we" already exists
[2020-10-23 14:26:11,632][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-23 14:26:11,632][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-23 14:26:11,633][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe0_awready to top
[2020-10-23 14:26:11,633][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awready" is new
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe0_wready to top
[2020-10-23 14:26:11,633][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wready" is new
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe0_bresp to top
[2020-10-23 14:26:11,633][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bresp" is new
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe0_bvalid to top
[2020-10-23 14:26:11,633][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bvalid" is new
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe0_arready to top
[2020-10-23 14:26:11,633][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arready" is new
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe0_rresp to top
[2020-10-23 14:26:11,633][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rresp" is new
[2020-10-23 14:26:11,633][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe0_rdata to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rdata" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe0_rvalid to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rvalid" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe0_awaddr to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awaddr" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe0_awvalid to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_awvalid" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe0_wdata to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wdata" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe0_wvalid to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wvalid" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe0_wstrb to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_wstrb" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe0_araddr to top
[2020-10-23 14:26:11,634][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_araddr" is new
[2020-10-23 14:26:11,634][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe0_arvalid to top
[2020-10-23 14:26:11,635][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_arvalid" is new
[2020-10-23 14:26:11,635][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe0_rready to top
[2020-10-23 14:26:11,635][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_rready" is new
[2020-10-23 14:26:11,635][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe0_bready to top
[2020-10-23 14:26:11,635][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe0_bready" is new
[2020-10-23 14:26:11,635][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy2
[2020-10-23 14:26:11,635][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txp_out_0 to top
[2020-10-23 14:26:11,635][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_p2" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,635][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_p2" is new
[2020-10-23 14:26:11,635][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txn_out_0 to top
[2020-10-23 14:26:11,635][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_tx_n2" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,635][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_tx_n2" is new
[2020-10-23 14:26:11,635][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxp_in_0 to top
[2020-10-23 14:26:11,635][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_p2" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,635][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_p2" is new
[2020-10-23 14:26:11,635][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxn_in_0 to top
[2020-10-23 14:26:11,635][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "mgt_rx_n2" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,636][verilog.py:953][add_port][DEBUG][MainThread]:   Port "mgt_rx_n2" is new
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_clk_0 as signal tx_mii_clk2 to top
[2020-10-23 14:26:11,636][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" is new
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk_0 as signal rx_clk_out2 to top
[2020-10-23 14:26:11,636][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" is new
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_clk_out_0 as signal rx_clk_out2 to top
[2020-10-23 14:26:11,636][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_reset_0 as signal rx_core_reset_out2 to top
[2020-10-23 14:26:11,636][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" is new
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_d_0 as signal xgmii_rxd2 to top
[2020-10-23 14:26:11,636][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" is new
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_mii_c_0 as signal xgmii_rxc2 to top
[2020-10-23 14:26:11,636][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" is new
[2020-10-23 14:26:11,636][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port stat_rx_block_lock_0 as signal stat_rx_block_lock2 to top
[2020-10-23 14:26:11,636][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "stat_rx_block_lock2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_reset_0 as signal tx_core_reset_out2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_d_0 as signal xgmii_txd2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_mii_c_0 as signal xgmii_txc2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_0 as signal rx_serdes_reset2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_all_in_0 as signal gt_reset_all2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_tx_done_out_0 as signal gt_reset_tx_done_out2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_reset_rx_done_out_0 as signal gt_reset_rx_done_out2 to top
[2020-10-23 14:26:11,637][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" is new
[2020-10-23 14:26:11,637][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0clk_in as signal qpll0clk_in0 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0clk_in0" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll0refclk_in as signal qpll0refclk_in0 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll0refclk_in0" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1clk_in as signal qpll1clk_in0 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1clk_in0" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port qpll1refclk_in as signal qpll1refclk_in0 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "qpll1refclk_in0" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll0lock_in as signal gtwiz_reset_qpll0lock_in0 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll0lock_in0" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_qpll1lock_in as signal gtwiz_reset_qpll1lock_in0 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gtwiz_reset_qpll1lock_in0" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port dclk as signal clk_128M to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-23 14:26:11,638][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for tengbaser_phy_reset2
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_txusrclk2 as signal tx_mii_clk2 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-23 14:26:11,638][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rxusrclk2 as signal rx_clk_out2 to top
[2020-10-23 14:26:11,638][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_clk as signal rx_clk_out2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_clk_out2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_tx_reset_in as signal gt_reset_tx_done_out2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_tx_done_out2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gt_rx_reset_in as signal gt_reset_rx_done_out2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_rx_done_out2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_core_reset_out as signal tx_core_reset_out2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_core_reset_out2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_core_reset_out as signal rx_core_reset_out2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_core_reset_out2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_serdes_reset_out as signal rx_serdes_reset2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "rx_serdes_reset2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port gtwiz_reset_all as signal gt_reset_all2 to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "gt_reset_all2" already exists
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_reset as signal sys_rst to top
[2020-10-23 14:26:11,639][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:26:11,639][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1
[2020-10-23 14:26:11,639][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpostemphasis as signal mgt_txpostemphasis2 to top
[2020-10-23 14:26:11,640][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpostemphasis2" is new
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txpreemphasis as signal mgt_txpreemphasis2 to top
[2020-10-23 14:26:11,640][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txpreemphasis2" is new
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_txdiffctrl as signal mgt_txdiffctrl2 to top
[2020-10-23 14:26:11,640][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_txdiffctrl2" is new
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port mgt_rxeqmix as signal mgt_rxeqmix2 to top
[2020-10-23 14:26:11,640][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "mgt_rxeqmix2" is new
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xaui_clk as signal tx_mii_clk2 to top
[2020-10-23 14:26:11,640][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "tx_mii_clk2" already exists
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txd as signal xgmii_txd2 to top
[2020-10-23 14:26:11,640][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txd2" already exists
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_txc as signal xgmii_txc2 to top
[2020-10-23 14:26:11,640][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_txc2" already exists
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxd as signal xgmii_rxd2 to top
[2020-10-23 14:26:11,640][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxd2" already exists
[2020-10-23 14:26:11,640][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port xgmii_rxc as signal xgmii_rxc2 to top
[2020-10-23 14:26:11,640][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "xgmii_rxc2" already exists
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rst as signal zcu111_tengbe_tx_rx_gbe1_rst to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rst" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_valid as signal zcu111_tengbe_tx_rx_gbe1_tx_valid to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_valid" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_afull as signal zcu111_tengbe_tx_rx_gbe1_tx_afull to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_afull" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_overflow as signal zcu111_tengbe_tx_rx_gbe1_tx_overflow to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_overflow" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_data as signal zcu111_tengbe_tx_rx_gbe1_tx_data to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_data" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_ip as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip to top
[2020-10-23 14:26:11,641][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_ip" is new
[2020-10-23 14:26:11,641][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port tx_dest_port as signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_tx_dest_port" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_valid as signal zcu111_tengbe_tx_rx_gbe1_rx_valid to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_valid" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_end_of_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_data as signal zcu111_tengbe_tx_rx_gbe1_rx_data to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_data" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_ip as signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_ip" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_source_port as signal zcu111_tengbe_tx_rx_gbe1_rx_source_port to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_source_port" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_bad_frame as signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_bad_frame" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun to top
[2020-10-23 14:26:11,642][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun" is new
[2020-10-23 14:26:11,642][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_overrun_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack to top
[2020-10-23 14:26:11,643][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack" is new
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port rx_ack as signal zcu111_tengbe_tx_rx_gbe1_rx_ack to top
[2020-10-23 14:26:11,643][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_rx_ack" is new
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_up as signal zcu111_tengbe_tx_rx_gbe1_led_up to top
[2020-10-23 14:26:11,643][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_up" is new
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_rx as signal zcu111_tengbe_tx_rx_gbe1_led_rx to top
[2020-10-23 14:26:11,643][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_rx" is new
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port led_tx as signal zcu111_tengbe_tx_rx_gbe1_led_tx to top
[2020-10-23 14:26:11,643][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_led_tx" is new
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_clk_i as signal axil_clk to top
[2020-10-23 14:26:11,643][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_rst_i as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-23 14:26:11,643][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" is new
[2020-10-23 14:26:11,643][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_stb_i as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_cyc_i as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_we_i as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_adr_i as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_i as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_sel_i as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_dat_o as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_err_o as signal zcu111_tengbe_tx_rx_gbe1wb_err to top
[2020-10-23 14:26:11,644][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_err" is new
[2020-10-23 14:26:11,644][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port wb_ack_o as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-23 14:26:11,645][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" is new
[2020-10-23 14:26:11,645][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_tengbe_tx_rx_gbe1_wb2axi4lite
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port RST_O as signal zcu111_tengbe_tx_rx_gbe1wb_rst to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_rst" already exists
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_O as signal zcu111_tengbe_tx_rx_gbe1wb_dat_i to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_i" already exists
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port DAT_I as signal zcu111_tengbe_tx_rx_gbe1wb_dat_o to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_dat_o" already exists
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ACK_I as signal zcu111_tengbe_tx_rx_gbe1wb_ack to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_ack" already exists
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port ADR_O as signal zcu111_tengbe_tx_rx_gbe1wb_adr to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_adr" already exists
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port CYC_O as signal zcu111_tengbe_tx_rx_gbe1_wb_cyc to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_cyc" already exists
[2020-10-23 14:26:11,645][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port SEL_O as signal zcu111_tengbe_tx_rx_gbe1wb_sel to top
[2020-10-23 14:26:11,645][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1wb_sel" already exists
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port STB_O as signal zcu111_tengbe_tx_rx_gbe1_wb_stb to top
[2020-10-23 14:26:11,646][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_stb" already exists
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port WE_O as signal zcu111_tengbe_tx_rx_gbe1_wb_we to top
[2020-10-23 14:26:11,646][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "zcu111_tengbe_tx_rx_gbe1_wb_we" already exists
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ACLK as signal axil_clk to top
[2020-10-23 14:26:11,646][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARESETN as signal axil_rst_n to top
[2020-10-23 14:26:11,646][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWREADY as signal m_axi4lite_gbe1_awready to top
[2020-10-23 14:26:11,646][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awready" is new
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WREADY as signal m_axi4lite_gbe1_wready to top
[2020-10-23 14:26:11,646][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wready" is new
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BRESP as signal m_axi4lite_gbe1_bresp to top
[2020-10-23 14:26:11,646][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bresp" is new
[2020-10-23 14:26:11,646][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BVALID as signal m_axi4lite_gbe1_bvalid to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bvalid" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARREADY as signal m_axi4lite_gbe1_arready to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arready" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RRESP as signal m_axi4lite_gbe1_rresp to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rresp" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RDATA as signal m_axi4lite_gbe1_rdata to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rdata" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RVALID as signal m_axi4lite_gbe1_rvalid to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rvalid" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWADDR as signal m_axi4lite_gbe1_awaddr to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awaddr" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_AWVALID as signal m_axi4lite_gbe1_awvalid to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_awvalid" is new
[2020-10-23 14:26:11,647][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WDATA as signal m_axi4lite_gbe1_wdata to top
[2020-10-23 14:26:11,647][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wdata" is new
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WVALID as signal m_axi4lite_gbe1_wvalid to top
[2020-10-23 14:26:11,648][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wvalid" is new
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_WSTRB as signal m_axi4lite_gbe1_wstrb to top
[2020-10-23 14:26:11,648][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_wstrb" is new
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARADDR as signal m_axi4lite_gbe1_araddr to top
[2020-10-23 14:26:11,648][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_araddr" is new
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_ARVALID as signal m_axi4lite_gbe1_arvalid to top
[2020-10-23 14:26:11,648][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_arvalid" is new
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_RREADY as signal m_axi4lite_gbe1_rready to top
[2020-10-23 14:26:11,648][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_rready" is new
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port S_AXI_BREADY as signal m_axi4lite_gbe1_bready to top
[2020-10-23 14:26:11,648][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "m_axi4lite_gbe1_bready" is new
[2020-10-23 14:26:11,648][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_inst
[2020-10-23 14:26:11,648][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_clk as signal axil_clk to top
[2020-10-23 14:26:11,649][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_clk" already exists
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst as signal axil_rst to top
[2020-10-23 14:26:11,649][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "axil_rst" is new
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port axil_rst_n as signal axil_rst_n to top
[2020-10-23 14:26:11,649][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "axil_rst_n" already exists
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_araddr as signal M_AXI_araddr to top
[2020-10-23 14:26:11,649][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_araddr" is new
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arprot as signal M_AXI_arprot to top
[2020-10-23 14:26:11,649][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arprot" is new
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arready as signal M_AXI_arready to top
[2020-10-23 14:26:11,649][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arready" is new
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_arvalid as signal M_AXI_arvalid to top
[2020-10-23 14:26:11,649][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_arvalid" is new
[2020-10-23 14:26:11,649][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awaddr as signal M_AXI_awaddr to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awaddr" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awprot as signal M_AXI_awprot to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awprot" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awready as signal M_AXI_awready to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awready" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_awvalid as signal M_AXI_awvalid to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_awvalid" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bready as signal M_AXI_bready to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bready" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bresp as signal M_AXI_bresp to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bresp" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_bvalid as signal M_AXI_bvalid to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_bvalid" is new
[2020-10-23 14:26:11,650][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rdata as signal M_AXI_rdata to top
[2020-10-23 14:26:11,650][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rdata" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rready as signal M_AXI_rready to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rready" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rresp as signal M_AXI_rresp to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rresp" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_rvalid as signal M_AXI_rvalid to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_rvalid" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wdata as signal M_AXI_wdata to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wdata" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wready as signal M_AXI_wready to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wready" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wstrb as signal M_AXI_wstrb to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wstrb" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_wvalid as signal M_AXI_wvalid to top
[2020-10-23 14:26:11,651][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_wvalid" is new
[2020-10-23 14:26:11,651][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_araddr as signal M_AXI_RFDC_araddr to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_araddr" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arprot as signal M_AXI_RFDC_arprot to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arprot" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arready as signal M_AXI_RFDC_arready to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arready" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_arvalid as signal M_AXI_RFDC_arvalid to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_arvalid" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awaddr as signal M_AXI_RFDC_awaddr to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awaddr" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awprot as signal M_AXI_RFDC_awprot to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awprot" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awready as signal M_AXI_RFDC_awready to top
[2020-10-23 14:26:11,652][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awready" is new
[2020-10-23 14:26:11,652][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_awvalid as signal M_AXI_RFDC_awvalid to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_awvalid" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bready as signal M_AXI_RFDC_bready to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bready" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bresp as signal M_AXI_RFDC_bresp to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bresp" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_bvalid as signal M_AXI_RFDC_bvalid to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_bvalid" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rdata as signal M_AXI_RFDC_rdata to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rdata" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rready as signal M_AXI_RFDC_rready to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rready" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rresp as signal M_AXI_RFDC_rresp to top
[2020-10-23 14:26:11,653][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rresp" is new
[2020-10-23 14:26:11,653][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_rvalid as signal M_AXI_RFDC_rvalid to top
[2020-10-23 14:26:11,654][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_rvalid" is new
[2020-10-23 14:26:11,654][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wdata as signal M_AXI_RFDC_wdata to top
[2020-10-23 14:26:11,654][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wdata" is new
[2020-10-23 14:26:11,654][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wready as signal M_AXI_RFDC_wready to top
[2020-10-23 14:26:11,654][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wready" is new
[2020-10-23 14:26:11,654][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wstrb as signal M_AXI_RFDC_wstrb to top
[2020-10-23 14:26:11,654][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wstrb" is new
[2020-10-23 14:26:11,654][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port M_AXI_RFDC_wvalid as signal M_AXI_RFDC_wvalid to top
[2020-10-23 14:26:11,654][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "M_AXI_RFDC_wvalid" is new
[2020-10-23 14:26:11,654][verilog.py:1046][instantiate_child_ports][DEBUG][MainThread]: Instantiating child ports for zcu111_infr_inst
[2020-10-23 14:26:11,654][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_p to top
[2020-10-23 14:26:11,654][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_p" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,654][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_p" is new
[2020-10-23 14:26:11,654][verilog.py:1055][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128_n to top
[2020-10-23 14:26:11,654][verilog.py:949][add_port][DEBUG][MainThread]: Attempting to add port "clk_128_n" (parent sig: False, parent port: False)
[2020-10-23 14:26:11,654][verilog.py:953][add_port][DEBUG][MainThread]:   Port "clk_128_n" is new
[2020-10-23 14:26:11,654][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk as signal sys_clk    to top
[2020-10-23 14:26:11,655][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk" is new
[2020-10-23 14:26:11,655][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk90 as signal sys_clk90  to top
[2020-10-23 14:26:11,655][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk90" is new
[2020-10-23 14:26:11,655][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk180 as signal sys_clk180 to top
[2020-10-23 14:26:11,655][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk180" is new
[2020-10-23 14:26:11,655][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk270 as signal sys_clk270 to top
[2020-10-23 14:26:11,655][verilog.py:1002][add_signal][DEBUG][MainThread]:   Signal "sys_clk270" is new
[2020-10-23 14:26:11,655][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port clk_128M as signal clk_128M to top
[2020-10-23 14:26:11,655][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "clk_128M" already exists
[2020-10-23 14:26:11,655][verilog.py:1050][instantiate_child_ports][DEBUG][MainThread]:   Adding instance port sys_clk_rst as signal sys_rst to top
[2020-10-23 14:26:11,655][verilog.py:1005][add_signal][DEBUG][MainThread]:   Signal "sys_rst" already exists
[2020-10-23 14:26:11,655][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-23 14:26:11,655][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-23 14:26:11,655][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n1
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p1
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_n0
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port ref_clk_p0
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n1
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p1
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_n2
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_rx_p2
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_n2
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port mgt_tx_p2
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_n
[2020-10-23 14:26:11,656][verilog.py:1259][gen_port_list][DEBUG][MainThread]: Generating port clk_128_p
[2020-10-23 14:26:11,656][verilog.py:1270][gen_port_list][DEBUG][MainThread]: i: 17 n_ports: 16
[2020-10-23 14:26:11,656][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_gateway
[2020-10-23 14:26:11,656][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led1_gbe0_up_gateway
[2020-10-23 14:26:11,656][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_gateway
[2020-10-23 14:26:11,656][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_led3_gbe1_up_gateway
[2020-10-23 14:26:11,656][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out
[2020-10-23 14:26:11,656][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_user_data_out
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_user_data_out
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_user_data_out
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_user_data_in
[2020-10-23 14:26:11,657][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_user_data_out
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_user_data_out
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_user_data_in
[2020-10-23 14:26:11,658][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_user_data_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_user_data_in
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_user_data_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_user_data_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_user_data_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_user_data_out
[2020-10-23 14:26:11,659][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_user_data_out
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_user_data_in
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_clk
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst_n
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_rst
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_ip_out_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_dest_port_out_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_linkup_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxbadctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxeofctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxofctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_addr
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_in
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_data_out
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_bram_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_ctrl_out_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxs_ss_status_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rxvldctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_cnt_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txfullctr_in_we
[2020-10-23 14:26:11,660][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txofctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_addr
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_in
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_data_out
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_bram_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_ctrl_out_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txs_ss_status_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_txvldctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_linkup_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_frame_cnt_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxbadctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxeofctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxofctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_addr
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_in
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_data_out
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_bram_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_ctrl_out_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxs_ss_status_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rxvldctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txfullctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txofctr_in_we
[2020-10-23 14:26:11,661][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_addr
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_in
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_data_out
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_bram_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_ctrl_out_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txs_ss_status_in_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_txvldctr_in_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_enable_out_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_payload_len_out_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_pkt_sim_period_out_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_rst_out_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_board_id_in_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_in_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_clkcounter_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_in_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_rev_rcs_in_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_sys_scratchpad_out_we
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_addr
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_in
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_data_out
[2020-10-23 14:26:11,662][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_bram_we
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_ctrl_out_we
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_tx_snapshot_ss_status_in_we
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal clk_128M
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all1
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out1
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out1
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll0lock_in0
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gtwiz_reset_qpll1lock_in0
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_araddr
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arready
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_arvalid
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awaddr
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awready
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_awvalid
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bready
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bresp
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_bvalid
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rdata
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rready
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rresp
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_rvalid
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wdata
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wready
[2020-10-23 14:26:11,663][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wstrb
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe0_wvalid
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0clk_in0
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll0refclk_in0
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1clk_in0
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal qpll1refclk_in0
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_rst
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd1
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_rx
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_tx
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_led_up
[2020-10-23 14:26:11,664][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rst
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_ack
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_bad_frame
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_data
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_end_of_frame
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_overrun_ack
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_ip
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_source_port
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_rx_valid
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_afull
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_data
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_ip
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_dest_port
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_end_of_frame
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_overflow
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_tx_valid
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_cyc
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_stb
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0_wb_we
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_ack
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_adr
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_i
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_dat_o
[2020-10-23 14:26:11,665][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_err
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_rst
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe0wb_sel
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_all2
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_rx_done_out2
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal gt_reset_tx_done_out2
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_araddr
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arready
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_arvalid
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awaddr
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awready
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_awvalid
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bready
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bresp
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_bvalid
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rdata
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rready
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rresp
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_rvalid
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wdata
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wready
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wstrb
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal m_axi4lite_gbe1_wvalid
[2020-10-23 14:26:11,666][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_rxeqmix2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txdiffctrl2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpostemphasis2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal mgt_txpreemphasis2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_clk_out2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_core_reset_out2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal rx_serdes_reset2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal stat_rx_block_lock2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_core_reset_out2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal tx_mii_clk2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxc2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_rxd2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txc2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal xgmii_txd2
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_rx
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_tx
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_led_up
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rst
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_ack
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_bad_frame
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_data
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_end_of_frame
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_overrun_ack
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_ip
[2020-10-23 14:26:11,667][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_source_port
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_rx_valid
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_afull
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_data
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_ip
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_dest_port
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_end_of_frame
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_overflow
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_tx_valid
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_cyc
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_stb
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1_wb_we
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_ack
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_adr
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_i
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_dat_o
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_err
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_rst
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal zcu111_tengbe_tx_rx_gbe1wb_sel
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk180
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk270
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal user_clk90
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_araddr
[2020-10-23 14:26:11,668][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arprot
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arready
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_arvalid
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awaddr
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awprot
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awready
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_awvalid
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bready
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bresp
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_bvalid
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rdata
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rready
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rresp
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_rvalid
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wdata
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wready
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wstrb
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_RFDC_wvalid
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_araddr
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arprot
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arready
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_arvalid
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awaddr
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awprot
[2020-10-23 14:26:11,669][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awready
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_awvalid
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bready
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bresp
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_bvalid
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rdata
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rready
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rresp
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_rvalid
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wdata
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wready
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wstrb
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal M_AXI_wvalid
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal axil_rst
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk180
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk270
[2020-10-23 14:26:11,670][verilog.py:1316][gen_signals_dec_str][DEBUG][MainThread]: Writing verilog for signal sys_clk90
[2020-10-23 14:26:11,671][toolflow.py:563][regenerate_top][INFO][MainThread]: Dumping pickle of top-level Verilog module
[2020-10-23 14:26:11,673][toolflow.py:572][generate_consts][INFO][MainThread]: Extracting constraints from peripherals
[2020-10-23 14:26:11,673][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,673][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-23 14:26:11,673][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-23 14:26:11,674][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,674][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:26:11,674][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,674][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,674][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,674][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-23 14:26:11,674][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-23 14:26:11,674][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,674][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:26:11,674][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,674][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,674][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,674][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p1
[2020-10-23 14:26:11,674][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-23 14:26:11,674][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,674][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:26:11,674][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,674][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,674][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,674][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n1
[2020-10-23 14:26:11,675][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-23 14:26:11,675][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,675][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:26:11,675][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,675][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,675][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,675][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p1
[2020-10-23 14:26:11,675][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-23 14:26:11,675][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,675][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:26:11,675][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,675][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,675][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,675][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n1
[2020-10-23 14:26:11,675][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-23 14:26:11,675][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,675][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 1
[2020-10-23 14:26:11,675][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,675][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,675][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 14:26:11,675][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-23 14:26:11,675][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-23 14:26:11,675][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-23 14:26:11,676][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-23 14:26:11,676][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 14:26:11,676][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 14:26:11,676][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-23 14:26:11,676][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 14:26:11,676][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,676][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_p0
[2020-10-23 14:26:11,676][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_p
[2020-10-23 14:26:11,676][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,676][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:26:11,676][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,676][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,676][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,676][constraints.py:38][__init__][DEBUG][MainThread]:   portname: ref_clk_n0
[2020-10-23 14:26:11,676][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: eth_clk_n
[2020-10-23 14:26:11,676][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,676][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 0
[2020-10-23 14:26:11,676][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,676][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,676][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,676][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_p2
[2020-10-23 14:26:11,676][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_p
[2020-10-23 14:26:11,676][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,676][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:26:11,677][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,677][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,677][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,677][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_tx_n2
[2020-10-23 14:26:11,677][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_tx_n
[2020-10-23 14:26:11,677][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,677][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:26:11,677][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,677][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,677][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,677][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_p2
[2020-10-23 14:26:11,677][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_p
[2020-10-23 14:26:11,677][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,677][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:26:11,677][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,677][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,677][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,677][constraints.py:38][__init__][DEBUG][MainThread]:   portname: mgt_rx_n2
[2020-10-23 14:26:11,677][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: mgt_rx_n
[2020-10-23 14:26:11,677][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,677][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: 2
[2020-10-23 14:26:11,677][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,677][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,677][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 14:26:11,677][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: ref_clk_p0
[2020-10-23 14:26:11,677][constraints.py:137][__init__][DEBUG][MainThread]: name: ethclk0
[2020-10-23 14:26:11,678][constraints.py:138][__init__][DEBUG][MainThread]: freq: 156.25
[2020-10-23 14:26:11,678][constraints.py:139][__init__][DEBUG][MainThread]: period: None
[2020-10-23 14:26:11,678][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 14:26:11,678][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 14:26:11,678][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: None
[2020-10-23 14:26:11,678][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 14:26:11,678][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,678][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext
[2020-10-23 14:26:11,678][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:26:11,678][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:26:11,678][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-23 14:26:11,678][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,678][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,678][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,678][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,678][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 14:26:11,678][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,678][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,678][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,678][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 14:26:11,678][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,678][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:26:11,678][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,678][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
[2020-10-23 14:26:11,678][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,679][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led1_gbe0_up_ext
[2020-10-23 14:26:11,679][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:26:11,679][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:26:11,679][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [1]
[2020-10-23 14:26:11,679][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,679][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,679][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,679][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,679][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 14:26:11,679][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,679][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,679][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,679][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 14:26:11,679][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,679][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:26:11,679][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,679][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
[2020-10-23 14:26:11,679][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,679][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext
[2020-10-23 14:26:11,679][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:26:11,679][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:26:11,679][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [2]
[2020-10-23 14:26:11,679][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,679][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,679][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,680][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,680][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 14:26:11,680][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,680][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,680][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,680][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 14:26:11,680][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,680][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:26:11,680][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,680][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
[2020-10-23 14:26:11,680][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,680][constraints.py:38][__init__][DEBUG][MainThread]:   portname: zcu111_tengbe_tx_rx_led3_gbe1_up_ext
[2020-10-23 14:26:11,680][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: led
[2020-10-23 14:26:11,680][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: [0]
[2020-10-23 14:26:11,680][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [3]
[2020-10-23 14:26:11,680][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,680][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,680][constraints.py:342][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,680][constraints.py:343][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,680][constraints.py:344][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 14:26:11,680][constraints.py:345][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,680][constraints.py:375][__init__][DEBUG][MainThread]: New set max delay constraint
[2020-10-23 14:26:11,680][constraints.py:376][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,680][constraints.py:377][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 14:26:11,680][constraints.py:378][__init__][DEBUG][MainThread]: constraint delay: 1.0
[2020-10-23 14:26:11,681][constraints.py:404][__init__][DEBUG][MainThread]: New false path constraint
[2020-10-23 14:26:11,681][constraints.py:405][__init__][DEBUG][MainThread]: source path: None
[2020-10-23 14:26:11,681][constraints.py:406][__init__][DEBUG][MainThread]: destination path: [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
[2020-10-23 14:26:11,681][constraints.py:37][__init__][DEBUG][MainThread]: new PortConstraint:
[2020-10-23 14:26:11,681][constraints.py:38][__init__][DEBUG][MainThread]:   portname: clk_128_p
[2020-10-23 14:26:11,681][constraints.py:39][__init__][DEBUG][MainThread]:   iogroup: clk_128_p
[2020-10-23 14:26:11,681][constraints.py:40][__init__][DEBUG][MainThread]:   port_index: []
[2020-10-23 14:26:11,681][constraints.py:41][__init__][DEBUG][MainThread]:   iogroup_index: [0]
[2020-10-23 14:26:11,681][constraints.py:42][__init__][DEBUG][MainThread]:   loc: None
[2020-10-23 14:26:11,681][constraints.py:43][__init__][DEBUG][MainThread]:   iostd: None
[2020-10-23 14:26:11,681][constraints.py:135][__init__][DEBUG][MainThread]: New clock constraint
[2020-10-23 14:26:11,681][constraints.py:136][__init__][DEBUG][MainThread]: clock signal: clk_128_p
[2020-10-23 14:26:11,681][constraints.py:137][__init__][DEBUG][MainThread]: name: clk_128_p
[2020-10-23 14:26:11,681][constraints.py:138][__init__][DEBUG][MainThread]: freq: None
[2020-10-23 14:26:11,681][constraints.py:139][__init__][DEBUG][MainThread]: period: 7.8125
[2020-10-23 14:26:11,681][constraints.py:140][__init__][DEBUG][MainThread]: port_en: True
[2020-10-23 14:26:11,681][constraints.py:141][__init__][DEBUG][MainThread]: waveform_min: 0.0
[2020-10-23 14:26:11,681][constraints.py:142][__init__][DEBUG][MainThread]: waveform_max: 3.90625
[2020-10-23 14:26:11,681][constraints.py:143][__init__][DEBUG][MainThread]: virtual_en: False
[2020-10-23 14:26:11,681][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-23 14:26:11,681][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-23 14:26:11,681][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-23 14:26:11,681][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-23 14:26:11,681][constraints.py:223][__init__][DEBUG][MainThread]: New clock group constraint
[2020-10-23 14:26:11,681][constraints.py:224][__init__][DEBUG][MainThread]: clock name group 1: -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]
[2020-10-23 14:26:11,681][constraints.py:225][__init__][DEBUG][MainThread]: clock name group 2: -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]
[2020-10-23 14:26:11,682][constraints.py:226][__init__][DEBUG][MainThread]: clock domain relationship: asynchronous
[2020-10-23 14:26:11,682][toolflow.py:579][generate_consts][INFO][MainThread]: Generating physical constraints
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p1 on mgt_tx_p 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p1 V35
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p1 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n1 on mgt_tx_n 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n1 V36
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n1 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p1 on mgt_rx_p 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p1 W38
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p1 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n1 on mgt_rx_n 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n1 W39
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n1 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_p0 on eth_clk_p 
[2020-10-23 14:26:11,682][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_p0 Y31
[2020-10-23 14:26:11,682][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_p0 None
[2020-10-23 14:26:11,682][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port ref_clk_n0 on eth_clk_n 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: ref_clk_n0 Y32
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: ref_clk_n0 None
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_p2 on mgt_tx_p 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_p2 T35
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_p2 None
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_tx_n2 on mgt_tx_n 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_tx_n2 T36
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_tx_n2 None
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_p2 on mgt_rx_p 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_p2 U38
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_p2 None
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port mgt_rx_n2 on mgt_rx_n 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: mgt_rx_n2 U39
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: mgt_rx_n2 None
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext on led 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext AR13
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext LVCMOS18
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led1_gbe0_up_ext on led 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led1_gbe0_up_ext AP13
[2020-10-23 14:26:11,683][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led1_gbe0_up_ext LVCMOS18
[2020-10-23 14:26:11,683][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext on led 
[2020-10-23 14:26:11,683][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext AR16
[2020-10-23 14:26:11,684][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext LVCMOS18
[2020-10-23 14:26:11,684][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port zcu111_tengbe_tx_rx_led3_gbe1_up_ext on led 
[2020-10-23 14:26:11,684][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: zcu111_tengbe_tx_rx_led3_gbe1_up_ext AP16
[2020-10-23 14:26:11,684][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: zcu111_tengbe_tx_rx_led3_gbe1_up_ext LVCMOS18
[2020-10-23 14:26:11,684][constraints.py:89][gen_physical_const][DEBUG][MainThread]: Attempting to get physical constraints for port clk_128_p on clk_128_p 
[2020-10-23 14:26:11,684][constraints.py:93][gen_physical_const][DEBUG][MainThread]: Setting pin loc: clk_128_p AL16
[2020-10-23 14:26:11,684][constraints.py:96][gen_physical_const][DEBUG][MainThread]: Setting pin iostd: clk_128_p LVDS
[2020-10-23 14:26:11,684][toolflow.py:466][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_bram
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_bram
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_bram
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_bram
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_bram
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_ip
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for dest_port
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxbadctr
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxctr
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxeofctr
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxofctr
[2020-10-23 14:26:11,684][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxs_ss_status
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_rxvldctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txfullctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txofctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txs_ss_status
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_txvldctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_linkup
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe0_tx_cnt
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxbadctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxeofctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxofctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxs_ss_status
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rxvldctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txfullctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txofctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txs_ss_status
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_txvldctr
[2020-10-23 14:26:11,685][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_linkup
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for gbe1_rx_frame_cnt
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_enable
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_payload_len
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for pkt_sim_period
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for rst
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for tx_snapshot_ss_status
[2020-10-23 14:26:11,686][toolflow.py:479][write_core_info][DEBUG][MainThread]: Adding core_info.tab entry for sys_block
[2020-10-23 14:26:11,686][toolflow.py:488][write_core_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.tab
[2020-10-23 14:26:11,686][toolflow.py:502][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_bram
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_bram
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_bram
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_bram
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_bram
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_ip
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for dest_port
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxbadctr
[2020-10-23 14:26:11,686][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxeofctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxofctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_ctrl
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxs_ss_status
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_rxvldctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txfullctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txofctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_ctrl
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txs_ss_status
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_txvldctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_linkup
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe0_tx_cnt
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxbadctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxeofctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxofctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_ctrl
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxs_ss_status
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rxvldctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txfullctr
[2020-10-23 14:26:11,687][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txofctr
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_ctrl
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txs_ss_status
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_txvldctr
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_linkup
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for gbe1_rx_frame_cnt
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_enable
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_payload_len
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for pkt_sim_period
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for rst
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_ctrl
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for tx_snapshot_ss_status
[2020-10-23 14:26:11,688][toolflow.py:514][write_core_jam_info][DEBUG][MainThread]: Adding core_info.jam.tab entry for sys_block
[2020-10-23 14:26:11,688][toolflow.py:520][write_core_jam_info][DEBUG][MainThread]: Opening /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/zcu111/core_info.jam.tab
[2020-10-23 14:26:11,743][toolflow.py:594][constraints_rule_check][INFO][MainThread]: Carrying out constraints rule check
[2020-10-23 14:26:11,743][toolflow.py:602][constraints_rule_check][WARNING][MainThread]: Port clk_128_n (instantiated by zcu111: ZCU111) has no constraints!
[2020-10-23 14:26:11,743][toolflow.py:603][constraints_rule_check][INFO][MainThread]: Constraint rule check complete
[2020-10-23 14:26:11,780][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Starting tcl script"
[2020-10-23 14:26:11,780][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: create_project -f myproj /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/myproj -part xczu28dr-ffvg1517-2-e
[2020-10-23 14:26:11,780][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property target_language VHDL [current_project]
[2020-10-23 14:26:11,845][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-23 14:26:11,845][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/top.v
[2020-10-23 14:26:11,845][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-23 14:26:11,845][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
[2020-10-23 14:26:11,845][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-23 14:26:11,845][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_tx.v
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_fifo_ext.xci
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/kat_ten_gb_eth.v
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tb
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/ten_gig_eth_mac_UCB.vhd
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/arp_cache.xci
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_ctrl_fifo.xci
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_ctrl_fifo.xci
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/wb_attach.v
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tx_packet_fifo.xci
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/tge_rx.v
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-23 14:26:11,846][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_bram.xci
[2020-10-23 14:26:11,846][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/cpu_buffer.xci
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/kat_ten_gb_eth/rx_packet_fifo_dist.xci
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_phy_ultrascale/tengbaser_phy_ultrascale.xci
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_phy_ultrascale_reset.v
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_gt_gtye4_common_wrapper.v
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/tengbaser_infrastructure_ultrascale.v
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_clocking_wrapper.v
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/gtwizard_ultrascale_v1_7_gtye4_common.v
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/xxv_ethernet_1_common_wrapper.v
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/AXI4LITE2AXI4_axi_protocol_convert_0_0.xci
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-23 14:26:11,847][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/tengbaser_infrastructure_ultrascale/axi_slave_wishbone_classic_master.vhd
[2020-10-23 14:26:11,847][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/sys_block
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/imports/sysgen
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i3.xci
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i0.xci
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i4.xci
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i2.xci
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i5.xci
[2020-10-23 14:26:11,848][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-23 14:26:11,848][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/sysgen/hdl_netlist/zcu111_tengbe_tx_rx.srcs/sources_1/ip/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1/zcu111_tengbe_tx_rx_c_counter_binary_v12_0_i1.xci
[2020-10-23 14:26:11,849][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5f9b0>
[2020-10-23 14:26:11,849][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-23 14:26:11,849][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,849][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-23 14:26:11,849][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,849][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5f9e8>
[2020-10-23 14:26:11,849][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-23 14:26:11,849][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,849][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-23 14:26:11,849][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,849][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fa20>
[2020-10-23 14:26:11,849][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p1 -> mgt_tx_p
[2020-10-23 14:26:11,849][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,849][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V35
[2020-10-23 14:26:11,849][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,849][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fa58>
[2020-10-23 14:26:11,849][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n1 -> mgt_tx_n
[2020-10-23 14:26:11,850][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,850][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at V36
[2020-10-23 14:26:11,850][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,850][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fa90>
[2020-10-23 14:26:11,850][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p1 -> mgt_rx_p
[2020-10-23 14:26:11,850][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,850][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W38
[2020-10-23 14:26:11,850][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,850][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fac8>
[2020-10-23 14:26:11,850][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n1 -> mgt_rx_n
[2020-10-23 14:26:11,850][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,850][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at W39
[2020-10-23 14:26:11,850][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,850][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fb00>
[2020-10-23 14:26:11,850][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_p0 -> eth_clk_p
[2020-10-23 14:26:11,850][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,850][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y31
[2020-10-23 14:26:11,850][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,850][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fb38>
[2020-10-23 14:26:11,850][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: ref_clk_n0 -> eth_clk_n
[2020-10-23 14:26:11,850][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at Y32
[2020-10-23 14:26:11,851][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,851][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fb70>
[2020-10-23 14:26:11,851][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_p2 -> mgt_tx_p
[2020-10-23 14:26:11,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T35
[2020-10-23 14:26:11,851][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,851][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fba8>
[2020-10-23 14:26:11,851][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_tx_n2 -> mgt_tx_n
[2020-10-23 14:26:11,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at T36
[2020-10-23 14:26:11,851][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,851][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fbe0>
[2020-10-23 14:26:11,851][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_p2 -> mgt_rx_p
[2020-10-23 14:26:11,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,851][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U38
[2020-10-23 14:26:11,851][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,851][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fc18>
[2020-10-23 14:26:11,851][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: mgt_rx_n2 -> mgt_rx_n
[2020-10-23 14:26:11,851][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at U39
[2020-10-23 14:26:11,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,852][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fc50>
[2020-10-23 14:26:11,852][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext -> led
[2020-10-23 14:26:11,852][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR13
[2020-10-23 14:26:11,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:26:11,852][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fc88>
[2020-10-23 14:26:11,852][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led1_gbe0_up_ext -> led
[2020-10-23 14:26:11,852][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP13
[2020-10-23 14:26:11,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:26:11,852][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fcc0>
[2020-10-23 14:26:11,852][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext -> led
[2020-10-23 14:26:11,852][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AR16
[2020-10-23 14:26:11,852][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,852][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:26:11,852][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fcf8>
[2020-10-23 14:26:11,853][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: zcu111_tengbe_tx_rx_led3_gbe1_up_ext -> led
[2020-10-23 14:26:11,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AP16
[2020-10-23 14:26:11,853][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,853][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVCMOS18
[2020-10-23 14:26:11,853][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.PinConstraint object at 0x7f64e7f5fd30>
[2020-10-23 14:26:11,853][toolflow.py:1846][get_tcl_const][DEBUG][MainThread]: New PortConstraint instance found: clk_128_p -> clk_128_p
[2020-10-23 14:26:11,853][toolflow.py:1848][get_tcl_const][DEBUG][MainThread]: Getting loc for port index 0
[2020-10-23 14:26:11,853][toolflow.py:1851][get_tcl_const][DEBUG][MainThread]: LOC constraint found at AL16
[2020-10-23 14:26:11,853][toolflow.py:1858][get_tcl_const][DEBUG][MainThread]: Getting iostd for port index 0
[2020-10-23 14:26:11,853][toolflow.py:1861][get_tcl_const][DEBUG][MainThread]: IOSTD constraint found: LVDS
[2020-10-23 14:26:11,853][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f64e7f5f550>
[2020-10-23 14:26:11,853][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 14:26:11,853][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f64e7f5f588>
[2020-10-23 14:26:11,853][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 14:26:11,853][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkConstraint object at 0x7f64e7f5f5c0>
[2020-10-23 14:26:11,853][toolflow.py:1868][get_tcl_const][DEBUG][MainThread]: New Clock constraint found
[2020-10-23 14:26:11,853][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f64e7f5f5f8>
[2020-10-23 14:26:11,853][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.ClkGrpConstraint object at 0x7f64e7f5f630>
[2020-10-23 14:26:11,854][toolflow.py:1876][get_tcl_const][DEBUG][MainThread]: New Clock group constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f64e7f5f780>
[2020-10-23 14:26:11,854][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f64e7f5f7b8>
[2020-10-23 14:26:11,854][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f64e7f5f7f0>
[2020-10-23 14:26:11,854][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MaxDelayConstraint object at 0x7f64e7f5f828>
[2020-10-23 14:26:11,854][toolflow.py:1888][get_tcl_const][DEBUG][MainThread]: New Max delay constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f64e7f5f898>
[2020-10-23 14:26:11,854][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f64e7f5f8d0>
[2020-10-23 14:26:11,854][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:26:11,854][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f64e7f5f908>
[2020-10-23 14:26:11,854][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.MinDelayConstraint object at 0x7f64e7f5f940>
[2020-10-23 14:26:11,855][toolflow.py:1892][get_tcl_const][DEBUG][MainThread]: New Min delay constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f64e7f5f668>
[2020-10-23 14:26:11,855][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f64e7f5f6a0>
[2020-10-23 14:26:11,855][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f64e7f5f6d8>
[2020-10-23 14:26:11,855][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.FalsePthConstraint object at 0x7f64e7f5f710>
[2020-10-23 14:26:11,855][toolflow.py:1896][get_tcl_const][DEBUG][MainThread]: New False Path constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f64e7f5fd68>
[2020-10-23 14:26:11,855][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:26:11,855][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f64e7f5fda0>
[2020-10-23 14:26:11,855][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:26:11,856][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f64e7f5fdd8>
[2020-10-23 14:26:11,856][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:26:11,856][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f64e7f5fe10>
[2020-10-23 14:26:11,856][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:26:11,856][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f64e7f5fe48>
[2020-10-23 14:26:11,856][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:26:11,856][toolflow.py:2064][gen_constraint_file][INFO][MainThread]: parsing constraint <castro.RawConstraint object at 0x7f64e7f5fe80>
[2020-10-23 14:26:11,856][toolflow.py:1904][get_tcl_const][DEBUG][MainThread]: New Raw constraint found
[2020-10-23 14:26:11,856][toolflow.py:2066][gen_constraint_file][INFO][MainThread]: Constraints: set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN V35 [get_ports mgt_tx_p1]
set_property PACKAGE_PIN V36 [get_ports mgt_tx_n1]
set_property PACKAGE_PIN W38 [get_ports mgt_rx_p1]
set_property PACKAGE_PIN W39 [get_ports mgt_rx_n1]
set_property PACKAGE_PIN Y31 [get_ports ref_clk_p0]
set_property PACKAGE_PIN Y32 [get_ports ref_clk_n0]
set_property PACKAGE_PIN T35 [get_ports mgt_tx_p2]
set_property PACKAGE_PIN T36 [get_ports mgt_tx_n2]
set_property PACKAGE_PIN U38 [get_ports mgt_rx_p2]
set_property PACKAGE_PIN U39 [get_ports mgt_rx_n2]
set_property PACKAGE_PIN AR13 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[0]]
set_property PACKAGE_PIN AP13 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led1_gbe0_up_ext[0]]
set_property PACKAGE_PIN AR16 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[0]]
set_property PACKAGE_PIN AP16 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property IOSTANDARD LVCMOS18 [get_ports zcu111_tengbe_tx_rx_led3_gbe1_up_ext[0]]
set_property PACKAGE_PIN AL16 [get_ports clk_128_p]
set_property IOSTANDARD LVDS [get_ports clk_128_p]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 6.400 -name ethclk0 -waveform {0.000 3.200} [get_ports {ref_clk_p0}]
create_clock -period 7.812 -name clk_128_p -waveform {0.000 3.906} [get_ports {clk_128_p}]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]] -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -of_objects [get_pins zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0]]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_max_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_min_delay 1.0 -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led0_gbe0_pulse_tx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led1_gbe0_up_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led2_gbe1_pulse_rx_ext[*]}]
set_false_path -to [get_ports {zcu111_tengbe_tx_rx_led3_gbe1_up_ext[*]}]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]
set_clock_groups -name asyncclocks_eth0 -asynchronous -group [get_clocks -include_generated_clocks clk_128_p] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth1 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks ethclk0]
set_clock_groups -name asyncclocks_eth2 -asynchronous -group [get_clocks -of_objects [get_pins zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]]] -group [get_clocks -include_generated_clocks clk_128_p]

[2020-10-23 14:26:11,856][toolflow.py:2068][gen_constraint_file][INFO][MainThread]: Finished writing constraints file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 14:26:11,856][toolflow.py:1536][add_const_file][DEBUG][MainThread]: Adding constraint file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 14:26:11,856][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force -fileset constrs_1 /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/user_const.xdc
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property top top [current_fileset]
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: upgrade_ip -quiet [get_ips *]
[2020-10-23 14:26:11,857][toolflow.py:1593][add_compile_cmds][DEBUG][MainThread]: adding the upgrade_ip command to the tcl script
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: reset_run synth_1
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs synth_1 -jobs 4
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run synth_1
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run synth_1
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-23 14:26:11,857][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -jobs 4
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: open_run impl_1
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: launch_runs impl_1 -to_step write_bitstream
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: wait_on_run impl_1
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: cd [get_property DIRECTORY [current_project]]
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:26:11,858][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: } else {
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: }
[2020-10-23 14:26:11,859][toolflow.py:2015][gen_yellowblock_tcl_cmds][INFO][MainThread]: Extracting yellow block tcl commands from peripherals
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: source /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files {/home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/ZCU111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
[2020-10-23 14:26:11,859][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:26:11,859][toolflow.py:2028][gen_yellowblock_custom_hdl][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-23 14:26:11,861][toolflow.py:1472][add_source][DEBUG][MainThread]: Adding source file: /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-23 14:26:11,861][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files -force /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/axi4lite_ic_wrapper.vhdl
[2020-10-23 14:26:11,861][toolflow.py:2043][gen_add_compile_dir_source_tcl_cmds][INFO][MainThread]: Generating yellow block custom hdl files
[2020-10-23 14:26:11,861][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: import_files /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/xml2vhdl_hdl_output/
[2020-10-23 14:26:11,861][toolflow.py:1553][add_tcl_cmd][DEBUG][MainThread]: Adding tcl command: update_compile_order -fileset sources_1
[2020-10-23 14:50:46,985][toolflow.py:1168][mkfpg][DEBUG][MainThread]: Opening core_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/core_info.tab
[2020-10-23 14:50:46,986][toolflow.py:1169][mkfpg][DEBUG][MainThread]: Opening design_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/design_info.tab
[2020-10-23 14:50:46,986][toolflow.py:1170][mkfpg][DEBUG][MainThread]: Opening git_info.tab file /home/wei/casper/ZCU111/tenbge_tx_rx/zcu111_tengbe_tx_rx/git_info.tab
