ARM GAS  C:\Temp\cc3thgHp.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f30x_adc.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c"
  20              		.section	.text.adc_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	adc_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	adc_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
   2:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \file    gd32f30x_adc.c
   3:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief   ADC driver
   4:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
   5:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \version 2023-12-30, V2.2.0, firmware for GD32F30x
   6:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
   7:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
   8:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*
   9:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  10:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  11:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** are permitted provided that the following conditions are met:
  13:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  14:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        list of conditions and the following disclaimer.
  16:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        this list of conditions and the following disclaimer in the documentation 
  18:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        and/or other materials provided with the distribution.
  19:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        may be used to endorse or promote products derived from this software without 
  21:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****        specific prior written permission.
  22:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  23:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
ARM GAS  C:\Temp\cc3thgHp.s 			page 2


  30:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** OF SUCH DAMAGE.
  33:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  34:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  35:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #include "gd32f30x_adc.h"
  36:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  37:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  38:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      reset ADC 
  39:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  40:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  41:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  42:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  43:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  44:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_deinit(uint32_t adc_periph)
  45:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
  30              		.loc 1 45 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 45 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  46:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_periph){
  40              		.loc 1 46 5 is_stmt 1 view .LVU2
  41 0002 134B     		ldr	r3, .L7
  42 0004 9842     		cmp	r0, r3
  43 0006 11D0     		beq	.L2
  44 0008 03F5A053 		add	r3, r3, #5120
  45 000c 9842     		cmp	r0, r3
  46 000e 16D0     		beq	.L3
  47 0010 A3F5C053 		sub	r3, r3, #6144
  48 0014 9842     		cmp	r0, r3
  49 0016 00D0     		beq	.L6
  50              	.LVL1:
  51              	.L1:
  47:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC0:
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_enable(RCU_ADC0RST);
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  51:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC1:
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_enable(RCU_ADC1RST);
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  55:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))    
  56:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC2:
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_enable(RCU_ADC2RST);
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  60:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #endif    
  61:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
  62:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;      
  63:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
  64:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
ARM GAS  C:\Temp\cc3thgHp.s 			page 3


  52              		.loc 1 64 1 is_stmt 0 view .LVU3
  53 0018 08BD     		pop	{r3, pc}
  54              	.LVL2:
  55              	.L6:
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  56              		.loc 1 48 9 is_stmt 1 view .LVU4
  57 001a 40F20930 		movw	r0, #777
  58              	.LVL3:
  48:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC0RST);
  59              		.loc 1 48 9 is_stmt 0 view .LVU5
  60 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  61              	.LVL4:
  49:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  62              		.loc 1 49 9 is_stmt 1 view .LVU6
  63 0022 40F20930 		movw	r0, #777
  64 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  65              	.LVL5:
  50:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC1:
  66              		.loc 1 50 9 view .LVU7
  67 002a F5E7     		b	.L1
  68              	.LVL6:
  69              	.L2:
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  70              		.loc 1 52 9 view .LVU8
  71 002c 40F20A30 		movw	r0, #778
  72              	.LVL7:
  52:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC1RST);
  73              		.loc 1 52 9 is_stmt 0 view .LVU9
  74 0030 FFF7FEFF 		bl	rcu_periph_reset_enable
  75              	.LVL8:
  53:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  76              		.loc 1 53 9 is_stmt 1 view .LVU10
  77 0034 40F20A30 		movw	r0, #778
  78 0038 FFF7FEFF 		bl	rcu_periph_reset_disable
  79              	.LVL9:
  54:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #if (defined(GD32F30X_HD) || defined(GD32F30X_XD))    
  80              		.loc 1 54 9 view .LVU11
  81 003c ECE7     		b	.L1
  82              	.LVL10:
  83              	.L3:
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  84              		.loc 1 57 9 view .LVU12
  85 003e 40F20F30 		movw	r0, #783
  86              	.LVL11:
  57:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rcu_periph_reset_disable(RCU_ADC2RST);
  87              		.loc 1 57 9 is_stmt 0 view .LVU13
  88 0042 FFF7FEFF 		bl	rcu_periph_reset_enable
  89              	.LVL12:
  58:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
  90              		.loc 1 58 9 is_stmt 1 view .LVU14
  91 0046 40F20F30 		movw	r0, #783
  92 004a FFF7FEFF 		bl	rcu_periph_reset_disable
  93              	.LVL13:
  59:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** #endif    
  94              		.loc 1 59 9 view .LVU15
  95              		.loc 1 64 1 is_stmt 0 view .LVU16
  96 004e E3E7     		b	.L1
ARM GAS  C:\Temp\cc3thgHp.s 			page 4


  97              	.L8:
  98              		.align	2
  99              	.L7:
 100 0050 00280140 		.word	1073817600
 101              		.cfi_endproc
 102              	.LFE116:
 104              		.section	.text.adc_enable,"ax",%progbits
 105              		.align	1
 106              		.global	adc_enable
 107              		.syntax unified
 108              		.thumb
 109              		.thumb_func
 111              	adc_enable:
 112              	.LVL14:
 113              	.LFB117:
  65:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  66:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  67:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC interface
  68:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  69:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  70:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  71:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  72:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  73:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_enable(uint32_t adc_periph)
  74:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 114              		.loc 1 74 1 is_stmt 1 view -0
 115              		.cfi_startproc
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		@ link register save eliminated.
  75:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(RESET == (ADC_CTL1(adc_periph) & ADC_CTL1_ADCON)){
 119              		.loc 1 75 5 view .LVU18
 120              		.loc 1 75 18 is_stmt 0 view .LVU19
 121 0000 8368     		ldr	r3, [r0, #8]
 122              		.loc 1 75 7 view .LVU20
 123 0002 13F0010F 		tst	r3, #1
 124 0006 03D1     		bne	.L9
  76:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)ADC_CTL1_ADCON;
 125              		.loc 1 76 9 is_stmt 1 view .LVU21
 126 0008 8368     		ldr	r3, [r0, #8]
 127              		.loc 1 76 30 is_stmt 0 view .LVU22
 128 000a 43F00103 		orr	r3, r3, #1
 129 000e 8360     		str	r3, [r0, #8]
 130              	.L9:
  77:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }       
  78:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 131              		.loc 1 78 1 view .LVU23
 132 0010 7047     		bx	lr
 133              		.cfi_endproc
 134              	.LFE117:
 136              		.section	.text.adc_disable,"ax",%progbits
 137              		.align	1
 138              		.global	adc_disable
 139              		.syntax unified
 140              		.thumb
 141              		.thumb_func
 143              	adc_disable:
ARM GAS  C:\Temp\cc3thgHp.s 			page 5


 144              	.LVL15:
 145              	.LFB118:
  79:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  80:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  81:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC interface
  82:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  83:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  84:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  85:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  86:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  87:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_disable(uint32_t adc_periph)
  88:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 146              		.loc 1 88 1 is_stmt 1 view -0
 147              		.cfi_startproc
 148              		@ args = 0, pretend = 0, frame = 0
 149              		@ frame_needed = 0, uses_anonymous_args = 0
 150              		@ link register save eliminated.
  89:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ADCON);
 151              		.loc 1 89 5 view .LVU25
 152 0000 8368     		ldr	r3, [r0, #8]
 153              		.loc 1 89 26 is_stmt 0 view .LVU26
 154 0002 23F00103 		bic	r3, r3, #1
 155 0006 8360     		str	r3, [r0, #8]
  90:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 156              		.loc 1 90 1 view .LVU27
 157 0008 7047     		bx	lr
 158              		.cfi_endproc
 159              	.LFE118:
 161              		.section	.text.adc_calibration_enable,"ax",%progbits
 162              		.align	1
 163              		.global	adc_calibration_enable
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 168              	adc_calibration_enable:
 169              	.LVL16:
 170              	.LFB119:
  91:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
  92:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
  93:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      ADC calibration and reset calibration
  94:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
  95:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
  96:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
  97:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
  98:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
  99:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_calibration_enable(uint32_t adc_periph)
 100:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 171              		.loc 1 100 1 is_stmt 1 view -0
 172              		.cfi_startproc
 173              		@ args = 0, pretend = 0, frame = 0
 174              		@ frame_needed = 0, uses_anonymous_args = 0
 175              		@ link register save eliminated.
 101:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* reset the selected ADC calibration registers */
 102:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t) ADC_CTL1_RSTCLB;
 176              		.loc 1 102 5 view .LVU29
 177 0000 00F10803 		add	r3, r0, #8
 178 0004 8268     		ldr	r2, [r0, #8]
ARM GAS  C:\Temp\cc3thgHp.s 			page 6


 179              		.loc 1 102 26 is_stmt 0 view .LVU30
 180 0006 42F00802 		orr	r2, r2, #8
 181 000a 8260     		str	r2, [r0, #8]
 103:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* check the RSTCLB bit state */
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     while((ADC_CTL1(adc_periph) & ADC_CTL1_RSTCLB)){
 182              		.loc 1 104 5 is_stmt 1 view .LVU31
 183              	.L13:
 105:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 184              		.loc 1 105 5 discriminator 1 view .LVU32
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 185              		.loc 1 104 11 discriminator 1 view .LVU33
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 186              		.loc 1 104 12 is_stmt 0 discriminator 1 view .LVU34
 187 000c 1A68     		ldr	r2, [r3]
 104:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 188              		.loc 1 104 11 discriminator 1 view .LVU35
 189 000e 12F0080F 		tst	r2, #8
 190 0012 FBD1     		bne	.L13
 106:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* enable ADC calibration process */
 107:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) |= ADC_CTL1_CLB;
 191              		.loc 1 107 5 is_stmt 1 view .LVU36
 192 0014 8268     		ldr	r2, [r0, #8]
 193              		.loc 1 107 26 is_stmt 0 view .LVU37
 194 0016 42F00402 		orr	r2, r2, #4
 195 001a 8260     		str	r2, [r0, #8]
 108:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* check the CLB bit state */
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     while((ADC_CTL1(adc_periph) & ADC_CTL1_CLB)){
 196              		.loc 1 109 5 is_stmt 1 view .LVU38
 197              	.L14:
 110:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 198              		.loc 1 110 5 discriminator 1 view .LVU39
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 199              		.loc 1 109 11 discriminator 1 view .LVU40
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 200              		.loc 1 109 12 is_stmt 0 discriminator 1 view .LVU41
 201 001c 1A68     		ldr	r2, [r3]
 109:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 202              		.loc 1 109 11 discriminator 1 view .LVU42
 203 001e 12F0040F 		tst	r2, #4
 204 0022 FBD1     		bne	.L14
 111:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 205              		.loc 1 111 1 view .LVU43
 206 0024 7047     		bx	lr
 207              		.cfi_endproc
 208              	.LFE119:
 210              		.section	.text.adc_dma_mode_enable,"ax",%progbits
 211              		.align	1
 212              		.global	adc_dma_mode_enable
 213              		.syntax unified
 214              		.thumb
 215              		.thumb_func
 217              	adc_dma_mode_enable:
 218              	.LVL17:
 219              	.LFB120:
 112:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 113:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 114:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable DMA request 
ARM GAS  C:\Temp\cc3thgHp.s 			page 7


 115:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 116:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 117:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 118:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 119:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 120:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_dma_mode_enable(uint32_t adc_periph)
 121:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 220              		.loc 1 121 1 is_stmt 1 view -0
 221              		.cfi_startproc
 222              		@ args = 0, pretend = 0, frame = 0
 223              		@ frame_needed = 0, uses_anonymous_args = 0
 224              		@ link register save eliminated.
 122:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) |= (uint32_t)(ADC_CTL1_DMA);
 225              		.loc 1 122 5 view .LVU45
 226 0000 8368     		ldr	r3, [r0, #8]
 227              		.loc 1 122 26 is_stmt 0 view .LVU46
 228 0002 43F48073 		orr	r3, r3, #256
 229 0006 8360     		str	r3, [r0, #8]
 123:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 230              		.loc 1 123 1 view .LVU47
 231 0008 7047     		bx	lr
 232              		.cfi_endproc
 233              	.LFE120:
 235              		.section	.text.adc_dma_mode_disable,"ax",%progbits
 236              		.align	1
 237              		.global	adc_dma_mode_disable
 238              		.syntax unified
 239              		.thumb
 240              		.thumb_func
 242              	adc_dma_mode_disable:
 243              	.LVL18:
 244              	.LFB121:
 124:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 125:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 126:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable DMA request 
 127:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 128:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 129:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 130:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 131:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 132:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_dma_mode_disable(uint32_t adc_periph)
 133:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 245              		.loc 1 133 1 is_stmt 1 view -0
 246              		.cfi_startproc
 247              		@ args = 0, pretend = 0, frame = 0
 248              		@ frame_needed = 0, uses_anonymous_args = 0
 249              		@ link register save eliminated.
 134:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DMA);
 250              		.loc 1 134 5 view .LVU49
 251 0000 8368     		ldr	r3, [r0, #8]
 252              		.loc 1 134 26 is_stmt 0 view .LVU50
 253 0002 23F48073 		bic	r3, r3, #256
 254 0006 8360     		str	r3, [r0, #8]
 135:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 255              		.loc 1 135 1 view .LVU51
 256 0008 7047     		bx	lr
 257              		.cfi_endproc
ARM GAS  C:\Temp\cc3thgHp.s 			page 8


 258              	.LFE121:
 260              		.section	.text.adc_tempsensor_vrefint_enable,"ax",%progbits
 261              		.align	1
 262              		.global	adc_tempsensor_vrefint_enable
 263              		.syntax unified
 264              		.thumb
 265              		.thumb_func
 267              	adc_tempsensor_vrefint_enable:
 268              	.LFB122:
 136:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 137:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 138:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable the temperature sensor and Vrefint channel
 139:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 140:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 141:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 142:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 143:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_tempsensor_vrefint_enable(void)
 144:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 269              		.loc 1 144 1 is_stmt 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 0
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273              		@ link register save eliminated.
 145:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* enable the temperature sensor and Vrefint channel */
 146:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(ADC0) |= ADC_CTL1_TSVREN;
 274              		.loc 1 146 5 view .LVU53
 275 0000 034A     		ldr	r2, .L18
 276 0002 D2F80834 		ldr	r3, [r2, #1032]
 277              		.loc 1 146 20 is_stmt 0 view .LVU54
 278 0006 43F40003 		orr	r3, r3, #8388608
 279 000a C2F80834 		str	r3, [r2, #1032]
 147:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 280              		.loc 1 147 1 view .LVU55
 281 000e 7047     		bx	lr
 282              	.L19:
 283              		.align	2
 284              	.L18:
 285 0010 00200140 		.word	1073815552
 286              		.cfi_endproc
 287              	.LFE122:
 289              		.section	.text.adc_tempsensor_vrefint_disable,"ax",%progbits
 290              		.align	1
 291              		.global	adc_tempsensor_vrefint_disable
 292              		.syntax unified
 293              		.thumb
 294              		.thumb_func
 296              	adc_tempsensor_vrefint_disable:
 297              	.LFB123:
 148:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 149:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 150:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable the temperature sensor and Vrefint channel
 151:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 152:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 153:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 154:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 155:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_tempsensor_vrefint_disable(void)
 156:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
ARM GAS  C:\Temp\cc3thgHp.s 			page 9


 298              		.loc 1 156 1 is_stmt 1 view -0
 299              		.cfi_startproc
 300              		@ args = 0, pretend = 0, frame = 0
 301              		@ frame_needed = 0, uses_anonymous_args = 0
 302              		@ link register save eliminated.
 157:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* disable the temperature sensor and Vrefint channel */
 158:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL1(ADC0) &= ~ADC_CTL1_TSVREN;
 303              		.loc 1 158 5 view .LVU57
 304 0000 034A     		ldr	r2, .L21
 305 0002 D2F80834 		ldr	r3, [r2, #1032]
 306              		.loc 1 158 20 is_stmt 0 view .LVU58
 307 0006 23F40003 		bic	r3, r3, #8388608
 308 000a C2F80834 		str	r3, [r2, #1032]
 159:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 309              		.loc 1 159 1 view .LVU59
 310 000e 7047     		bx	lr
 311              	.L22:
 312              		.align	2
 313              	.L21:
 314 0010 00200140 		.word	1073815552
 315              		.cfi_endproc
 316              	.LFE123:
 318              		.section	.text.adc_resolution_config,"ax",%progbits
 319              		.align	1
 320              		.global	adc_resolution_config
 321              		.syntax unified
 322              		.thumb
 323              		.thumb_func
 325              	adc_resolution_config:
 326              	.LVL19:
 327              	.LFB124:
 160:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 161:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 162:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC resolution 
 163:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 164:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 165:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  resolution: ADC resolution
 166:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 167:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_12B: 12-bit ADC resolution
 168:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_10B: 10-bit ADC resolution
 169:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_8B: 8-bit ADC resolution
 170:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_RESOLUTION_6B: 6-bit ADC resolution
 171:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 172:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 173:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 174:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_resolution_config(uint32_t adc_periph , uint32_t resolution)
 175:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 328              		.loc 1 175 1 is_stmt 1 view -0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 0
 331              		@ frame_needed = 0, uses_anonymous_args = 0
 332              		@ link register save eliminated.
 176:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_DRES);
 333              		.loc 1 176 5 view .LVU61
 334 0000 D0F88030 		ldr	r3, [r0, #128]
 335              		.loc 1 176 31 is_stmt 0 view .LVU62
 336 0004 23F44053 		bic	r3, r3, #12288
ARM GAS  C:\Temp\cc3thgHp.s 			page 10


 337 0008 C0F88030 		str	r3, [r0, #128]
 177:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= (uint32_t)resolution;
 338              		.loc 1 177 5 is_stmt 1 view .LVU63
 339 000c D0F88030 		ldr	r3, [r0, #128]
 340              		.loc 1 177 31 is_stmt 0 view .LVU64
 341 0010 0B43     		orrs	r3, r3, r1
 342 0012 C0F88030 		str	r3, [r0, #128]
 178:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 343              		.loc 1 178 1 view .LVU65
 344 0016 7047     		bx	lr
 345              		.cfi_endproc
 346              	.LFE124:
 348              		.section	.text.adc_discontinuous_mode_config,"ax",%progbits
 349              		.align	1
 350              		.global	adc_discontinuous_mode_config
 351              		.syntax unified
 352              		.thumb
 353              		.thumb_func
 355              	adc_discontinuous_mode_config:
 356              	.LVL20:
 357              	.LFB125:
 179:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 180:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 181:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC discontinuous mode 
 182:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 183:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 184:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 185:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 186:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 187:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 188:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_DISCON_DISABLE: disable discontinuous mode of regular & inserted chan
 189:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  length: number of conversions in discontinuous mode,the number can be 1..8
 190:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                         for regular channel ,the number has no effect for inserted channel
 191:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 192:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 193:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 194:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_discontinuous_mode_config(uint32_t adc_periph, uint8_t adc_channel_group, uint8_t length)
 195:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 358              		.loc 1 195 1 is_stmt 1 view -0
 359              		.cfi_startproc
 360              		@ args = 0, pretend = 0, frame = 0
 361              		@ frame_needed = 0, uses_anonymous_args = 0
 362              		@ link register save eliminated.
 196:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= ~((uint32_t)( ADC_CTL0_DISRC | ADC_CTL0_DISIC ));
 363              		.loc 1 196 5 view .LVU67
 364 0000 4368     		ldr	r3, [r0, #4]
 365              		.loc 1 196 26 is_stmt 0 view .LVU68
 366 0002 23F4C053 		bic	r3, r3, #6144
 367 0006 4360     		str	r3, [r0, #4]
 197:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 368              		.loc 1 197 5 is_stmt 1 view .LVU69
 369 0008 0129     		cmp	r1, #1
 370 000a 02D0     		beq	.L25
 371 000c 0229     		cmp	r1, #2
 372 000e 0FD0     		beq	.L26
 373 0010 7047     		bx	lr
 374              	.L25:
ARM GAS  C:\Temp\cc3thgHp.s 			page 11


 198:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 199:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         /* config the number of conversions in discontinuous mode  */
 200:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~((uint32_t)ADC_CTL0_DISNUM);
 375              		.loc 1 200 9 view .LVU70
 376 0012 4368     		ldr	r3, [r0, #4]
 377              		.loc 1 200 30 is_stmt 0 view .LVU71
 378 0014 23F46043 		bic	r3, r3, #57344
 379 0018 4360     		str	r3, [r0, #4]
 201:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= CTL0_DISNUM(((uint32_t)length - 1U));
 380              		.loc 1 201 9 is_stmt 1 view .LVU72
 381 001a 4368     		ldr	r3, [r0, #4]
 382              		.loc 1 201 33 is_stmt 0 view .LVU73
 383 001c 013A     		subs	r2, r2, #1
 384              	.LVL21:
 385              		.loc 1 201 33 view .LVU74
 386 001e 5203     		lsls	r2, r2, #13
 387 0020 92B2     		uxth	r2, r2
 388              		.loc 1 201 30 view .LVU75
 389 0022 1343     		orrs	r3, r3, r2
 390 0024 4360     		str	r3, [r0, #4]
 202:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 203:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISRC;
 391              		.loc 1 203 9 is_stmt 1 view .LVU76
 392 0026 4368     		ldr	r3, [r0, #4]
 393              		.loc 1 203 30 is_stmt 0 view .LVU77
 394 0028 43F40063 		orr	r3, r3, #2048
 395 002c 4360     		str	r3, [r0, #4]
 204:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 396              		.loc 1 204 9 is_stmt 1 view .LVU78
 397 002e 7047     		bx	lr
 398              	.LVL22:
 399              	.L26:
 205:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 206:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)ADC_CTL0_DISIC;
 400              		.loc 1 206 9 view .LVU79
 401 0030 4368     		ldr	r3, [r0, #4]
 402              		.loc 1 206 30 is_stmt 0 view .LVU80
 403 0032 43F48053 		orr	r3, r3, #4096
 404 0036 4360     		str	r3, [r0, #4]
 207:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 405              		.loc 1 207 9 is_stmt 1 view .LVU81
 208:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_CHANNEL_DISCON_DISABLE:
 209:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 210:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 211:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 212:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 406              		.loc 1 212 1 is_stmt 0 view .LVU82
 407 0038 7047     		bx	lr
 408              		.cfi_endproc
 409              	.LFE125:
 411              		.section	.text.adc_mode_config,"ax",%progbits
 412              		.align	1
 413              		.global	adc_mode_config
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	adc_mode_config:
ARM GAS  C:\Temp\cc3thgHp.s 			page 12


 419              	.LVL23:
 420              	.LFB126:
 213:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 214:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 215:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure the ADC sync mode
 216:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  mode: ADC mode
 217:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 218:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_MODE_FREE: all the ADCs work independently
 219:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_PARALLEL: ADC0 and ADC1 work in combined regul
 220:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL_INSERTED_ROTATION: ADC0 and ADC1 work in combined regul
 221:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in combined 
 222:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in combined 
 223:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_PARALLEL: ADC0 and ADC1 work in inserted parallel mode only
 224:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_PARALLEL: ADC0 and ADC1 work in regular parallel mode only
 225:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_FAST: ADC0 and ADC1 work in follow-up fast mode only
 226:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_REGULAL_FOLLOWUP_SLOW: ADC0 and ADC1 work in follow-up slow mode only
 227:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DAUL_INSERTED_TRRIGGER_ROTATION: ADC0 and ADC1 work in trigger rotation mode 
 228:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 229:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 230:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 231:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_mode_config(uint32_t mode)
 232:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 421              		.loc 1 232 1 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 425              		@ link register save eliminated.
 233:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(ADC0) &= ~(ADC_CTL0_SYNCM);
 426              		.loc 1 233 5 view .LVU84
 427 0000 064B     		ldr	r3, .L29
 428 0002 D3F80424 		ldr	r2, [r3, #1028]
 429              		.loc 1 233 20 is_stmt 0 view .LVU85
 430 0006 22F47022 		bic	r2, r2, #983040
 431 000a C3F80424 		str	r2, [r3, #1028]
 234:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(ADC0) |= mode;
 432              		.loc 1 234 5 is_stmt 1 view .LVU86
 433 000e D3F80424 		ldr	r2, [r3, #1028]
 434              		.loc 1 234 20 is_stmt 0 view .LVU87
 435 0012 0243     		orrs	r2, r2, r0
 436 0014 C3F80424 		str	r2, [r3, #1028]
 235:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 437              		.loc 1 235 1 view .LVU88
 438 0018 7047     		bx	lr
 439              	.L30:
 440 001a 00BF     		.align	2
 441              	.L29:
 442 001c 00200140 		.word	1073815552
 443              		.cfi_endproc
 444              	.LFE126:
 446              		.section	.text.adc_special_function_config,"ax",%progbits
 447              		.align	1
 448              		.global	adc_special_function_config
 449              		.syntax unified
 450              		.thumb
 451              		.thumb_func
 453              	adc_special_function_config:
 454              	.LVL24:
ARM GAS  C:\Temp\cc3thgHp.s 			page 13


 455              	.LFB127:
 236:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 237:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 238:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable or disable ADC special function
 239:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 240:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 241:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  function: the function to config
 242:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected below
 243:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SCAN_MODE: scan mode select
 244:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_AUTO: inserted channel group convert automatically
 245:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CONTINUOUS_MODE: continuous mode select
 246:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 247:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 248:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 249:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 250:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_special_function_config(uint32_t adc_periph , uint32_t function , ControlStatus newvalue)
 251:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 456              		.loc 1 251 1 is_stmt 1 view -0
 457              		.cfi_startproc
 458              		@ args = 0, pretend = 0, frame = 0
 459              		@ frame_needed = 0, uses_anonymous_args = 0
 460              		@ link register save eliminated.
 252:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(newvalue){
 461              		.loc 1 252 5 view .LVU90
 462              		.loc 1 252 7 is_stmt 0 view .LVU91
 463 0000 AAB1     		cbz	r2, .L32
 253:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 464              		.loc 1 253 9 is_stmt 1 view .LVU92
 465              		.loc 1 253 11 is_stmt 0 view .LVU93
 466 0002 11F4807F 		tst	r1, #256
 467 0006 03D0     		beq	.L33
 254:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_SCAN_MODE;
 468              		.loc 1 254 13 is_stmt 1 view .LVU94
 469 0008 4368     		ldr	r3, [r0, #4]
 470              		.loc 1 254 34 is_stmt 0 view .LVU95
 471 000a 43F48073 		orr	r3, r3, #256
 472 000e 4360     		str	r3, [r0, #4]
 473              	.L33:
 255:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 256:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 474              		.loc 1 256 9 is_stmt 1 view .LVU96
 475              		.loc 1 256 11 is_stmt 0 view .LVU97
 476 0010 11F4806F 		tst	r1, #1024
 477 0014 03D0     		beq	.L34
 257:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) |= ADC_INSERTED_CHANNEL_AUTO;
 478              		.loc 1 257 13 is_stmt 1 view .LVU98
 479 0016 4368     		ldr	r3, [r0, #4]
 480              		.loc 1 257 34 is_stmt 0 view .LVU99
 481 0018 43F48063 		orr	r3, r3, #1024
 482 001c 4360     		str	r3, [r0, #4]
 483              	.L34:
 258:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         } 
 259:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 484              		.loc 1 259 9 is_stmt 1 view .LVU100
 485              		.loc 1 259 11 is_stmt 0 view .LVU101
 486 001e 11F0020F 		tst	r1, #2
 487 0022 19D0     		beq	.L31
ARM GAS  C:\Temp\cc3thgHp.s 			page 14


 260:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CONTINUOUS_MODE;
 488              		.loc 1 260 13 is_stmt 1 view .LVU102
 489 0024 8368     		ldr	r3, [r0, #8]
 490              		.loc 1 260 34 is_stmt 0 view .LVU103
 491 0026 43F00203 		orr	r3, r3, #2
 492 002a 8360     		str	r3, [r0, #8]
 493 002c 7047     		bx	lr
 494              	.L32:
 261:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }        
 262:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 263:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_SCAN_MODE)){
 495              		.loc 1 263 9 is_stmt 1 view .LVU104
 496              		.loc 1 263 11 is_stmt 0 view .LVU105
 497 002e 11F4807F 		tst	r1, #256
 498 0032 03D0     		beq	.L36
 264:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_SCAN_MODE;
 499              		.loc 1 264 13 is_stmt 1 view .LVU106
 500 0034 4368     		ldr	r3, [r0, #4]
 501              		.loc 1 264 34 is_stmt 0 view .LVU107
 502 0036 23F48073 		bic	r3, r3, #256
 503 003a 4360     		str	r3, [r0, #4]
 504              	.L36:
 265:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 266:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_INSERTED_CHANNEL_AUTO)){
 505              		.loc 1 266 9 is_stmt 1 view .LVU108
 506              		.loc 1 266 11 is_stmt 0 view .LVU109
 507 003c 11F4806F 		tst	r1, #1024
 508 0040 03D0     		beq	.L37
 267:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL0(adc_periph) &= ~ADC_INSERTED_CHANNEL_AUTO;
 509              		.loc 1 267 13 is_stmt 1 view .LVU110
 510 0042 4368     		ldr	r3, [r0, #4]
 511              		.loc 1 267 34 is_stmt 0 view .LVU111
 512 0044 23F48063 		bic	r3, r3, #1024
 513 0048 4360     		str	r3, [r0, #4]
 514              	.L37:
 268:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         } 
 269:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (function & ADC_CONTINUOUS_MODE)){
 515              		.loc 1 269 9 is_stmt 1 view .LVU112
 516              		.loc 1 269 11 is_stmt 0 view .LVU113
 517 004a 11F0020F 		tst	r1, #2
 518 004e 03D0     		beq	.L31
 270:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CONTINUOUS_MODE;
 519              		.loc 1 270 13 is_stmt 1 view .LVU114
 520 0050 8368     		ldr	r3, [r0, #8]
 521              		.loc 1 270 34 is_stmt 0 view .LVU115
 522 0052 23F00203 		bic	r3, r3, #2
 523 0056 8360     		str	r3, [r0, #8]
 524              	.L31:
 271:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }       
 272:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 273:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 525              		.loc 1 273 1 view .LVU116
 526 0058 7047     		bx	lr
 527              		.cfi_endproc
 528              	.LFE127:
 530              		.section	.text.adc_data_alignment_config,"ax",%progbits
 531              		.align	1
ARM GAS  C:\Temp\cc3thgHp.s 			page 15


 532              		.global	adc_data_alignment_config
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 537              	adc_data_alignment_config:
 538              	.LVL25:
 539              	.LFB128:
 274:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 275:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 276:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC data alignment 
 277:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 278:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 279:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  data_alignment: data alignment select
 280:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 281:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DATAALIGN_RIGHT: LSB alignment
 282:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_DATAALIGN_LEFT: MSB alignment
 283:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 284:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 285:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 286:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_data_alignment_config(uint32_t adc_periph , uint32_t data_alignment)
 287:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 540              		.loc 1 287 1 is_stmt 1 view -0
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 0
 543              		@ frame_needed = 0, uses_anonymous_args = 0
 544              		@ link register save eliminated.
 288:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(ADC_DATAALIGN_RIGHT != data_alignment){
 545              		.loc 1 288 5 view .LVU118
 546              		.loc 1 288 7 is_stmt 0 view .LVU119
 547 0000 21B1     		cbz	r1, .L39
 289:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_DAL;
 548              		.loc 1 289 9 is_stmt 1 view .LVU120
 549 0002 8368     		ldr	r3, [r0, #8]
 550              		.loc 1 289 30 is_stmt 0 view .LVU121
 551 0004 43F40063 		orr	r3, r3, #2048
 552 0008 8360     		str	r3, [r0, #8]
 553 000a 7047     		bx	lr
 554              	.L39:
 290:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 291:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_DAL);
 555              		.loc 1 291 9 is_stmt 1 view .LVU122
 556 000c 8368     		ldr	r3, [r0, #8]
 557              		.loc 1 291 30 is_stmt 0 view .LVU123
 558 000e 23F40063 		bic	r3, r3, #2048
 559 0012 8360     		str	r3, [r0, #8]
 292:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 293:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 560              		.loc 1 293 1 view .LVU124
 561 0014 7047     		bx	lr
 562              		.cfi_endproc
 563              	.LFE128:
 565              		.section	.text.adc_channel_length_config,"ax",%progbits
 566              		.align	1
 567              		.global	adc_channel_length_config
 568              		.syntax unified
 569              		.thumb
 570              		.thumb_func
ARM GAS  C:\Temp\cc3thgHp.s 			page 16


 572              	adc_channel_length_config:
 573              	.LVL26:
 574              	.LFB129:
 294:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 295:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 296:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure the length of regular channel group or inserted channel group
 297:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 298:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 299:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 300:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 301:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 302:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 303:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  length: the length of the channel
 304:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                         regular channel 1-16
 305:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                         inserted channel 1-4
 306:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 307:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 308:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 309:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_channel_length_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t length)
 310:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 575              		.loc 1 310 1 is_stmt 1 view -0
 576              		.cfi_startproc
 577              		@ args = 0, pretend = 0, frame = 0
 578              		@ frame_needed = 0, uses_anonymous_args = 0
 579              		@ link register save eliminated.
 311:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 580              		.loc 1 311 5 view .LVU126
 581 0000 0129     		cmp	r1, #1
 582 0002 02D0     		beq	.L42
 583 0004 0229     		cmp	r1, #2
 584 0006 0CD0     		beq	.L43
 585 0008 7047     		bx	lr
 586              	.L42:
 312:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 313:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) &= ~((uint32_t)ADC_RSQ0_RL);
 587              		.loc 1 313 9 view .LVU127
 588 000a C36A     		ldr	r3, [r0, #44]
 589              		.loc 1 313 30 is_stmt 0 view .LVU128
 590 000c 23F47003 		bic	r3, r3, #15728640
 591 0010 C362     		str	r3, [r0, #44]
 314:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) |= RSQ0_RL((uint32_t)(length-1U));
 592              		.loc 1 314 9 is_stmt 1 view .LVU129
 593 0012 C36A     		ldr	r3, [r0, #44]
 594              		.loc 1 314 33 is_stmt 0 view .LVU130
 595 0014 013A     		subs	r2, r2, #1
 596              	.LVL27:
 597              		.loc 1 314 33 view .LVU131
 598 0016 1205     		lsls	r2, r2, #20
 599              	.LVL28:
 600              		.loc 1 314 33 view .LVU132
 601 0018 02F47002 		and	r2, r2, #15728640
 602              		.loc 1 314 30 view .LVU133
 603 001c 1343     		orrs	r3, r3, r2
 604 001e C362     		str	r3, [r0, #44]
 315:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 316:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 605              		.loc 1 316 9 is_stmt 1 view .LVU134
ARM GAS  C:\Temp\cc3thgHp.s 			page 17


 606 0020 7047     		bx	lr
 607              	.LVL29:
 608              	.L43:
 317:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 318:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_ISQ(adc_periph) &= ~((uint32_t)ADC_ISQ_IL);
 609              		.loc 1 318 9 view .LVU135
 610 0022 836B     		ldr	r3, [r0, #56]
 611              		.loc 1 318 29 is_stmt 0 view .LVU136
 612 0024 23F44013 		bic	r3, r3, #3145728
 613 0028 8363     		str	r3, [r0, #56]
 319:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_ISQ(adc_periph) |= ISQ_IL((uint32_t)(length-1U));
 614              		.loc 1 319 9 is_stmt 1 view .LVU137
 615 002a 836B     		ldr	r3, [r0, #56]
 616              		.loc 1 319 32 is_stmt 0 view .LVU138
 617 002c 013A     		subs	r2, r2, #1
 618              	.LVL30:
 619              		.loc 1 319 32 view .LVU139
 620 002e 1205     		lsls	r2, r2, #20
 621              	.LVL31:
 622              		.loc 1 319 32 view .LVU140
 623 0030 02F44012 		and	r2, r2, #3145728
 624              		.loc 1 319 29 view .LVU141
 625 0034 1343     		orrs	r3, r3, r2
 626 0036 8363     		str	r3, [r0, #56]
 320:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 321:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 627              		.loc 1 321 9 is_stmt 1 view .LVU142
 322:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 323:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 324:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 325:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 628              		.loc 1 325 1 is_stmt 0 view .LVU143
 629 0038 7047     		bx	lr
 630              		.cfi_endproc
 631              	.LFE129:
 633              		.section	.text.adc_regular_channel_config,"ax",%progbits
 634              		.align	1
 635              		.global	adc_regular_channel_config
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 640              	adc_regular_channel_config:
 641              	.LVL32:
 642              	.LFB130:
 326:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 327:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 328:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC regular channel 
 329:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 330:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 331:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  rank: the regular group sequence rank,this parameter must be between 0 to 15
 332:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 333:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 334:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx 
 335:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  sample_time: the sample time value
 336:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 337:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 338:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
ARM GAS  C:\Temp\cc3thgHp.s 			page 18


 339:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 340:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 341:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 342:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 343:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 344:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 345:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 346:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 347:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 348:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_regular_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_t
 349:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 643              		.loc 1 349 1 is_stmt 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 0
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647              		@ link register save eliminated.
 648              		.loc 1 349 1 is_stmt 0 view .LVU145
 649 0000 10B4     		push	{r4}
 650              	.LCFI1:
 651              		.cfi_def_cfa_offset 4
 652              		.cfi_offset 4, -4
 350:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t rsq,sampt;
 653              		.loc 1 350 5 is_stmt 1 view .LVU146
 351:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 352:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* ADC regular sequence config */
 353:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(rank < 6U){
 654              		.loc 1 353 5 view .LVU147
 655              		.loc 1 353 7 is_stmt 0 view .LVU148
 656 0002 0529     		cmp	r1, #5
 657 0004 1FD8     		bhi	.L46
 354:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ2(adc_periph);
 658              		.loc 1 354 9 is_stmt 1 view .LVU149
 659              		.loc 1 354 13 is_stmt 0 view .LVU150
 660 0006 446B     		ldr	r4, [r0, #52]
 661              	.LVL33:
 355:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &=  ~((uint32_t)(ADC_RSQX_RSQN << (5U*rank)));
 662              		.loc 1 355 9 is_stmt 1 view .LVU151
 663              		.loc 1 355 50 is_stmt 0 view .LVU152
 664 0008 01EB8101 		add	r1, r1, r1, lsl #2
 665              	.LVL34:
 666              		.loc 1 355 19 view .LVU153
 667 000c 4FF01F0C 		mov	ip, #31
 668 0010 0CFA01FC 		lsl	ip, ip, r1
 669              		.loc 1 355 13 view .LVU154
 670 0014 24EA0C0C 		bic	ip, r4, ip
 671              	.LVL35:
 356:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*rank));
 672              		.loc 1 356 9 is_stmt 1 view .LVU155
 673              		.loc 1 356 39 is_stmt 0 view .LVU156
 674 0018 02FA01F1 		lsl	r1, r2, r1
 675              		.loc 1 356 13 view .LVU157
 676 001c 41EA0C01 		orr	r1, r1, ip
 677              	.LVL36:
 357:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ2(adc_periph) = rsq;
 678              		.loc 1 357 9 is_stmt 1 view .LVU158
 679              		.loc 1 357 30 is_stmt 0 view .LVU159
 680 0020 4163     		str	r1, [r0, #52]
ARM GAS  C:\Temp\cc3thgHp.s 			page 19


 681              	.LVL37:
 682              	.L47:
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(rank < 12U){
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-6U))));
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(rank < 16U){
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-12U))));
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 368:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 369:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 683              		.loc 1 369 5 is_stmt 1 view .LVU160
 370:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 371:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* ADC sampling time config */
 372:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(adc_channel < 10U){
 684              		.loc 1 372 5 view .LVU161
 685              		.loc 1 372 7 is_stmt 0 view .LVU162
 686 0022 092A     		cmp	r2, #9
 687 0024 31D8     		bhi	.L49
 373:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 688              		.loc 1 373 9 is_stmt 1 view .LVU163
 689              		.loc 1 373 15 is_stmt 0 view .LVU164
 690 0026 0169     		ldr	r1, [r0, #16]
 691              	.LVL38:
 374:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*adc_channel)));
 692              		.loc 1 374 9 is_stmt 1 view .LVU165
 693              		.loc 1 374 53 is_stmt 0 view .LVU166
 694 0028 02EB4202 		add	r2, r2, r2, lsl #1
 695              	.LVL39:
 696              		.loc 1 374 20 view .LVU167
 697 002c 4FF0070C 		mov	ip, #7
 698 0030 0CFA02FC 		lsl	ip, ip, r2
 699              		.loc 1 374 15 view .LVU168
 700 0034 21EA0C01 		bic	r1, r1, ip
 701              	.LVL40:
 375:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*adc_channel));
 702              		.loc 1 375 9 is_stmt 1 view .LVU169
 703              		.loc 1 375 41 is_stmt 0 view .LVU170
 704 0038 03FA02F2 		lsl	r2, r3, r2
 705              		.loc 1 375 15 view .LVU171
 706 003c 0A43     		orrs	r2, r2, r1
 707              	.LVL41:
 376:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 708              		.loc 1 376 9 is_stmt 1 view .LVU172
 709              		.loc 1 376 32 is_stmt 0 view .LVU173
 710 003e 0261     		str	r2, [r0, #16]
 711              	.LVL42:
 712              	.L45:
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 382:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
ARM GAS  C:\Temp\cc3thgHp.s 			page 20


 383:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 384:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 713              		.loc 1 384 1 view .LVU174
 714 0040 5DF8044B 		ldr	r4, [sp], #4
 715              	.LCFI2:
 716              		.cfi_remember_state
 717              		.cfi_restore 4
 718              		.cfi_def_cfa_offset 0
 719 0044 7047     		bx	lr
 720              	.LVL43:
 721              	.L46:
 722              	.LCFI3:
 723              		.cfi_restore_state
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 724              		.loc 1 358 11 is_stmt 1 view .LVU175
 358:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ1(adc_periph);
 725              		.loc 1 358 13 is_stmt 0 view .LVU176
 726 0046 0B29     		cmp	r1, #11
 727 0048 0ED8     		bhi	.L48
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-6U))));
 728              		.loc 1 359 9 is_stmt 1 view .LVU177
 359:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-6U))));
 729              		.loc 1 359 13 is_stmt 0 view .LVU178
 730 004a 046B     		ldr	r4, [r0, #48]
 731              	.LVL44:
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 732              		.loc 1 360 9 is_stmt 1 view .LVU179
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 733              		.loc 1 360 49 is_stmt 0 view .LVU180
 734 004c 01EB8101 		add	r1, r1, r1, lsl #2
 735              	.LVL45:
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 736              		.loc 1 360 49 view .LVU181
 737 0050 1E39     		subs	r1, r1, #30
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 738              		.loc 1 360 18 view .LVU182
 739 0052 4FF01F0C 		mov	ip, #31
 740 0056 0CFA01FC 		lsl	ip, ip, r1
 360:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-6U)));
 741              		.loc 1 360 13 view .LVU183
 742 005a 24EA0C04 		bic	r4, r4, ip
 743              	.LVL46:
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 744              		.loc 1 361 9 is_stmt 1 view .LVU184
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 745              		.loc 1 361 39 is_stmt 0 view .LVU185
 746 005e 02FA01F1 		lsl	r1, r2, r1
 361:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ1(adc_periph) = rsq;
 747              		.loc 1 361 13 view .LVU186
 748 0062 2143     		orrs	r1, r1, r4
 749              	.LVL47:
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(rank < 16U){
 750              		.loc 1 362 9 is_stmt 1 view .LVU187
 362:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(rank < 16U){
 751              		.loc 1 362 30 is_stmt 0 view .LVU188
 752 0064 0163     		str	r1, [r0, #48]
 753 0066 DCE7     		b	.L47
ARM GAS  C:\Temp\cc3thgHp.s 			page 21


 754              	.LVL48:
 755              	.L48:
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 756              		.loc 1 363 11 is_stmt 1 view .LVU189
 363:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq = ADC_RSQ0(adc_periph);
 757              		.loc 1 363 13 is_stmt 0 view .LVU190
 758 0068 0F29     		cmp	r1, #15
 759 006a DAD8     		bhi	.L47
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-12U))));
 760              		.loc 1 364 9 is_stmt 1 view .LVU191
 364:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq &= ~((uint32_t)(ADC_RSQX_RSQN << (5U*(rank-12U))));
 761              		.loc 1 364 13 is_stmt 0 view .LVU192
 762 006c C46A     		ldr	r4, [r0, #44]
 763              	.LVL49:
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 764              		.loc 1 365 9 is_stmt 1 view .LVU193
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 765              		.loc 1 365 49 is_stmt 0 view .LVU194
 766 006e 01EB8101 		add	r1, r1, r1, lsl #2
 767              	.LVL50:
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 768              		.loc 1 365 49 view .LVU195
 769 0072 3C39     		subs	r1, r1, #60
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 770              		.loc 1 365 18 view .LVU196
 771 0074 4FF01F0C 		mov	ip, #31
 772 0078 0CFA01FC 		lsl	ip, ip, r1
 365:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         rsq |= ((uint32_t)adc_channel << (5U*(rank-12U)));
 773              		.loc 1 365 13 view .LVU197
 774 007c 24EA0C04 		bic	r4, r4, ip
 775              	.LVL51:
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 776              		.loc 1 366 9 is_stmt 1 view .LVU198
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 777              		.loc 1 366 39 is_stmt 0 view .LVU199
 778 0080 02FA01F1 		lsl	r1, r2, r1
 366:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_RSQ0(adc_periph) = rsq;
 779              		.loc 1 366 13 view .LVU200
 780 0084 2143     		orrs	r1, r1, r4
 781              	.LVL52:
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 782              		.loc 1 367 9 is_stmt 1 view .LVU201
 367:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 783              		.loc 1 367 30 is_stmt 0 view .LVU202
 784 0086 C162     		str	r1, [r0, #44]
 785 0088 CBE7     		b	.L47
 786              	.LVL53:
 787              	.L49:
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 788              		.loc 1 377 11 is_stmt 1 view .LVU203
 377:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 789              		.loc 1 377 13 is_stmt 0 view .LVU204
 790 008a 112A     		cmp	r2, #17
 791 008c D8D8     		bhi	.L45
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 792              		.loc 1 378 9 is_stmt 1 view .LVU205
 378:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
ARM GAS  C:\Temp\cc3thgHp.s 			page 22


 793              		.loc 1 378 15 is_stmt 0 view .LVU206
 794 008e C168     		ldr	r1, [r0, #12]
 795              	.LVL54:
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 796              		.loc 1 379 9 is_stmt 1 view .LVU207
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 797              		.loc 1 379 53 is_stmt 0 view .LVU208
 798 0090 02EB4202 		add	r2, r2, r2, lsl #1
 799              	.LVL55:
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 800              		.loc 1 379 53 view .LVU209
 801 0094 1E3A     		subs	r2, r2, #30
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 802              		.loc 1 379 20 view .LVU210
 803 0096 0724     		movs	r4, #7
 804 0098 9440     		lsls	r4, r4, r2
 379:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t)(sample_time << (3U*(adc_channel-10U)));
 805              		.loc 1 379 15 view .LVU211
 806 009a 21EA0401 		bic	r1, r1, r4
 807              	.LVL56:
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 808              		.loc 1 380 9 is_stmt 1 view .LVU212
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 809              		.loc 1 380 41 is_stmt 0 view .LVU213
 810 009e 9340     		lsls	r3, r3, r2
 811              	.LVL57:
 380:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 812              		.loc 1 380 15 view .LVU214
 813 00a0 0B43     		orrs	r3, r3, r1
 814              	.LVL58:
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 815              		.loc 1 381 9 is_stmt 1 view .LVU215
 381:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 816              		.loc 1 381 32 is_stmt 0 view .LVU216
 817 00a2 C360     		str	r3, [r0, #12]
 383:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 818              		.loc 1 383 5 is_stmt 1 view .LVU217
 819              		.loc 1 384 1 is_stmt 0 view .LVU218
 820 00a4 CCE7     		b	.L45
 821              		.cfi_endproc
 822              	.LFE130:
 824              		.section	.text.adc_inserted_channel_config,"ax",%progbits
 825              		.align	1
 826              		.global	adc_inserted_channel_config
 827              		.syntax unified
 828              		.thumb
 829              		.thumb_func
 831              	adc_inserted_channel_config:
 832              	.LVL59:
 833              	.LFB131:
 385:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 386:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 387:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC inserted channel 
 388:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 389:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 390:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  rank: the inserted group sequencer rank,this parameter must be between 0 to 3
 391:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
ARM GAS  C:\Temp\cc3thgHp.s 			page 23


 392:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 393:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_x(x=0..17)(x=16 and x=17 are only for ADC0): ADC Channelx
 394:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  sample_time: The sample time value
 395:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 396:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_1POINT5: 1.5 cycles
 397:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_7POINT5: 7.5 cycles
 398:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_13POINT5: 13.5 cycles
 399:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_28POINT5: 28.5 cycles
 400:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_41POINT5: 41.5 cycles
 401:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_55POINT5: 55.5 cycles
 402:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_71POINT5: 71.5 cycles
 403:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_SAMPLETIME_239POINT5: 239.5 cycles
 404:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 405:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 406:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 407:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_inserted_channel_config(uint32_t adc_periph , uint8_t rank , uint8_t adc_channel , uint32_
 408:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 834              		.loc 1 408 1 is_stmt 1 view -0
 835              		.cfi_startproc
 836              		@ args = 0, pretend = 0, frame = 0
 837              		@ frame_needed = 0, uses_anonymous_args = 0
 838              		@ link register save eliminated.
 839              		.loc 1 408 1 is_stmt 0 view .LVU220
 840 0000 10B4     		push	{r4}
 841              	.LCFI4:
 842              		.cfi_def_cfa_offset 4
 843              		.cfi_offset 4, -4
 409:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint8_t inserted_length;
 844              		.loc 1 409 5 is_stmt 1 view .LVU221
 410:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t isq,sampt;
 845              		.loc 1 410 5 view .LVU222
 411:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 412:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 846              		.loc 1 412 5 view .LVU223
 847              		.loc 1 412 32 is_stmt 0 view .LVU224
 848 0002 846B     		ldr	r4, [r0, #56]
 849              		.loc 1 412 21 view .LVU225
 850 0004 C4F3015C 		ubfx	ip, r4, #20, #2
 851              	.LVL60:
 413:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 414:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     isq = ADC_ISQ(adc_periph);
 852              		.loc 1 414 5 is_stmt 1 view .LVU226
 853              		.loc 1 414 9 is_stmt 0 view .LVU227
 854 0008 846B     		ldr	r4, [r0, #56]
 855              	.LVL61:
 415:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     isq &= ~((uint32_t)(ADC_ISQ_ISQN << (5U * ((3 + rank) - inserted_length))));
 856              		.loc 1 415 5 is_stmt 1 view .LVU228
 857              		.loc 1 415 51 is_stmt 0 view .LVU229
 858 000a 0331     		adds	r1, r1, #3
 859              	.LVL62:
 860              		.loc 1 415 59 view .LVU230
 861 000c A1EB0C01 		sub	r1, r1, ip
 862              		.loc 1 415 45 view .LVU231
 863 0010 01EB8101 		add	r1, r1, r1, lsl #2
 864              		.loc 1 415 14 view .LVU232
 865 0014 4FF01F0C 		mov	ip, #31
 866              	.LVL63:
ARM GAS  C:\Temp\cc3thgHp.s 			page 24


 867              		.loc 1 415 14 view .LVU233
 868 0018 0CFA01FC 		lsl	ip, ip, r1
 869              		.loc 1 415 9 view .LVU234
 870 001c 24EA0C04 		bic	r4, r4, ip
 871              	.LVL64:
 416:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     isq |= ((uint32_t)adc_channel << (5U * ((3 + rank) - inserted_length)));
 872              		.loc 1 416 5 is_stmt 1 view .LVU235
 873              		.loc 1 416 35 is_stmt 0 view .LVU236
 874 0020 02FA01F1 		lsl	r1, r2, r1
 875              		.loc 1 416 9 view .LVU237
 876 0024 2143     		orrs	r1, r1, r4
 877              	.LVL65:
 417:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_ISQ(adc_periph) = isq;
 878              		.loc 1 417 5 is_stmt 1 view .LVU238
 879              		.loc 1 417 25 is_stmt 0 view .LVU239
 880 0026 8163     		str	r1, [r0, #56]
 418:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 419:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* ADC sampling time config */  
 420:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(adc_channel < 10U){
 881              		.loc 1 420 5 is_stmt 1 view .LVU240
 882              		.loc 1 420 7 is_stmt 0 view .LVU241
 883 0028 092A     		cmp	r2, #9
 884 002a 0DD8     		bhi	.L53
 421:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT1(adc_periph);
 885              		.loc 1 421 9 is_stmt 1 view .LVU242
 886              		.loc 1 421 15 is_stmt 0 view .LVU243
 887 002c 0169     		ldr	r1, [r0, #16]
 888              	.LVL66:
 422:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*adc_channel)));
 889              		.loc 1 422 9 is_stmt 1 view .LVU244
 890              		.loc 1 422 53 is_stmt 0 view .LVU245
 891 002e 02EB4202 		add	r2, r2, r2, lsl #1
 892              	.LVL67:
 893              		.loc 1 422 20 view .LVU246
 894 0032 0724     		movs	r4, #7
 895 0034 9440     		lsls	r4, r4, r2
 896              		.loc 1 422 15 view .LVU247
 897 0036 21EA0401 		bic	r1, r1, r4
 898              	.LVL68:
 423:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= (uint32_t) sample_time << (3U*adc_channel);
 899              		.loc 1 423 9 is_stmt 1 view .LVU248
 900              		.loc 1 423 41 is_stmt 0 view .LVU249
 901 003a 03FA02F2 		lsl	r2, r3, r2
 902              		.loc 1 423 15 view .LVU250
 903 003e 0A43     		orrs	r2, r2, r1
 904              	.LVL69:
 424:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT1(adc_periph) = sampt;
 905              		.loc 1 424 9 is_stmt 1 view .LVU251
 906              		.loc 1 424 32 is_stmt 0 view .LVU252
 907 0040 0261     		str	r2, [r0, #16]
 908              	.LVL70:
 909              	.L52:
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt = ADC_SAMPT0(adc_periph);
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
ARM GAS  C:\Temp\cc3thgHp.s 			page 25


 430:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 432:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 910              		.loc 1 432 1 view .LVU253
 911 0042 5DF8044B 		ldr	r4, [sp], #4
 912              	.LCFI5:
 913              		.cfi_remember_state
 914              		.cfi_restore 4
 915              		.cfi_def_cfa_offset 0
 916 0046 7047     		bx	lr
 917              	.LVL71:
 918              	.L53:
 919              	.LCFI6:
 920              		.cfi_restore_state
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 921              		.loc 1 425 11 is_stmt 1 view .LVU254
 425:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else if(adc_channel < 18U){
 922              		.loc 1 425 13 is_stmt 0 view .LVU255
 923 0048 112A     		cmp	r2, #17
 924 004a FAD8     		bhi	.L52
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 925              		.loc 1 426 9 is_stmt 1 view .LVU256
 426:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt &= ~((uint32_t)(ADC_SAMPTX_SPTN << (3U*(adc_channel-10U))));
 926              		.loc 1 426 15 is_stmt 0 view .LVU257
 927 004c C168     		ldr	r1, [r0, #12]
 928              	.LVL72:
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 929              		.loc 1 427 9 is_stmt 1 view .LVU258
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 930              		.loc 1 427 53 is_stmt 0 view .LVU259
 931 004e 02EB4202 		add	r2, r2, r2, lsl #1
 932              	.LVL73:
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 933              		.loc 1 427 53 view .LVU260
 934 0052 1E3A     		subs	r2, r2, #30
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 935              		.loc 1 427 20 view .LVU261
 936 0054 0724     		movs	r4, #7
 937 0056 9440     		lsls	r4, r4, r2
 427:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         sampt |= ((uint32_t)sample_time << (3U*(adc_channel-10U)));
 938              		.loc 1 427 15 view .LVU262
 939 0058 21EA0401 		bic	r1, r1, r4
 940              	.LVL74:
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 941              		.loc 1 428 9 is_stmt 1 view .LVU263
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 942              		.loc 1 428 41 is_stmt 0 view .LVU264
 943 005c 9340     		lsls	r3, r3, r2
 944              	.LVL75:
 428:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_SAMPT0(adc_periph) = sampt;
 945              		.loc 1 428 15 view .LVU265
 946 005e 0B43     		orrs	r3, r3, r1
 947              	.LVL76:
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 948              		.loc 1 429 9 is_stmt 1 view .LVU266
 429:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 949              		.loc 1 429 32 is_stmt 0 view .LVU267
ARM GAS  C:\Temp\cc3thgHp.s 			page 26


 950 0060 C360     		str	r3, [r0, #12]
 951              	.LVL77:
 431:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 952              		.loc 1 431 5 is_stmt 1 view .LVU268
 953              		.loc 1 432 1 is_stmt 0 view .LVU269
 954 0062 EEE7     		b	.L52
 955              		.cfi_endproc
 956              	.LFE131:
 958              		.section	.text.adc_inserted_channel_offset_config,"ax",%progbits
 959              		.align	1
 960              		.global	adc_inserted_channel_offset_config
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
 965              	adc_inserted_channel_offset_config:
 966              	.LVL78:
 967              	.LFB132:
 433:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 434:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 435:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC inserted channel offset 
 436:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 437:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 438:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  inserted_channel : insert channel select
 439:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 440:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted channel0
 441:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 442:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted channel2
 443:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted channel3
 444:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  offset : the offset data
 445:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 446:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 447:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 448:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_inserted_channel_offset_config(uint32_t adc_periph , uint8_t inserted_channel , uint16_t o
 449:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 968              		.loc 1 449 1 is_stmt 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972              		@ link register save eliminated.
 450:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint8_t inserted_length;
 973              		.loc 1 450 5 view .LVU271
 451:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t num = 0U;
 974              		.loc 1 451 5 view .LVU272
 452:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 453:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     inserted_length = (uint8_t)GET_BITS(ADC_ISQ(adc_periph) , 20U , 21U);
 975              		.loc 1 453 5 view .LVU273
 976              		.loc 1 453 32 is_stmt 0 view .LVU274
 977 0000 836B     		ldr	r3, [r0, #56]
 978              		.loc 1 453 21 view .LVU275
 979 0002 C3F30153 		ubfx	r3, r3, #20, #2
 980              	.LVL79:
 454:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     num = 3U - (inserted_length - inserted_channel);
 981              		.loc 1 454 5 is_stmt 1 view .LVU276
 982              		.loc 1 454 33 is_stmt 0 view .LVU277
 983 0006 591A     		subs	r1, r3, r1
 984              	.LVL80:
 985              		.loc 1 454 9 view .LVU278
ARM GAS  C:\Temp\cc3thgHp.s 			page 27


 986 0008 C1F10301 		rsb	r1, r1, #3
 987              	.LVL81:
 455:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     
 456:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(num <= 3U){
 988              		.loc 1 456 5 is_stmt 1 view .LVU279
 989              		.loc 1 456 7 is_stmt 0 view .LVU280
 990 000c 0329     		cmp	r1, #3
 991 000e 04D8     		bhi	.L56
 457:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         /* calculate the offset of the register */
 458:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         num = num * 4U;
 992              		.loc 1 458 9 is_stmt 1 view .LVU281
 993              	.LVL82:
 459:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         /* config the offset of the selected channels */
 460:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         REG32((adc_periph) + 0x14U + num) = IOFFX_IOFF((uint32_t)offset);
 994              		.loc 1 460 9 view .LVU282
 995 0010 00EB8100 		add	r0, r0, r1, lsl #2
 996              	.LVL83:
 997              		.loc 1 460 45 is_stmt 0 view .LVU283
 998 0014 C2F30B02 		ubfx	r2, r2, #0, #12
 999              	.LVL84:
 1000              		.loc 1 460 43 view .LVU284
 1001 0018 4261     		str	r2, [r0, #20]
 1002              	.LVL85:
 1003              	.L56:
 461:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 462:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1004              		.loc 1 462 1 view .LVU285
 1005 001a 7047     		bx	lr
 1006              		.cfi_endproc
 1007              	.LFE132:
 1009              		.section	.text.adc_external_trigger_config,"ax",%progbits
 1010              		.align	1
 1011              		.global	adc_external_trigger_config
 1012              		.syntax unified
 1013              		.thumb
 1014              		.thumb_func
 1016              	adc_external_trigger_config:
 1017              	.LVL86:
 1018              	.LFB133:
 463:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 464:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 465:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC external trigger 
 466:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 467:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 468:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 469:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 470:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 471:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 472:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 473:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 474:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 475:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 476:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_external_trigger_config(uint32_t adc_periph, uint8_t adc_channel_group, ControlStatus newv
 477:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1019              		.loc 1 477 1 is_stmt 1 view -0
 1020              		.cfi_startproc
 1021              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Temp\cc3thgHp.s 			page 28


 1022              		@ frame_needed = 0, uses_anonymous_args = 0
 1023              		@ link register save eliminated.
 478:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(newvalue){
 1024              		.loc 1 478 5 view .LVU287
 1025              		.loc 1 478 7 is_stmt 0 view .LVU288
 1026 0000 72B1     		cbz	r2, .L59
 479:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1027              		.loc 1 479 9 is_stmt 1 view .LVU289
 1028              		.loc 1 479 11 is_stmt 0 view .LVU290
 1029 0002 11F0010F 		tst	r1, #1
 1030 0006 03D0     		beq	.L60
 480:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETERC;
 1031              		.loc 1 480 13 is_stmt 1 view .LVU291
 1032 0008 8368     		ldr	r3, [r0, #8]
 1033              		.loc 1 480 34 is_stmt 0 view .LVU292
 1034 000a 43F48013 		orr	r3, r3, #1048576
 1035 000e 8360     		str	r3, [r0, #8]
 1036              	.L60:
 481:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 482:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1037              		.loc 1 482 9 is_stmt 1 view .LVU293
 1038              		.loc 1 482 11 is_stmt 0 view .LVU294
 1039 0010 11F0020F 		tst	r1, #2
 1040 0014 12D0     		beq	.L58
 483:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) |= ADC_CTL1_ETEIC;
 1041              		.loc 1 483 13 is_stmt 1 view .LVU295
 1042 0016 8368     		ldr	r3, [r0, #8]
 1043              		.loc 1 483 34 is_stmt 0 view .LVU296
 1044 0018 43F40043 		orr	r3, r3, #32768
 1045 001c 8360     		str	r3, [r0, #8]
 1046 001e 7047     		bx	lr
 1047              	.L59:
 484:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }        
 485:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 486:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1048              		.loc 1 486 9 is_stmt 1 view .LVU297
 1049              		.loc 1 486 11 is_stmt 0 view .LVU298
 1050 0020 11F0010F 		tst	r1, #1
 1051 0024 03D0     		beq	.L62
 487:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETERC;
 1052              		.loc 1 487 13 is_stmt 1 view .LVU299
 1053 0026 8368     		ldr	r3, [r0, #8]
 1054              		.loc 1 487 34 is_stmt 0 view .LVU300
 1055 0028 23F48013 		bic	r3, r3, #1048576
 1056 002c 8360     		str	r3, [r0, #8]
 1057              	.L62:
 488:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 489:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1058              		.loc 1 489 9 is_stmt 1 view .LVU301
 1059              		.loc 1 489 11 is_stmt 0 view .LVU302
 1060 002e 11F0020F 		tst	r1, #2
 1061 0032 03D0     		beq	.L58
 490:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             ADC_CTL1(adc_periph) &= ~ADC_CTL1_ETEIC;
 1062              		.loc 1 490 13 is_stmt 1 view .LVU303
 1063 0034 8368     		ldr	r3, [r0, #8]
 1064              		.loc 1 490 34 is_stmt 0 view .LVU304
 1065 0036 23F40043 		bic	r3, r3, #32768
ARM GAS  C:\Temp\cc3thgHp.s 			page 29


 1066 003a 8360     		str	r3, [r0, #8]
 1067              	.L58:
 491:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }      
 492:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 493:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1068              		.loc 1 493 1 view .LVU305
 1069 003c 7047     		bx	lr
 1070              		.cfi_endproc
 1071              	.LFE133:
 1073              		.section	.text.adc_external_trigger_source_config,"ax",%progbits
 1074              		.align	1
 1075              		.global	adc_external_trigger_source_config
 1076              		.syntax unified
 1077              		.thumb
 1078              		.thumb_func
 1080              	adc_external_trigger_source_config:
 1081              	.LVL87:
 1082              	.LFB134:
 494:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 495:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 496:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC external trigger source 
 497:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 498:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 499:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 500:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 501:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 502:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 503:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  external_trigger_source: regular or inserted group trigger source
 504:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 505:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 for regular channel:
 506:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH0: timer 0 CC0 event select 
 507:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH1: timer 0 CC1 event select 
 508:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T0_CH2: timer 0 CC2 event select 
 509:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T1_CH1: timer 1 CC1 event select 
 510:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T2_TRGO: timer 2 TRGO event select 
 511:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T3_CH3: timer 3 CC3 event select 
 512:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_T7_TRGO: timer 7 TRGO event select 
 513:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_REGULAR_EXTI_11 : external interrupt line 11 
 514:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T2_CH0: timer 2 CC0 event select 
 515:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T1_CH2: timer 1 CC2 event select 
 516:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T0_CH2: timer 0 CC2 event select 
 517:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T7_CH0: timer 7 CC0 event select 
 518:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T7_TRGO: timer 7 TRGO event select 
 519:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T4_CH0: timer 4 CC0 event select 
 520:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_REGULAR_T4_CH2: timer 4 CC2 event select
 521:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_2_EXTTRIG_REGULAR_NONE: software trigger      
 522:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 for inserted channel:
 523:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_TRGO: timer 0 TRGO event select 
 524:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T0_CH3: timer 0 CC3 event select 
 525:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_TRGO: timer 1 TRGO event select 
 526:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T1_CH0: timer 1 CC0 event select 
 527:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T2_CH3: timer 2 CC3 event select 
 528:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T3_TRGO: timer 3 TRGO event select 
 529:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_EXTI_15: external interrupt line 15 
 530:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_EXTTRIG_INSERTED_T7_CH3: timer 7 CC3 event select 
 531:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T0_TRGO: timer 0 TRGO event select 
 532:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T0_CH3: timer 0 CC3 event select 
ARM GAS  C:\Temp\cc3thgHp.s 			page 30


 533:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T3_CH2: timer 3 CC2 event select 
 534:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T7_CH1: timer 7 CC1 event select 
 535:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T7_CH3: timer 7 CC3 event select 
 536:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T4_TRGO: timer 4 TRGO event select
 537:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC2_EXTTRIG_INSERTED_T4_CH3: timer 4 CC3 event select
 538:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC0_1_2_EXTTRIG_INSERTED_NONE: software trigger      
 539:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 540:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 541:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 542:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_external_trigger_source_config(uint32_t adc_periph, uint8_t adc_channel_group, uint32_t ex
 543:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {   
 1083              		.loc 1 543 1 is_stmt 1 view -0
 1084              		.cfi_startproc
 1085              		@ args = 0, pretend = 0, frame = 0
 1086              		@ frame_needed = 0, uses_anonymous_args = 0
 1087              		@ link register save eliminated.
 544:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 1088              		.loc 1 544 5 view .LVU307
 1089 0000 0129     		cmp	r1, #1
 1090 0002 02D0     		beq	.L64
 1091 0004 0229     		cmp	r1, #2
 1092 0006 08D0     		beq	.L65
 1093 0008 7047     		bx	lr
 1094              	.L64:
 545:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 546:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSRC);
 1095              		.loc 1 546 9 view .LVU308
 1096 000a 8368     		ldr	r3, [r0, #8]
 1097              		.loc 1 546 30 is_stmt 0 view .LVU309
 1098 000c 23F46023 		bic	r3, r3, #917504
 1099 0010 8360     		str	r3, [r0, #8]
 547:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1100              		.loc 1 547 9 is_stmt 1 view .LVU310
 1101 0012 8368     		ldr	r3, [r0, #8]
 1102              		.loc 1 547 30 is_stmt 0 view .LVU311
 1103 0014 1343     		orrs	r3, r3, r2
 1104 0016 8360     		str	r3, [r0, #8]
 548:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1105              		.loc 1 548 9 is_stmt 1 view .LVU312
 1106 0018 7047     		bx	lr
 1107              	.L65:
 549:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 550:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) &= ~((uint32_t)ADC_CTL1_ETSIC);
 1108              		.loc 1 550 9 view .LVU313
 1109 001a 8368     		ldr	r3, [r0, #8]
 1110              		.loc 1 550 30 is_stmt 0 view .LVU314
 1111 001c 23F4E043 		bic	r3, r3, #28672
 1112 0020 8360     		str	r3, [r0, #8]
 551:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= (uint32_t)external_trigger_source;
 1113              		.loc 1 551 9 is_stmt 1 view .LVU315
 1114 0022 8368     		ldr	r3, [r0, #8]
 1115              		.loc 1 551 30 is_stmt 0 view .LVU316
 1116 0024 1343     		orrs	r3, r3, r2
 1117 0026 8360     		str	r3, [r0, #8]
 552:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1118              		.loc 1 552 9 is_stmt 1 view .LVU317
 553:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
ARM GAS  C:\Temp\cc3thgHp.s 			page 31


 554:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 555:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 556:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1119              		.loc 1 556 1 is_stmt 0 view .LVU318
 1120 0028 7047     		bx	lr
 1121              		.cfi_endproc
 1122              	.LFE134:
 1124              		.section	.text.adc_software_trigger_enable,"ax",%progbits
 1125              		.align	1
 1126              		.global	adc_software_trigger_enable
 1127              		.syntax unified
 1128              		.thumb
 1129              		.thumb_func
 1131              	adc_software_trigger_enable:
 1132              	.LVL88:
 1133              	.LFB135:
 557:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 558:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 559:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC software trigger 
 560:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 561:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 562:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: select the channel group
 563:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 564:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 565:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 566:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 567:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 568:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 569:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_software_trigger_enable(uint32_t adc_periph , uint8_t adc_channel_group)
 570:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1134              		.loc 1 570 1 is_stmt 1 view -0
 1135              		.cfi_startproc
 1136              		@ args = 0, pretend = 0, frame = 0
 1137              		@ frame_needed = 0, uses_anonymous_args = 0
 1138              		@ link register save eliminated.
 571:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_channel_group & ADC_REGULAR_CHANNEL)){
 1139              		.loc 1 571 5 view .LVU320
 1140              		.loc 1 571 7 is_stmt 0 view .LVU321
 1141 0000 11F0010F 		tst	r1, #1
 1142 0004 03D0     		beq	.L68
 572:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWRCST;
 1143              		.loc 1 572 9 is_stmt 1 view .LVU322
 1144 0006 8368     		ldr	r3, [r0, #8]
 1145              		.loc 1 572 30 is_stmt 0 view .LVU323
 1146 0008 43F48003 		orr	r3, r3, #4194304
 1147 000c 8360     		str	r3, [r0, #8]
 1148              	.L68:
 573:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 574:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_channel_group & ADC_INSERTED_CHANNEL)){
 1149              		.loc 1 574 5 is_stmt 1 view .LVU324
 1150              		.loc 1 574 7 is_stmt 0 view .LVU325
 1151 000e 11F0020F 		tst	r1, #2
 1152 0012 03D0     		beq	.L67
 575:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL1(adc_periph) |= ADC_CTL1_SWICST;
 1153              		.loc 1 575 9 is_stmt 1 view .LVU326
 1154 0014 8368     		ldr	r3, [r0, #8]
 1155              		.loc 1 575 30 is_stmt 0 view .LVU327
ARM GAS  C:\Temp\cc3thgHp.s 			page 32


 1156 0016 43F40013 		orr	r3, r3, #2097152
 1157 001a 8360     		str	r3, [r0, #8]
 1158              	.L67:
 576:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 577:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1159              		.loc 1 577 1 view .LVU328
 1160 001c 7047     		bx	lr
 1161              		.cfi_endproc
 1162              	.LFE135:
 1164              		.section	.text.adc_regular_data_read,"ax",%progbits
 1165              		.align	1
 1166              		.global	adc_regular_data_read
 1167              		.syntax unified
 1168              		.thumb
 1169              		.thumb_func
 1171              	adc_regular_data_read:
 1172              	.LVL89:
 1173              	.LFB136:
 578:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 579:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 580:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      read ADC regular group data register 
 581:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 582:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 583:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 584:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 585:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     the conversion value
 586:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 587:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** uint16_t adc_regular_data_read(uint32_t adc_periph)
 588:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1174              		.loc 1 588 1 is_stmt 1 view -0
 1175              		.cfi_startproc
 1176              		@ args = 0, pretend = 0, frame = 0
 1177              		@ frame_needed = 0, uses_anonymous_args = 0
 1178              		@ link register save eliminated.
 589:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return (uint16_t)(ADC_RDATA(adc_periph));
 1179              		.loc 1 589 5 view .LVU330
 1180              		.loc 1 589 23 is_stmt 0 view .LVU331
 1181 0000 C06C     		ldr	r0, [r0, #76]
 1182              	.LVL90:
 590:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1183              		.loc 1 590 1 view .LVU332
 1184 0002 80B2     		uxth	r0, r0
 1185 0004 7047     		bx	lr
 1186              		.cfi_endproc
 1187              	.LFE136:
 1189              		.section	.text.adc_inserted_data_read,"ax",%progbits
 1190              		.align	1
 1191              		.global	adc_inserted_data_read
 1192              		.syntax unified
 1193              		.thumb
 1194              		.thumb_func
 1196              	adc_inserted_data_read:
 1197              	.LVL91:
 1198              	.LFB137:
 591:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 592:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 593:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      read ADC inserted group data register 
ARM GAS  C:\Temp\cc3thgHp.s 			page 33


 594:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 595:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 596:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  inserted_channel : insert channel select
 597:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 598:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_0: inserted Channel0
 599:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_1: inserted channel1
 600:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_2: inserted Channel2
 601:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL_3: inserted Channel3
 602:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 603:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     the conversion value
 604:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 605:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** uint16_t adc_inserted_data_read(uint32_t adc_periph , uint8_t inserted_channel)
 606:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1199              		.loc 1 606 1 is_stmt 1 view -0
 1200              		.cfi_startproc
 1201              		@ args = 0, pretend = 0, frame = 0
 1202              		@ frame_needed = 0, uses_anonymous_args = 0
 1203              		@ link register save eliminated.
 607:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t idata;
 1204              		.loc 1 607 5 view .LVU334
 608:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* read the data of the selected channel */
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(inserted_channel){
 1205              		.loc 1 609 5 view .LVU335
 1206 0000 0329     		cmp	r1, #3
 1207 0002 0CD8     		bhi	.L78
 1208 0004 DFE801F0 		tbb	[pc, r1]
 1209              	.L74:
 1210 0008 02       		.byte	(.L77-.L74)/2
 1211 0009 05       		.byte	(.L76-.L74)/2
 1212 000a 07       		.byte	(.L75-.L74)/2
 1213 000b 09       		.byte	(.L73-.L74)/2
 1214              		.p2align 1
 1215              	.L77:
 610:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 611:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA0(adc_periph);
 1216              		.loc 1 611 9 view .LVU336
 1217              		.loc 1 611 15 is_stmt 0 view .LVU337
 1218 000c C06B     		ldr	r0, [r0, #60]
 1219              	.LVL92:
 612:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1220              		.loc 1 612 9 is_stmt 1 view .LVU338
 1221              	.L72:
 613:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_1:
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA1(adc_periph);
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 616:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA2(adc_periph);
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 619:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = ADC_IDATA3(adc_periph);
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 622:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 623:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         idata = 0U;
 624:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 625:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 626:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return (uint16_t)idata;
 1222              		.loc 1 626 5 view .LVU339
ARM GAS  C:\Temp\cc3thgHp.s 			page 34


 627:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1223              		.loc 1 627 1 is_stmt 0 view .LVU340
 1224 000e 80B2     		uxth	r0, r0
 1225              	.LVL93:
 1226              		.loc 1 627 1 view .LVU341
 1227 0010 7047     		bx	lr
 1228              	.LVL94:
 1229              	.L76:
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1230              		.loc 1 614 9 is_stmt 1 view .LVU342
 614:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1231              		.loc 1 614 15 is_stmt 0 view .LVU343
 1232 0012 006C     		ldr	r0, [r0, #64]
 1233              	.LVL95:
 615:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_2:
 1234              		.loc 1 615 9 is_stmt 1 view .LVU344
 1235 0014 FBE7     		b	.L72
 1236              	.LVL96:
 1237              	.L75:
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1238              		.loc 1 617 9 view .LVU345
 617:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1239              		.loc 1 617 15 is_stmt 0 view .LVU346
 1240 0016 406C     		ldr	r0, [r0, #68]
 1241              	.LVL97:
 618:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_3:
 1242              		.loc 1 618 9 is_stmt 1 view .LVU347
 1243 0018 F9E7     		b	.L72
 1244              	.LVL98:
 1245              	.L73:
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1246              		.loc 1 620 9 view .LVU348
 620:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1247              		.loc 1 620 15 is_stmt 0 view .LVU349
 1248 001a 806C     		ldr	r0, [r0, #72]
 1249              	.LVL99:
 621:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 1250              		.loc 1 621 9 is_stmt 1 view .LVU350
 1251 001c F7E7     		b	.L72
 1252              	.LVL100:
 1253              	.L78:
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1254              		.loc 1 609 5 is_stmt 0 view .LVU351
 1255 001e 0020     		movs	r0, #0
 1256              	.LVL101:
 609:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL_0:
 1257              		.loc 1 609 5 view .LVU352
 1258 0020 F5E7     		b	.L72
 1259              		.cfi_endproc
 1260              	.LFE137:
 1262              		.section	.text.adc_sync_mode_convert_value_read,"ax",%progbits
 1263              		.align	1
 1264              		.global	adc_sync_mode_convert_value_read
 1265              		.syntax unified
 1266              		.thumb
 1267              		.thumb_func
 1269              	adc_sync_mode_convert_value_read:
ARM GAS  C:\Temp\cc3thgHp.s 			page 35


 1270              	.LFB138:
 628:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 629:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 630:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      read the last ADC0 and ADC1 conversion result data in sync mode
 631:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  none
 632:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 633:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     the conversion value
 634:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 635:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** uint32_t adc_sync_mode_convert_value_read(void)
 636:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1271              		.loc 1 636 1 is_stmt 1 view -0
 1272              		.cfi_startproc
 1273              		@ args = 0, pretend = 0, frame = 0
 1274              		@ frame_needed = 0, uses_anonymous_args = 0
 1275              		@ link register save eliminated.
 637:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* return conversion value */
 638:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return ADC_RDATA(ADC0);
 1276              		.loc 1 638 5 view .LVU354
 1277              		.loc 1 638 12 is_stmt 0 view .LVU355
 1278 0000 014B     		ldr	r3, .L80
 1279 0002 D3F84C04 		ldr	r0, [r3, #1100]
 639:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1280              		.loc 1 639 1 view .LVU356
 1281 0006 7047     		bx	lr
 1282              	.L81:
 1283              		.align	2
 1284              	.L80:
 1285 0008 00200140 		.word	1073815552
 1286              		.cfi_endproc
 1287              	.LFE138:
 1289              		.section	.text.adc_flag_get,"ax",%progbits
 1290              		.align	1
 1291              		.global	adc_flag_get
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	adc_flag_get:
 1297              	.LVL102:
 1298              	.LFB139:
 640:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 641:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 642:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      get the ADC flag bits
 643:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 644:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 645:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 646:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected
 647:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 648:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 649:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 650:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 651:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 652:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 653:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     FlagStatus: SET or RESET
 654:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 655:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** FlagStatus adc_flag_get(uint32_t adc_periph , uint32_t adc_flag)
 656:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1299              		.loc 1 656 1 is_stmt 1 view -0
ARM GAS  C:\Temp\cc3thgHp.s 			page 36


 1300              		.cfi_startproc
 1301              		@ args = 0, pretend = 0, frame = 0
 1302              		@ frame_needed = 0, uses_anonymous_args = 0
 1303              		@ link register save eliminated.
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     FlagStatus reval = RESET;
 1304              		.loc 1 657 5 view .LVU358
 658:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(ADC_STAT(adc_periph) & adc_flag){
 1305              		.loc 1 658 5 view .LVU359
 1306              		.loc 1 658 8 is_stmt 0 view .LVU360
 1307 0000 0368     		ldr	r3, [r0]
 1308              		.loc 1 658 7 view .LVU361
 1309 0002 0B42     		tst	r3, r1
 1310 0004 01D1     		bne	.L84
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     FlagStatus reval = RESET;
 1311              		.loc 1 657 16 view .LVU362
 1312 0006 0020     		movs	r0, #0
 1313              	.LVL103:
 657:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     FlagStatus reval = RESET;
 1314              		.loc 1 657 16 view .LVU363
 1315 0008 7047     		bx	lr
 1316              	.LVL104:
 1317              	.L84:
 659:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         reval = SET;
 1318              		.loc 1 659 15 view .LVU364
 1319 000a 0120     		movs	r0, #1
 1320              	.LVL105:
 660:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 661:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return reval;
 1321              		.loc 1 661 5 is_stmt 1 view .LVU365
 662:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1322              		.loc 1 662 1 is_stmt 0 view .LVU366
 1323 000c 7047     		bx	lr
 1324              		.cfi_endproc
 1325              	.LFE139:
 1327              		.section	.text.adc_flag_clear,"ax",%progbits
 1328              		.align	1
 1329              		.global	adc_flag_clear
 1330              		.syntax unified
 1331              		.thumb
 1332              		.thumb_func
 1334              	adc_flag_clear:
 1335              	.LVL106:
 1336              	.LFB140:
 663:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 664:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 665:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      clear the ADC flag bits
 666:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 667:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 668:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_flag: the adc flag bits
 669:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 670:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_WDE: analog watchdog event flag
 671:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOC: end of group conversion flag
 672:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_EOIC: end of inserted group conversion flag
 673:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STIC: start flag of inserted channel group
 674:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_FLAG_STRC: start flag of regular channel group
 675:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 676:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
ARM GAS  C:\Temp\cc3thgHp.s 			page 37


 677:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 678:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_flag_clear(uint32_t adc_periph , uint32_t adc_flag)
 679:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1337              		.loc 1 679 1 is_stmt 1 view -0
 1338              		.cfi_startproc
 1339              		@ args = 0, pretend = 0, frame = 0
 1340              		@ frame_needed = 0, uses_anonymous_args = 0
 1341              		@ link register save eliminated.
 680:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_STAT(adc_periph) = ~((uint32_t)adc_flag);
 1342              		.loc 1 680 5 view .LVU368
 1343              		.loc 1 680 28 is_stmt 0 view .LVU369
 1344 0000 C943     		mvns	r1, r1
 1345              	.LVL107:
 1346              		.loc 1 680 26 view .LVU370
 1347 0002 0160     		str	r1, [r0]
 681:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1348              		.loc 1 681 1 view .LVU371
 1349 0004 7047     		bx	lr
 1350              		.cfi_endproc
 1351              	.LFE140:
 1353              		.section	.text.adc_interrupt_flag_get,"ax",%progbits
 1354              		.align	1
 1355              		.global	adc_interrupt_flag_get
 1356              		.syntax unified
 1357              		.thumb
 1358              		.thumb_func
 1360              	adc_interrupt_flag_get:
 1361              	.LVL108:
 1362              	.LFB141:
 682:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 683:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 684:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      get the ADC interrupt bits
 685:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 686:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 687:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt bits
 688:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 689:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 690:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 691:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 692:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 693:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     FlagStatus: SET or RESET
 694:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 695:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** FlagStatus adc_interrupt_flag_get(uint32_t adc_periph , uint32_t adc_interrupt)
 696:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1363              		.loc 1 696 1 is_stmt 1 view -0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 0
 1366              		@ frame_needed = 0, uses_anonymous_args = 0
 1367              		@ link register save eliminated.
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     FlagStatus interrupt_flag = RESET;
 1368              		.loc 1 697 5 view .LVU373
 698:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1369              		.loc 1 698 5 view .LVU374
 699:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* check the interrupt bits */
 700:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_interrupt){
 1370              		.loc 1 700 5 view .LVU375
 1371 0000 0229     		cmp	r1, #2
ARM GAS  C:\Temp\cc3thgHp.s 			page 38


 1372 0002 0FD0     		beq	.L87
 1373 0004 0429     		cmp	r1, #4
 1374 0006 17D0     		beq	.L88
 1375 0008 0129     		cmp	r1, #1
 1376 000a 01D0     		beq	.L97
 1377 000c 0020     		movs	r0, #0
 1378              	.LVL109:
 1379              		.loc 1 700 5 is_stmt 0 view .LVU376
 1380 000e 7047     		bx	lr
 1381              	.LVL110:
 1382              	.L97:
 701:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_WDE:
 702:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_WDE;
 1383              		.loc 1 702 9 is_stmt 1 view .LVU377
 1384              		.loc 1 702 17 is_stmt 0 view .LVU378
 1385 0010 0368     		ldr	r3, [r0]
 1386              		.loc 1 702 15 view .LVU379
 1387 0012 03F00103 		and	r3, r3, #1
 1388              	.LVL111:
 703:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_WDEIE) && state){
 1389              		.loc 1 703 9 is_stmt 1 view .LVU380
 1390              		.loc 1 703 13 is_stmt 0 view .LVU381
 1391 0016 4268     		ldr	r2, [r0, #4]
 1392              		.loc 1 703 11 view .LVU382
 1393 0018 12F0400F 		tst	r2, #64
 1394 001c 16D0     		beq	.L91
 1395              		.loc 1 703 52 discriminator 1 view .LVU383
 1396 001e BBB9     		cbnz	r3, .L92
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1397              		.loc 1 697 16 view .LVU384
 1398 0020 0020     		movs	r0, #0
 1399              	.LVL112:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1400              		.loc 1 697 16 view .LVU385
 1401 0022 7047     		bx	lr
 1402              	.LVL113:
 1403              	.L87:
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           interrupt_flag = SET;
 705:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 706:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 707:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOC:
 708:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOC;
 1404              		.loc 1 708 9 is_stmt 1 view .LVU386
 1405              		.loc 1 708 17 is_stmt 0 view .LVU387
 1406 0024 0368     		ldr	r3, [r0]
 1407              		.loc 1 708 15 view .LVU388
 1408 0026 03F00203 		and	r3, r3, #2
 1409              	.LVL114:
 709:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           if((ADC_CTL0(adc_periph) & ADC_CTL0_EOCIE) && state){
 1410              		.loc 1 709 11 is_stmt 1 view .LVU389
 1411              		.loc 1 709 15 is_stmt 0 view .LVU390
 1412 002a 4268     		ldr	r2, [r0, #4]
 1413              		.loc 1 709 13 view .LVU391
 1414 002c 12F0200F 		tst	r2, #32
 1415 0030 10D0     		beq	.L93
 1416              		.loc 1 709 54 discriminator 1 view .LVU392
 1417 0032 8BB9     		cbnz	r3, .L94
ARM GAS  C:\Temp\cc3thgHp.s 			page 39


 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1418              		.loc 1 697 16 view .LVU393
 1419 0034 0020     		movs	r0, #0
 1420              	.LVL115:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1421              		.loc 1 697 16 view .LVU394
 1422 0036 7047     		bx	lr
 1423              	.LVL116:
 1424              	.L88:
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 711:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           }
 712:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 713:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INT_FLAG_EOIC:
 714:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         state = ADC_STAT(adc_periph) & ADC_STAT_EOIC;
 1425              		.loc 1 714 9 is_stmt 1 view .LVU395
 1426              		.loc 1 714 17 is_stmt 0 view .LVU396
 1427 0038 0368     		ldr	r3, [r0]
 1428              		.loc 1 714 15 view .LVU397
 1429 003a 03F00403 		and	r3, r3, #4
 1430              	.LVL117:
 715:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         if((ADC_CTL0(adc_periph) & ADC_CTL0_EOICIE) && state){
 1431              		.loc 1 715 9 is_stmt 1 view .LVU398
 1432              		.loc 1 715 13 is_stmt 0 view .LVU399
 1433 003e 4268     		ldr	r2, [r0, #4]
 1434              		.loc 1 715 11 view .LVU400
 1435 0040 12F0800F 		tst	r2, #128
 1436 0044 0AD0     		beq	.L95
 1437              		.loc 1 715 53 discriminator 1 view .LVU401
 1438 0046 5BB9     		cbnz	r3, .L96
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1439              		.loc 1 697 16 view .LVU402
 1440 0048 0020     		movs	r0, #0
 1441              	.LVL118:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1442              		.loc 1 697 16 view .LVU403
 1443 004a 7047     		bx	lr
 1444              	.LVL119:
 1445              	.L91:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1446              		.loc 1 697 16 view .LVU404
 1447 004c 0020     		movs	r0, #0
 1448              	.LVL120:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1449              		.loc 1 697 16 view .LVU405
 1450 004e 7047     		bx	lr
 1451              	.LVL121:
 1452              	.L92:
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 1453              		.loc 1 704 26 view .LVU406
 1454 0050 0120     		movs	r0, #1
 1455              	.LVL122:
 704:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 1456              		.loc 1 704 26 view .LVU407
 1457 0052 7047     		bx	lr
 1458              	.LVL123:
 1459              	.L93:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
ARM GAS  C:\Temp\cc3thgHp.s 			page 40


 1460              		.loc 1 697 16 view .LVU408
 1461 0054 0020     		movs	r0, #0
 1462              	.LVL124:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1463              		.loc 1 697 16 view .LVU409
 1464 0056 7047     		bx	lr
 1465              	.LVL125:
 1466              	.L94:
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           }
 1467              		.loc 1 710 28 view .LVU410
 1468 0058 0120     		movs	r0, #1
 1469              	.LVL126:
 710:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****           }
 1470              		.loc 1 710 28 view .LVU411
 1471 005a 7047     		bx	lr
 1472              	.LVL127:
 1473              	.L95:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1474              		.loc 1 697 16 view .LVU412
 1475 005c 0020     		movs	r0, #0
 1476              	.LVL128:
 697:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     uint32_t state;
 1477              		.loc 1 697 16 view .LVU413
 1478 005e 7047     		bx	lr
 1479              	.LVL129:
 1480              	.L96:
 716:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****             interrupt_flag = SET;
 1481              		.loc 1 716 28 view .LVU414
 1482 0060 0120     		movs	r0, #1
 1483              	.LVL130:
 717:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         }
 718:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 719:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 720:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 721:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 722:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     return interrupt_flag;
 1484              		.loc 1 722 5 is_stmt 1 view .LVU415
 723:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1485              		.loc 1 723 1 is_stmt 0 view .LVU416
 1486 0062 7047     		bx	lr
 1487              		.cfi_endproc
 1488              	.LFE141:
 1490              		.section	.text.adc_interrupt_flag_clear,"ax",%progbits
 1491              		.align	1
 1492              		.global	adc_interrupt_flag_clear
 1493              		.syntax unified
 1494              		.thumb
 1495              		.thumb_func
 1497              	adc_interrupt_flag_clear:
 1498              	.LVL131:
 1499              	.LFB142:
 724:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 725:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 726:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      clear the ADC flag
 727:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 728:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 729:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc status flag
ARM GAS  C:\Temp\cc3thgHp.s 			page 41


 730:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 731:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_WDE: analog watchdog interrupt
 732:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOC: end of group conversion interrupt
 733:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_FLAG_EOIC: end of inserted group conversion interrupt
 734:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 735:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 736:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 737:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_interrupt_flag_clear(uint32_t adc_periph , uint32_t adc_interrupt)
 738:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1500              		.loc 1 738 1 is_stmt 1 view -0
 1501              		.cfi_startproc
 1502              		@ args = 0, pretend = 0, frame = 0
 1503              		@ frame_needed = 0, uses_anonymous_args = 0
 1504              		@ link register save eliminated.
 739:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_STAT(adc_periph) = ~((uint32_t)adc_interrupt);
 1505              		.loc 1 739 5 view .LVU418
 1506              		.loc 1 739 28 is_stmt 0 view .LVU419
 1507 0000 C943     		mvns	r1, r1
 1508              	.LVL132:
 1509              		.loc 1 739 26 view .LVU420
 1510 0002 0160     		str	r1, [r0]
 740:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1511              		.loc 1 740 1 view .LVU421
 1512 0004 7047     		bx	lr
 1513              		.cfi_endproc
 1514              	.LFE142:
 1516              		.section	.text.adc_interrupt_enable,"ax",%progbits
 1517              		.align	1
 1518              		.global	adc_interrupt_enable
 1519              		.syntax unified
 1520              		.thumb
 1521              		.thumb_func
 1523              	adc_interrupt_enable:
 1524              	.LVL133:
 1525              	.LFB143:
 741:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 742:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 743:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC interrupt 
 744:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 745:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 746:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt
 747:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 748:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 749:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 750:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 751:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 752:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 753:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 754:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_interrupt_enable(uint32_t adc_periph , uint32_t adc_interrupt)
 755:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1526              		.loc 1 755 1 is_stmt 1 view -0
 1527              		.cfi_startproc
 1528              		@ args = 0, pretend = 0, frame = 0
 1529              		@ frame_needed = 0, uses_anonymous_args = 0
 1530              		@ link register save eliminated.
 756:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){  
 1531              		.loc 1 756 5 view .LVU423
ARM GAS  C:\Temp\cc3thgHp.s 			page 42


 1532              		.loc 1 756 7 is_stmt 0 view .LVU424
 1533 0000 11F0010F 		tst	r1, #1
 1534 0004 03D0     		beq	.L100
 757:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_WDEIE;
 1535              		.loc 1 757 9 is_stmt 1 view .LVU425
 1536 0006 4368     		ldr	r3, [r0, #4]
 1537              		.loc 1 757 30 is_stmt 0 view .LVU426
 1538 0008 43F04003 		orr	r3, r3, #64
 1539 000c 4360     		str	r3, [r0, #4]
 1540              	.L100:
 758:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 759:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 760:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 1541              		.loc 1 760 5 is_stmt 1 view .LVU427
 1542              		.loc 1 760 7 is_stmt 0 view .LVU428
 1543 000e 11F0020F 		tst	r1, #2
 1544 0012 03D0     		beq	.L101
 761:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOCIE;
 1545              		.loc 1 761 9 is_stmt 1 view .LVU429
 1546 0014 4368     		ldr	r3, [r0, #4]
 1547              		.loc 1 761 30 is_stmt 0 view .LVU430
 1548 0016 43F02003 		orr	r3, r3, #32
 1549 001a 4360     		str	r3, [r0, #4]
 1550              	.L101:
 762:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 763:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 764:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 1551              		.loc 1 764 5 is_stmt 1 view .LVU431
 1552              		.loc 1 764 7 is_stmt 0 view .LVU432
 1553 001c 11F0040F 		tst	r1, #4
 1554 0020 03D0     		beq	.L99
 765:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_EOICIE;
 1555              		.loc 1 765 9 is_stmt 1 view .LVU433
 1556 0022 4368     		ldr	r3, [r0, #4]
 1557              		.loc 1 765 30 is_stmt 0 view .LVU434
 1558 0024 43F08003 		orr	r3, r3, #128
 1559 0028 4360     		str	r3, [r0, #4]
 1560              	.L99:
 766:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 767:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1561              		.loc 1 767 1 view .LVU435
 1562 002a 7047     		bx	lr
 1563              		.cfi_endproc
 1564              	.LFE143:
 1566              		.section	.text.adc_interrupt_disable,"ax",%progbits
 1567              		.align	1
 1568              		.global	adc_interrupt_disable
 1569              		.syntax unified
 1570              		.thumb
 1571              		.thumb_func
 1573              	adc_interrupt_disable:
 1574              	.LVL134:
 1575              	.LFB144:
 768:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 769:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 770:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC interrupt 
 771:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
ARM GAS  C:\Temp\cc3thgHp.s 			page 43


 772:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 773:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_interrupt: the adc interrupt flag
 774:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 one or more parameters can be selected
 775:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_WDE: analog watchdog interrupt flag
 776:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOC: end of group conversion interrupt flag
 777:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INT_EOIC: end of inserted group conversion interrupt flag
 778:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 779:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 780:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 781:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_interrupt_disable(uint32_t adc_periph, uint32_t adc_interrupt)
 782:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {  
 1576              		.loc 1 782 1 is_stmt 1 view -0
 1577              		.cfi_startproc
 1578              		@ args = 0, pretend = 0, frame = 0
 1579              		@ frame_needed = 0, uses_anonymous_args = 0
 1580              		@ link register save eliminated.
 783:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_WDE)){  
 1581              		.loc 1 783 5 view .LVU437
 1582              		.loc 1 783 7 is_stmt 0 view .LVU438
 1583 0000 11F0010F 		tst	r1, #1
 1584 0004 03D0     		beq	.L104
 784:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_WDEIE;
 1585              		.loc 1 784 9 is_stmt 1 view .LVU439
 1586 0006 4368     		ldr	r3, [r0, #4]
 1587              		.loc 1 784 30 is_stmt 0 view .LVU440
 1588 0008 23F04003 		bic	r3, r3, #64
 1589 000c 4360     		str	r3, [r0, #4]
 1590              	.L104:
 785:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 786:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 787:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOC)){      
 1591              		.loc 1 787 5 is_stmt 1 view .LVU441
 1592              		.loc 1 787 7 is_stmt 0 view .LVU442
 1593 000e 11F0020F 		tst	r1, #2
 1594 0012 03D0     		beq	.L105
 788:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOCIE;
 1595              		.loc 1 788 9 is_stmt 1 view .LVU443
 1596 0014 4368     		ldr	r3, [r0, #4]
 1597              		.loc 1 788 30 is_stmt 0 view .LVU444
 1598 0016 23F02003 		bic	r3, r3, #32
 1599 001a 4360     		str	r3, [r0, #4]
 1600              	.L105:
 789:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }  
 790:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 791:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(0U != (adc_interrupt & ADC_INT_EOIC)){      
 1601              		.loc 1 791 5 is_stmt 1 view .LVU445
 1602              		.loc 1 791 7 is_stmt 0 view .LVU446
 1603 001c 11F0040F 		tst	r1, #4
 1604 0020 03D0     		beq	.L103
 792:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) &= ~(uint32_t) ADC_CTL0_EOICIE;
 1605              		.loc 1 792 9 is_stmt 1 view .LVU447
 1606 0022 4368     		ldr	r3, [r0, #4]
 1607              		.loc 1 792 30 is_stmt 0 view .LVU448
 1608 0024 23F08003 		bic	r3, r3, #128
 1609 0028 4360     		str	r3, [r0, #4]
 1610              	.L103:
 793:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
ARM GAS  C:\Temp\cc3thgHp.s 			page 44


 794:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1611              		.loc 1 794 1 view .LVU449
 1612 002a 7047     		bx	lr
 1613              		.cfi_endproc
 1614              	.LFE144:
 1616              		.section	.text.adc_watchdog_single_channel_enable,"ax",%progbits
 1617              		.align	1
 1618              		.global	adc_watchdog_single_channel_enable
 1619              		.syntax unified
 1620              		.thumb
 1621              		.thumb_func
 1623              	adc_watchdog_single_channel_enable:
 1624              	.LVL135:
 1625              	.LFB145:
 795:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 796:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 797:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC analog watchdog single channel 
 798:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 799:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 800:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel: the selected ADC channel
 801:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 802:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_CHANNEL_x: ADC Channelx(x=0..17)(x=16 and x=17 are only for ADC0)
 803:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 804:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 805:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 806:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_single_channel_enable(uint32_t adc_periph, uint8_t adc_channel)
 807:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1626              		.loc 1 807 1 is_stmt 1 view -0
 1627              		.cfi_startproc
 1628              		@ args = 0, pretend = 0, frame = 0
 1629              		@ frame_needed = 0, uses_anonymous_args = 0
 1630              		@ link register save eliminated.
 808:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 1631              		.loc 1 808 5 view .LVU451
 1632 0000 4268     		ldr	r2, [r0, #4]
 1633              		.loc 1 808 26 is_stmt 0 view .LVU452
 1634 0002 064B     		ldr	r3, .L108
 1635 0004 1340     		ands	r3, r3, r2
 1636 0006 4360     		str	r3, [r0, #4]
 809:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 810:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)adc_channel;
 1637              		.loc 1 810 5 is_stmt 1 view .LVU453
 1638 0008 4368     		ldr	r3, [r0, #4]
 1639              		.loc 1 810 26 is_stmt 0 view .LVU454
 1640 000a 0B43     		orrs	r3, r3, r1
 1641 000c 4360     		str	r3, [r0, #4]
 811:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1642              		.loc 1 811 5 is_stmt 1 view .LVU455
 1643 000e 4368     		ldr	r3, [r0, #4]
 1644              		.loc 1 811 26 is_stmt 0 view .LVU456
 1645 0010 43F44003 		orr	r3, r3, #12582912
 1646 0014 43F40073 		orr	r3, r3, #512
 1647 0018 4360     		str	r3, [r0, #4]
 812:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1648              		.loc 1 812 1 view .LVU457
 1649 001a 7047     		bx	lr
 1650              	.L109:
ARM GAS  C:\Temp\cc3thgHp.s 			page 45


 1651              		.align	2
 1652              	.L108:
 1653 001c E0FD3FFF 		.word	-12583456
 1654              		.cfi_endproc
 1655              	.LFE145:
 1657              		.section	.text.adc_watchdog_group_channel_enable,"ax",%progbits
 1658              		.align	1
 1659              		.global	adc_watchdog_group_channel_enable
 1660              		.syntax unified
 1661              		.thumb
 1662              		.thumb_func
 1664              	adc_watchdog_group_channel_enable:
 1665              	.LVL136:
 1666              	.LFB146:
 813:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 814:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 815:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC analog watchdog group channel 
 816:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 817:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 818:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_channel_group: the channel group use analog watchdog
 819:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one parameter can be selected 
 820:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_CHANNEL: regular channel group
 821:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_INSERTED_CHANNEL: inserted channel group
 822:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_REGULAR_INSERTED_CHANNEL: both regular and inserted group
 823:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 824:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 825:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 826:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_group_channel_enable(uint32_t adc_periph, uint8_t adc_channel_group)
 827:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1667              		.loc 1 827 1 is_stmt 1 view -0
 1668              		.cfi_startproc
 1669              		@ args = 0, pretend = 0, frame = 0
 1670              		@ frame_needed = 0, uses_anonymous_args = 0
 1671              		@ link register save eliminated.
 828:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC);
 1672              		.loc 1 828 5 view .LVU459
 1673 0000 4368     		ldr	r3, [r0, #4]
 1674              		.loc 1 828 26 is_stmt 0 view .LVU460
 1675 0002 23F44003 		bic	r3, r3, #12582912
 1676 0006 23F40073 		bic	r3, r3, #512
 1677 000a 4360     		str	r3, [r0, #4]
 829:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* select the group */
 830:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     switch(adc_channel_group){
 1678              		.loc 1 830 5 is_stmt 1 view .LVU461
 1679 000c 0229     		cmp	r1, #2
 1680 000e 09D0     		beq	.L111
 1681 0010 0329     		cmp	r1, #3
 1682 0012 0CD0     		beq	.L112
 1683 0014 0129     		cmp	r1, #1
 1684 0016 00D0     		beq	.L114
 1685              	.L110:
 831:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_CHANNEL:
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_RWDEN;
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 834:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t) ADC_CTL0_IWDEN;
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
ARM GAS  C:\Temp\cc3thgHp.s 			page 46


 837:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_CTL0(adc_periph) |= (uint32_t)(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN);
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 840:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 841:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 842:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 843:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1686              		.loc 1 843 1 is_stmt 0 view .LVU462
 1687 0018 7047     		bx	lr
 1688              	.L114:
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1689              		.loc 1 832 9 is_stmt 1 view .LVU463
 1690 001a 4368     		ldr	r3, [r0, #4]
 832:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1691              		.loc 1 832 30 is_stmt 0 view .LVU464
 1692 001c 43F40003 		orr	r3, r3, #8388608
 1693 0020 4360     		str	r3, [r0, #4]
 833:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_INSERTED_CHANNEL:
 1694              		.loc 1 833 9 is_stmt 1 view .LVU465
 1695 0022 7047     		bx	lr
 1696              	.L111:
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1697              		.loc 1 835 9 view .LVU466
 1698 0024 4368     		ldr	r3, [r0, #4]
 835:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1699              		.loc 1 835 30 is_stmt 0 view .LVU467
 1700 0026 43F48003 		orr	r3, r3, #4194304
 1701 002a 4360     		str	r3, [r0, #4]
 836:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     case ADC_REGULAR_INSERTED_CHANNEL:
 1702              		.loc 1 836 9 is_stmt 1 view .LVU468
 1703 002c 7047     		bx	lr
 1704              	.L112:
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1705              		.loc 1 838 9 view .LVU469
 1706 002e 4368     		ldr	r3, [r0, #4]
 838:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         break;
 1707              		.loc 1 838 30 is_stmt 0 view .LVU470
 1708 0030 43F44003 		orr	r3, r3, #12582912
 1709 0034 4360     		str	r3, [r0, #4]
 839:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     default:
 1710              		.loc 1 839 9 is_stmt 1 view .LVU471
 1711              		.loc 1 843 1 is_stmt 0 view .LVU472
 1712 0036 EFE7     		b	.L110
 1713              		.cfi_endproc
 1714              	.LFE146:
 1716              		.section	.text.adc_watchdog_disable,"ax",%progbits
 1717              		.align	1
 1718              		.global	adc_watchdog_disable
 1719              		.syntax unified
 1720              		.thumb
 1721              		.thumb_func
 1723              	adc_watchdog_disable:
 1724              	.LVL137:
 1725              	.LFB147:
 844:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 845:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 846:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC analog watchdog 
ARM GAS  C:\Temp\cc3thgHp.s 			page 47


 847:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 848:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 849:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 850:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 851:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 852:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_disable(uint32_t adc_periph)
 853:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1726              		.loc 1 853 1 is_stmt 1 view -0
 1727              		.cfi_startproc
 1728              		@ args = 0, pretend = 0, frame = 0
 1729              		@ frame_needed = 0, uses_anonymous_args = 0
 1730              		@ link register save eliminated.
 854:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_CTL0(adc_periph) &= (uint32_t)~(ADC_CTL0_RWDEN | ADC_CTL0_IWDEN | ADC_CTL0_WDSC | ADC_CTL0_
 1731              		.loc 1 854 5 view .LVU474
 1732 0000 4268     		ldr	r2, [r0, #4]
 1733              		.loc 1 854 26 is_stmt 0 view .LVU475
 1734 0002 024B     		ldr	r3, .L116
 1735 0004 1340     		ands	r3, r3, r2
 1736 0006 4360     		str	r3, [r0, #4]
 855:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1737              		.loc 1 855 1 view .LVU476
 1738 0008 7047     		bx	lr
 1739              	.L117:
 1740 000a 00BF     		.align	2
 1741              	.L116:
 1742 000c E0FD3FFF 		.word	-12583456
 1743              		.cfi_endproc
 1744              	.LFE147:
 1746              		.section	.text.adc_watchdog_threshold_config,"ax",%progbits
 1747              		.align	1
 1748              		.global	adc_watchdog_threshold_config
 1749              		.syntax unified
 1750              		.thumb
 1751              		.thumb_func
 1753              	adc_watchdog_threshold_config:
 1754              	.LVL138:
 1755              	.LFB148:
 856:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 857:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 858:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC analog watchdog threshold 
 859:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 860:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 861:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  low_threshold: analog watchdog low threshold,0..4095
 862:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  high_threshold: analog watchdog high threshold,0..4095
 863:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 864:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 865:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 866:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_watchdog_threshold_config(uint32_t adc_periph , uint16_t low_threshold , uint16_t high_thr
 867:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1756              		.loc 1 867 1 is_stmt 1 view -0
 1757              		.cfi_startproc
 1758              		@ args = 0, pretend = 0, frame = 0
 1759              		@ frame_needed = 0, uses_anonymous_args = 0
 1760              		@ link register save eliminated.
 868:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_WDLT(adc_periph) = (uint32_t)WDLT_WDLT(low_threshold);
 1761              		.loc 1 868 5 view .LVU478
 1762              		.loc 1 868 28 is_stmt 0 view .LVU479
ARM GAS  C:\Temp\cc3thgHp.s 			page 48


 1763 0000 C1F30B01 		ubfx	r1, r1, #0, #12
 1764              	.LVL139:
 1765              		.loc 1 868 26 view .LVU480
 1766 0004 8162     		str	r1, [r0, #40]
 869:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_WDHT(adc_periph) = (uint32_t)WDHT_WDHT(high_threshold);
 1767              		.loc 1 869 5 is_stmt 1 view .LVU481
 1768              		.loc 1 869 28 is_stmt 0 view .LVU482
 1769 0006 C2F30B02 		ubfx	r2, r2, #0, #12
 1770              	.LVL140:
 1771              		.loc 1 869 26 view .LVU483
 1772 000a 4262     		str	r2, [r0, #36]
 870:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1773              		.loc 1 870 1 view .LVU484
 1774 000c 7047     		bx	lr
 1775              		.cfi_endproc
 1776              	.LFE148:
 1778              		.section	.text.adc_oversample_mode_config,"ax",%progbits
 1779              		.align	1
 1780              		.global	adc_oversample_mode_config
 1781              		.syntax unified
 1782              		.thumb
 1783              		.thumb_func
 1785              	adc_oversample_mode_config:
 1786              	.LVL141:
 1787              	.LFB149:
 871:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 872:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 873:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      configure ADC oversample mode 
 874:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 875:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 876:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  mode: ADC oversampling mode
 877:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 878:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_ALL_CONVERT: all oversampled conversions for a channel are done 
 879:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_ONE_CONVERT: each oversampled conversion for a channel needs a t
 880:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  shift: ADC oversampling shift
 881:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 882:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_NONE: no oversampling shift
 883:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_1B: 1-bit oversampling shift
 884:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_2B: 2-bit oversampling shift
 885:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_3B: 3-bit oversampling shift
 886:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_4B: 3-bit oversampling shift
 887:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_5B: 5-bit oversampling shift
 888:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_6B: 6-bit oversampling shift
 889:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_7B: 7-bit oversampling shift
 890:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_SHIFT_8B: 8-bit oversampling shift
 891:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  ratio: ADC oversampling ratio
 892:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only oneparameter can be selected
 893:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL2: oversampling ratio multiple 2
 894:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL4: oversampling ratio multiple 4
 895:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL8: oversampling ratio multiple 8
 896:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL16: oversampling ratio multiple 16
 897:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL32: oversampling ratio multiple 32
 898:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL64: oversampling ratio multiple 64
 899:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL128: oversampling ratio multiple 128
 900:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****       \arg        ADC_OVERSAMPLING_RATIO_MUL256: oversampling ratio multiple 256
 901:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 902:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
ARM GAS  C:\Temp\cc3thgHp.s 			page 49


 903:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 904:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_oversample_mode_config(uint32_t adc_periph, uint32_t mode, uint16_t shift, uint8_t ratio)
 905:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1788              		.loc 1 905 1 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 0
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 1792              		@ link register save eliminated.
 906:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     if(ADC_OVERSAMPLING_ONE_CONVERT == mode){
 1793              		.loc 1 906 5 view .LVU486
 1794              		.loc 1 906 7 is_stmt 0 view .LVU487
 1795 0000 B1F5007F 		cmp	r1, #512
 1796 0004 12D0     		beq	.L122
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_OVSAMPCTL(adc_periph) |= (uint32_t)ADC_OVSAMPCTL_TOVS;
 908:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 909:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****         ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_TOVS);
 1797              		.loc 1 909 9 is_stmt 1 view .LVU488
 1798 0006 D0F88010 		ldr	r1, [r0, #128]
 1799              	.LVL142:
 1800              		.loc 1 909 35 is_stmt 0 view .LVU489
 1801 000a 21F40071 		bic	r1, r1, #512
 1802 000e C0F88010 		str	r1, [r0, #128]
 1803              	.L121:
 910:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }
 911:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     /* config the shift and ratio */
 912:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)(ADC_OVSAMPCTL_OVSR | ADC_OVSAMPCTL_OVSS));
 1804              		.loc 1 912 5 is_stmt 1 view .LVU490
 1805 0012 D0F88010 		ldr	r1, [r0, #128]
 1806              		.loc 1 912 31 is_stmt 0 view .LVU491
 1807 0016 21F4FE71 		bic	r1, r1, #508
 1808 001a C0F88010 		str	r1, [r0, #128]
 913:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ((uint32_t)shift | (uint32_t)ratio);
 1809              		.loc 1 913 5 is_stmt 1 view .LVU492
 1810 001e D0F88010 		ldr	r1, [r0, #128]
 1811              		.loc 1 913 51 is_stmt 0 view .LVU493
 1812 0022 1A43     		orrs	r2, r2, r3
 1813              	.LVL143:
 1814              		.loc 1 913 31 view .LVU494
 1815 0024 0A43     		orrs	r2, r2, r1
 1816 0026 C0F88020 		str	r2, [r0, #128]
 914:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1817              		.loc 1 914 1 view .LVU495
 1818 002a 7047     		bx	lr
 1819              	.LVL144:
 1820              	.L122:
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 1821              		.loc 1 907 9 is_stmt 1 view .LVU496
 1822 002c D0F88010 		ldr	r1, [r0, #128]
 1823              	.LVL145:
 907:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     }else{
 1824              		.loc 1 907 35 is_stmt 0 view .LVU497
 1825 0030 41F40071 		orr	r1, r1, #512
 1826 0034 C0F88010 		str	r1, [r0, #128]
 1827 0038 EBE7     		b	.L121
 1828              		.cfi_endproc
 1829              	.LFE149:
 1831              		.section	.text.adc_oversample_mode_enable,"ax",%progbits
ARM GAS  C:\Temp\cc3thgHp.s 			page 50


 1832              		.align	1
 1833              		.global	adc_oversample_mode_enable
 1834              		.syntax unified
 1835              		.thumb
 1836              		.thumb_func
 1838              	adc_oversample_mode_enable:
 1839              	.LVL146:
 1840              	.LFB150:
 915:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 916:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 917:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      enable ADC oversample mode 
 918:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 919:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 920:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 921:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 922:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 923:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_oversample_mode_enable(uint32_t adc_periph)
 924:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1841              		.loc 1 924 1 is_stmt 1 view -0
 1842              		.cfi_startproc
 1843              		@ args = 0, pretend = 0, frame = 0
 1844              		@ frame_needed = 0, uses_anonymous_args = 0
 1845              		@ link register save eliminated.
 925:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) |= ADC_OVSAMPCTL_OVSEN;
 1846              		.loc 1 925 5 view .LVU499
 1847 0000 D0F88030 		ldr	r3, [r0, #128]
 1848              		.loc 1 925 31 is_stmt 0 view .LVU500
 1849 0004 43F00103 		orr	r3, r3, #1
 1850 0008 C0F88030 		str	r3, [r0, #128]
 926:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1851              		.loc 1 926 1 view .LVU501
 1852 000c 7047     		bx	lr
 1853              		.cfi_endproc
 1854              	.LFE150:
 1856              		.section	.text.adc_oversample_mode_disable,"ax",%progbits
 1857              		.align	1
 1858              		.global	adc_oversample_mode_disable
 1859              		.syntax unified
 1860              		.thumb
 1861              		.thumb_func
 1863              	adc_oversample_mode_disable:
 1864              	.LVL147:
 1865              	.LFB151:
 927:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** 
 928:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** /*!
 929:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \brief      disable ADC oversample mode 
 930:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[in]  adc_periph: ADCx,x=0,1,2
 931:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****                 only one among these parameters can be selected
 932:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \param[out] none
 933:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     \retval     none
 934:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** */
 935:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** void adc_oversample_mode_disable(uint32_t adc_periph)
 936:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** {
 1866              		.loc 1 936 1 is_stmt 1 view -0
 1867              		.cfi_startproc
 1868              		@ args = 0, pretend = 0, frame = 0
 1869              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\cc3thgHp.s 			page 51


 1870              		@ link register save eliminated.
 937:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c ****     ADC_OVSAMPCTL(adc_periph) &= ~((uint32_t)ADC_OVSAMPCTL_OVSEN);
 1871              		.loc 1 937 5 view .LVU503
 1872 0000 D0F88030 		ldr	r3, [r0, #128]
 1873              		.loc 1 937 31 is_stmt 0 view .LVU504
 1874 0004 23F00103 		bic	r3, r3, #1
 1875 0008 C0F88030 		str	r3, [r0, #128]
 938:./GD32F30x_standard_peripheral/Source/gd32f30x_adc.c **** }
 1876              		.loc 1 938 1 view .LVU505
 1877 000c 7047     		bx	lr
 1878              		.cfi_endproc
 1879              	.LFE151:
 1881              		.text
 1882              	.Letext0:
 1883              		.file 2 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1884              		.file 3 "c:\\ST\\STM32CubeIDE_1.15.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 1885              		.file 4 "CMSIS/GD/GD32F30x/Include/gd32f30x.h"
 1886              		.file 5 "GD32F30x_standard_peripheral/Include/gd32f30x_rcu.h"
ARM GAS  C:\Temp\cc3thgHp.s 			page 52


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f30x_adc.c
  C:\Temp\cc3thgHp.s:21     .text.adc_deinit:00000000 $t
  C:\Temp\cc3thgHp.s:27     .text.adc_deinit:00000000 adc_deinit
  C:\Temp\cc3thgHp.s:100    .text.adc_deinit:00000050 $d
  C:\Temp\cc3thgHp.s:105    .text.adc_enable:00000000 $t
  C:\Temp\cc3thgHp.s:111    .text.adc_enable:00000000 adc_enable
  C:\Temp\cc3thgHp.s:137    .text.adc_disable:00000000 $t
  C:\Temp\cc3thgHp.s:143    .text.adc_disable:00000000 adc_disable
  C:\Temp\cc3thgHp.s:162    .text.adc_calibration_enable:00000000 $t
  C:\Temp\cc3thgHp.s:168    .text.adc_calibration_enable:00000000 adc_calibration_enable
  C:\Temp\cc3thgHp.s:211    .text.adc_dma_mode_enable:00000000 $t
  C:\Temp\cc3thgHp.s:217    .text.adc_dma_mode_enable:00000000 adc_dma_mode_enable
  C:\Temp\cc3thgHp.s:236    .text.adc_dma_mode_disable:00000000 $t
  C:\Temp\cc3thgHp.s:242    .text.adc_dma_mode_disable:00000000 adc_dma_mode_disable
  C:\Temp\cc3thgHp.s:261    .text.adc_tempsensor_vrefint_enable:00000000 $t
  C:\Temp\cc3thgHp.s:267    .text.adc_tempsensor_vrefint_enable:00000000 adc_tempsensor_vrefint_enable
  C:\Temp\cc3thgHp.s:285    .text.adc_tempsensor_vrefint_enable:00000010 $d
  C:\Temp\cc3thgHp.s:290    .text.adc_tempsensor_vrefint_disable:00000000 $t
  C:\Temp\cc3thgHp.s:296    .text.adc_tempsensor_vrefint_disable:00000000 adc_tempsensor_vrefint_disable
  C:\Temp\cc3thgHp.s:314    .text.adc_tempsensor_vrefint_disable:00000010 $d
  C:\Temp\cc3thgHp.s:319    .text.adc_resolution_config:00000000 $t
  C:\Temp\cc3thgHp.s:325    .text.adc_resolution_config:00000000 adc_resolution_config
  C:\Temp\cc3thgHp.s:349    .text.adc_discontinuous_mode_config:00000000 $t
  C:\Temp\cc3thgHp.s:355    .text.adc_discontinuous_mode_config:00000000 adc_discontinuous_mode_config
  C:\Temp\cc3thgHp.s:412    .text.adc_mode_config:00000000 $t
  C:\Temp\cc3thgHp.s:418    .text.adc_mode_config:00000000 adc_mode_config
  C:\Temp\cc3thgHp.s:442    .text.adc_mode_config:0000001c $d
  C:\Temp\cc3thgHp.s:447    .text.adc_special_function_config:00000000 $t
  C:\Temp\cc3thgHp.s:453    .text.adc_special_function_config:00000000 adc_special_function_config
  C:\Temp\cc3thgHp.s:531    .text.adc_data_alignment_config:00000000 $t
  C:\Temp\cc3thgHp.s:537    .text.adc_data_alignment_config:00000000 adc_data_alignment_config
  C:\Temp\cc3thgHp.s:566    .text.adc_channel_length_config:00000000 $t
  C:\Temp\cc3thgHp.s:572    .text.adc_channel_length_config:00000000 adc_channel_length_config
  C:\Temp\cc3thgHp.s:634    .text.adc_regular_channel_config:00000000 $t
  C:\Temp\cc3thgHp.s:640    .text.adc_regular_channel_config:00000000 adc_regular_channel_config
  C:\Temp\cc3thgHp.s:825    .text.adc_inserted_channel_config:00000000 $t
  C:\Temp\cc3thgHp.s:831    .text.adc_inserted_channel_config:00000000 adc_inserted_channel_config
  C:\Temp\cc3thgHp.s:959    .text.adc_inserted_channel_offset_config:00000000 $t
  C:\Temp\cc3thgHp.s:965    .text.adc_inserted_channel_offset_config:00000000 adc_inserted_channel_offset_config
  C:\Temp\cc3thgHp.s:1010   .text.adc_external_trigger_config:00000000 $t
  C:\Temp\cc3thgHp.s:1016   .text.adc_external_trigger_config:00000000 adc_external_trigger_config
  C:\Temp\cc3thgHp.s:1074   .text.adc_external_trigger_source_config:00000000 $t
  C:\Temp\cc3thgHp.s:1080   .text.adc_external_trigger_source_config:00000000 adc_external_trigger_source_config
  C:\Temp\cc3thgHp.s:1125   .text.adc_software_trigger_enable:00000000 $t
  C:\Temp\cc3thgHp.s:1131   .text.adc_software_trigger_enable:00000000 adc_software_trigger_enable
  C:\Temp\cc3thgHp.s:1165   .text.adc_regular_data_read:00000000 $t
  C:\Temp\cc3thgHp.s:1171   .text.adc_regular_data_read:00000000 adc_regular_data_read
  C:\Temp\cc3thgHp.s:1190   .text.adc_inserted_data_read:00000000 $t
  C:\Temp\cc3thgHp.s:1196   .text.adc_inserted_data_read:00000000 adc_inserted_data_read
  C:\Temp\cc3thgHp.s:1210   .text.adc_inserted_data_read:00000008 $d
  C:\Temp\cc3thgHp.s:1214   .text.adc_inserted_data_read:0000000c $t
  C:\Temp\cc3thgHp.s:1263   .text.adc_sync_mode_convert_value_read:00000000 $t
  C:\Temp\cc3thgHp.s:1269   .text.adc_sync_mode_convert_value_read:00000000 adc_sync_mode_convert_value_read
  C:\Temp\cc3thgHp.s:1285   .text.adc_sync_mode_convert_value_read:00000008 $d
  C:\Temp\cc3thgHp.s:1290   .text.adc_flag_get:00000000 $t
  C:\Temp\cc3thgHp.s:1296   .text.adc_flag_get:00000000 adc_flag_get
ARM GAS  C:\Temp\cc3thgHp.s 			page 53


  C:\Temp\cc3thgHp.s:1328   .text.adc_flag_clear:00000000 $t
  C:\Temp\cc3thgHp.s:1334   .text.adc_flag_clear:00000000 adc_flag_clear
  C:\Temp\cc3thgHp.s:1354   .text.adc_interrupt_flag_get:00000000 $t
  C:\Temp\cc3thgHp.s:1360   .text.adc_interrupt_flag_get:00000000 adc_interrupt_flag_get
  C:\Temp\cc3thgHp.s:1491   .text.adc_interrupt_flag_clear:00000000 $t
  C:\Temp\cc3thgHp.s:1497   .text.adc_interrupt_flag_clear:00000000 adc_interrupt_flag_clear
  C:\Temp\cc3thgHp.s:1517   .text.adc_interrupt_enable:00000000 $t
  C:\Temp\cc3thgHp.s:1523   .text.adc_interrupt_enable:00000000 adc_interrupt_enable
  C:\Temp\cc3thgHp.s:1567   .text.adc_interrupt_disable:00000000 $t
  C:\Temp\cc3thgHp.s:1573   .text.adc_interrupt_disable:00000000 adc_interrupt_disable
  C:\Temp\cc3thgHp.s:1617   .text.adc_watchdog_single_channel_enable:00000000 $t
  C:\Temp\cc3thgHp.s:1623   .text.adc_watchdog_single_channel_enable:00000000 adc_watchdog_single_channel_enable
  C:\Temp\cc3thgHp.s:1653   .text.adc_watchdog_single_channel_enable:0000001c $d
  C:\Temp\cc3thgHp.s:1658   .text.adc_watchdog_group_channel_enable:00000000 $t
  C:\Temp\cc3thgHp.s:1664   .text.adc_watchdog_group_channel_enable:00000000 adc_watchdog_group_channel_enable
  C:\Temp\cc3thgHp.s:1717   .text.adc_watchdog_disable:00000000 $t
  C:\Temp\cc3thgHp.s:1723   .text.adc_watchdog_disable:00000000 adc_watchdog_disable
  C:\Temp\cc3thgHp.s:1742   .text.adc_watchdog_disable:0000000c $d
  C:\Temp\cc3thgHp.s:1747   .text.adc_watchdog_threshold_config:00000000 $t
  C:\Temp\cc3thgHp.s:1753   .text.adc_watchdog_threshold_config:00000000 adc_watchdog_threshold_config
  C:\Temp\cc3thgHp.s:1779   .text.adc_oversample_mode_config:00000000 $t
  C:\Temp\cc3thgHp.s:1785   .text.adc_oversample_mode_config:00000000 adc_oversample_mode_config
  C:\Temp\cc3thgHp.s:1832   .text.adc_oversample_mode_enable:00000000 $t
  C:\Temp\cc3thgHp.s:1838   .text.adc_oversample_mode_enable:00000000 adc_oversample_mode_enable
  C:\Temp\cc3thgHp.s:1857   .text.adc_oversample_mode_disable:00000000 $t
  C:\Temp\cc3thgHp.s:1863   .text.adc_oversample_mode_disable:00000000 adc_oversample_mode_disable

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
