Actel Designer Software
Version: 10.1.3.1
Release: v10.1 SP3

Info: The design cc3000fpga.adb was last modified by software version 10.1.3.1.
Opened an existing Libero design cc3000fpga.adb.
'BA_NAME' set to 'cc3000fpga_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'C:\Users\Gnewt\Desktop\cc3000fpga\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
Wrote timing report to file: cc3000fpga_maxdelay_timing_report.txt

The Report command succeeded ( 00:00:03 )
Wrote timing report to file: cc3000fpga_mindelay_timing_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: cc3000fpga_maxdelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Wrote timing_violations report to file: cc3000fpga_mindelay_timingviolations_report.txt

The Report command succeeded ( 00:00:00 )
Design saved to file C:\Users\Gnewt\Desktop\cc3000fpga\designer\impl1\cc3000fpga.adb.

The Execute Script command succeeded ( 00:00:04 )
Design closed.

