Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 18:39:52 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.237        0.000                      0                  165        0.130        0.000                      0                  165        1.100        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
SYSCLK_P                {0.000 2.500}        5.000           200.000         
  clk_out1_glb_clk_src  {0.000 50.000}       100.000         10.000          
  clk_out2_glb_clk_src  {0.000 5.000}        10.000          100.000         
  clkfbout_glb_clk_src  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                                  1.100        0.000                       0                     1  
  clk_out1_glb_clk_src       96.553        0.000                      0                  137        0.130        0.000                      0                  137       49.500        0.000                       0                    63  
  clk_out2_glb_clk_src        7.881        0.000                      0                   14        0.196        0.000                      0                   14        4.500        0.000                       0                    16  
  clkfbout_glb_clk_src                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_glb_clk_src  clk_out2_glb_clk_src        7.237        0.000                      0                   24        0.145        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out1_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack       96.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.553ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.842ns (24.549%)  route 2.588ns (75.451%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.535    -2.486    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.398    -2.088 r  debounce_inst_send_enable/counter_reg[14]/Q
                         net (fo=2, routed)           0.821    -1.267    debounce_inst_send_enable/counter_reg_n_0_[14]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.234    -1.033 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.660    -0.373    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.105    -0.268 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          1.107     0.839    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.105     0.944 r  debounce_inst_send_enable/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     0.944    debounce_inst_send_enable/counter[13]
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.430    97.972    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[13]/C
                         clock pessimism             -0.458    97.514    
                         clock uncertainty           -0.091    97.423    
    SLICE_X158Y122       FDRE (Setup_fdre_C_D)        0.074    97.497    debounce_inst_send_enable/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         97.497    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 96.553    

Slack (MET) :             96.567ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.842ns (24.649%)  route 2.574ns (75.351%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.535    -2.486    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.398    -2.088 r  debounce_inst_send_enable/counter_reg[14]/Q
                         net (fo=2, routed)           0.821    -1.267    debounce_inst_send_enable/counter_reg_n_0_[14]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.234    -1.033 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.660    -0.373    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.105    -0.268 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          1.093     0.825    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.105     0.930 r  debounce_inst_send_enable/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     0.930    debounce_inst_send_enable/counter[12]
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.430    97.972    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[12]/C
                         clock pessimism             -0.458    97.514    
                         clock uncertainty           -0.091    97.423    
    SLICE_X158Y122       FDRE (Setup_fdre_C_D)        0.074    97.497    debounce_inst_send_enable/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         97.497    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 96.567    

Slack (MET) :             96.568ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.447ns  (logic 0.859ns (24.921%)  route 2.588ns (75.079%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.535    -2.486    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.398    -2.088 r  debounce_inst_send_enable/counter_reg[14]/Q
                         net (fo=2, routed)           0.821    -1.267    debounce_inst_send_enable/counter_reg_n_0_[14]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.234    -1.033 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.660    -0.373    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.105    -0.268 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          1.107     0.839    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.122     0.961 r  debounce_inst_send_enable/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     0.961    debounce_inst_send_enable/counter[14]
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.430    97.972    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
                         clock pessimism             -0.458    97.514    
                         clock uncertainty           -0.091    97.423    
    SLICE_X158Y122       FDRE (Setup_fdre_C_D)        0.106    97.529    debounce_inst_send_enable/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         97.529    
                         arrival time                          -0.961    
  -------------------------------------------------------------------
                         slack                                 96.568    

Slack (MET) :             96.585ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.430ns  (logic 0.856ns (24.957%)  route 2.574ns (75.043%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.535    -2.486    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.398    -2.088 r  debounce_inst_send_enable/counter_reg[14]/Q
                         net (fo=2, routed)           0.821    -1.267    debounce_inst_send_enable/counter_reg_n_0_[14]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.234    -1.033 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.660    -0.373    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.105    -0.268 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          1.093     0.825    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.119     0.944 r  debounce_inst_send_enable/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     0.944    debounce_inst_send_enable/counter[16]
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.430    97.972    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[16]/C
                         clock pessimism             -0.458    97.514    
                         clock uncertainty           -0.091    97.423    
    SLICE_X158Y122       FDRE (Setup_fdre_C_D)        0.106    97.529    debounce_inst_send_enable/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         97.529    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 96.585    

Slack (MET) :             96.744ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.241ns  (logic 0.842ns (25.976%)  route 2.399ns (74.024%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.535    -2.486    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.398    -2.088 r  debounce_inst_send_enable/counter_reg[14]/Q
                         net (fo=2, routed)           0.821    -1.267    debounce_inst_send_enable/counter_reg_n_0_[14]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.234    -1.033 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.660    -0.373    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.105    -0.268 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.919     0.651    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.105     0.756 r  debounce_inst_send_enable/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.756    debounce_inst_send_enable/counter[11]
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.430    97.972    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[11]/C
                         clock pessimism             -0.458    97.514    
                         clock uncertainty           -0.091    97.423    
    SLICE_X158Y122       FDRE (Setup_fdre_C_D)        0.076    97.499    debounce_inst_send_enable/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         97.499    
                         arrival time                          -0.756    
  -------------------------------------------------------------------
                         slack                                 96.744    

Slack (MET) :             96.763ns  (required time - arrival time)
  Source:                 debounce_inst_send_enable/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            debounce_inst_send_enable/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.853ns (26.226%)  route 2.399ns (73.774%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.028ns = ( 97.972 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.535    -2.486    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y122       FDRE (Prop_fdre_C_Q)         0.398    -2.088 r  debounce_inst_send_enable/counter_reg[14]/Q
                         net (fo=2, routed)           0.821    -1.267    debounce_inst_send_enable/counter_reg_n_0_[14]
    SLICE_X158Y121       LUT6 (Prop_lut6_I3_O)        0.234    -1.033 r  debounce_inst_send_enable/counter[17]_i_5/O
                         net (fo=1, routed)           0.660    -0.373    debounce_inst_send_enable/counter[17]_i_5_n_0
    SLICE_X157Y120       LUT4 (Prop_lut4_I1_O)        0.105    -0.268 r  debounce_inst_send_enable/counter[17]_i_3/O
                         net (fo=20, routed)          0.919     0.651    debounce_inst_send_enable/counter[17]_i_3_n_0
    SLICE_X158Y122       LUT2 (Prop_lut2_I1_O)        0.116     0.767 r  debounce_inst_send_enable/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     0.767    debounce_inst_send_enable/counter[15]
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.430    97.972    debounce_inst_send_enable/CLK
    SLICE_X158Y122       FDRE                                         r  debounce_inst_send_enable/counter_reg[15]/C
                         clock pessimism             -0.458    97.514    
                         clock uncertainty           -0.091    97.423    
    SLICE_X158Y122       FDRE (Setup_fdre_C_D)        0.106    97.529    debounce_inst_send_enable/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         97.529    
                         arrival time                          -0.767    
  -------------------------------------------------------------------
                         slack                                 96.763    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.694ns (23.648%)  route 2.241ns (76.352%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.532    -2.489    data_gen_inst/CLK
    SLICE_X159Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.110 f  data_gen_inst/counter_reg_reg[3]/Q
                         net (fo=4, routed)           0.722    -1.388    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]_0[3]
    SLICE_X160Y125       LUT6 (Prop_lut6_I2_O)        0.105    -1.283 r  data_gen_inst/PRBS_GENERATE/counter_reg[10]_i_3/O
                         net (fo=4, routed)           0.555    -0.728    data_gen_inst/PRBS_GENERATE/counter_reg_reg[7]
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.105    -0.623 r  data_gen_inst/PRBS_GENERATE/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=3, routed)           0.559    -0.064    data_gen_inst/PRBS_GENERATE/counter_reg_reg[4]
    SLICE_X158Y125       LUT3 (Prop_lut3_I0_O)        0.105     0.041 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.405     0.446    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X157Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.694ns (23.648%)  route 2.241ns (76.352%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.532    -2.489    data_gen_inst/CLK
    SLICE_X159Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.110 f  data_gen_inst/counter_reg_reg[3]/Q
                         net (fo=4, routed)           0.722    -1.388    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]_0[3]
    SLICE_X160Y125       LUT6 (Prop_lut6_I2_O)        0.105    -1.283 r  data_gen_inst/PRBS_GENERATE/counter_reg[10]_i_3/O
                         net (fo=4, routed)           0.555    -0.728    data_gen_inst/PRBS_GENERATE/counter_reg_reg[7]
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.105    -0.623 r  data_gen_inst/PRBS_GENERATE/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=3, routed)           0.559    -0.064    data_gen_inst/PRBS_GENERATE/counter_reg_reg[4]
    SLICE_X158Y125       LUT3 (Prop_lut3_I0_O)        0.105     0.041 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.405     0.446    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X157Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.694ns (23.648%)  route 2.241ns (76.352%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.532    -2.489    data_gen_inst/CLK
    SLICE_X159Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.110 f  data_gen_inst/counter_reg_reg[3]/Q
                         net (fo=4, routed)           0.722    -1.388    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]_0[3]
    SLICE_X160Y125       LUT6 (Prop_lut6_I2_O)        0.105    -1.283 r  data_gen_inst/PRBS_GENERATE/counter_reg[10]_i_3/O
                         net (fo=4, routed)           0.555    -0.728    data_gen_inst/PRBS_GENERATE/counter_reg_reg[7]
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.105    -0.623 r  data_gen_inst/PRBS_GENERATE/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=3, routed)           0.559    -0.064    data_gen_inst/PRBS_GENERATE/counter_reg_reg[4]
    SLICE_X158Y125       LUT3 (Prop_lut3_I0_O)        0.105     0.041 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.405     0.446    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X157Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 96.767    

Slack (MET) :             96.767ns  (required time - arrival time)
  Source:                 data_gen_inst/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_glb_clk_src rise@100.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.935ns  (logic 0.694ns (23.648%)  route 2.241ns (76.352%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 97.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.532    -2.489    data_gen_inst/CLK
    SLICE_X159Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y125       FDRE (Prop_fdre_C_Q)         0.379    -2.110 f  data_gen_inst/counter_reg_reg[3]/Q
                         net (fo=4, routed)           0.722    -1.388    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]_0[3]
    SLICE_X160Y125       LUT6 (Prop_lut6_I2_O)        0.105    -1.283 r  data_gen_inst/PRBS_GENERATE/counter_reg[10]_i_3/O
                         net (fo=4, routed)           0.555    -0.728    data_gen_inst/PRBS_GENERATE/counter_reg_reg[7]
    SLICE_X161Y125       LUT6 (Prop_lut6_I5_O)        0.105    -0.623 r  data_gen_inst/PRBS_GENERATE/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=3, routed)           0.559    -0.064    data_gen_inst/PRBS_GENERATE/counter_reg_reg[4]
    SLICE_X158Y125       LUT3 (Prop_lut3_I0_O)        0.105     0.041 r  data_gen_inst/PRBS_GENERATE/prbs_reg[1]_i_2/O
                         net (fo=19, routed)          0.405     0.446    data_gen_inst/PRBS_GENERATE/prbs_send_enable
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                    100.000   100.000 r  
    R3                                                0.000   100.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000   100.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850   100.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019   101.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.853    95.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.449    96.465    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    96.542 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.427    97.969    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]/C
                         clock pessimism             -0.497    97.472    
                         clock uncertainty           -0.091    97.381    
    SLICE_X157Y124       FDSE (Setup_fdse_C_CE)      -0.168    97.213    data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[8]
  -------------------------------------------------------------------
                         required time                         97.213    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                 96.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.636    -0.469    reset_inst/syn_block_0/clk
    SLICE_X160Y126       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  reset_inst/syn_block_0/data_sync_reg0/Q
                         net (fo=1, routed)           0.064    -0.264    reset_inst/syn_block_0/data_sync0
    SLICE_X160Y126       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.906    -0.397    reset_inst/syn_block_0/clk
    SLICE_X160Y126       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y126       FDRE (Hold_fdre_C_D)         0.075    -0.394    reset_inst/syn_block_0/data_sync_reg1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.689%)  route 0.089ns (32.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X161Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  data_gen_inst/counter_reg_reg[4]/Q
                         net (fo=8, routed)           0.089    -0.240    data_gen_inst/counter_reg[4]
    SLICE_X160Y125       LUT6 (Prop_lut6_I0_O)        0.045    -0.195 r  data_gen_inst/counter_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.195    data_gen_inst/counter_reg[5]_i_1_n_0
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.905    -0.398    data_gen_inst/CLK
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X160Y125       FDRE (Hold_fdre_C_D)         0.091    -0.366    data_gen_inst/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 reset_inst/dcm_locked_sync_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.227ns (79.523%)  route 0.058ns (20.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.636    -0.469    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/dcm_locked_sync_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.128    -0.341 f  reset_inst/dcm_locked_sync_pre_reg/Q
                         net (fo=1, routed)           0.058    -0.282    reset_inst/dcm_locked_sync_pre
    SLICE_X160Y123       LUT2 (Prop_lut2_I1_O)        0.099    -0.183 r  reset_inst/reset_sync_i_1/O
                         net (fo=1, routed)           0.000    -0.183    reset_inst/reset_sync_i_1_n_0
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.906    -0.397    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y123       FDRE (Hold_fdre_C_D)         0.091    -0.378    reset_inst/reset_sync_reg
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.186ns (59.083%)  route 0.129ns (40.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  data_gen_inst/counter_reg_reg[5]/Q
                         net (fo=8, routed)           0.129    -0.200    data_gen_inst/counter_reg[5]
    SLICE_X161Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.155 r  data_gen_inst/counter_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    data_gen_inst/counter_reg[7]_i_1_n_0
    SLICE_X161Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.905    -0.398    data_gen_inst/CLK
    SLICE_X161Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[7]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X161Y125       FDRE (Hold_fdre_C_D)         0.092    -0.365    data_gen_inst/counter_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.271%)  route 0.128ns (40.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  data_gen_inst/counter_reg_reg[5]/Q
                         net (fo=8, routed)           0.128    -0.201    data_gen_inst/counter_reg[5]
    SLICE_X161Y125       LUT6 (Prop_lut6_I4_O)        0.045    -0.156 r  data_gen_inst/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    data_gen_inst/counter_reg[6]_i_1_n_0
    SLICE_X161Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.905    -0.398    data_gen_inst/CLK
    SLICE_X161Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[6]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X161Y125       FDRE (Hold_fdre_C_D)         0.091    -0.366    data_gen_inst/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.580%)  route 0.168ns (47.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  data_gen_inst/counter_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.161    data_gen_inst/counter_reg[5]
    SLICE_X162Y125       LUT6 (Prop_lut6_I1_O)        0.045    -0.116 r  data_gen_inst/counter_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.116    data_gen_inst/counter_reg[10]_i_2_n_0
    SLICE_X162Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.905    -0.398    data_gen_inst/CLK
    SLICE_X162Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[10]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X162Y125       FDRE (Hold_fdre_C_D)         0.121    -0.336    data_gen_inst/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.580%)  route 0.168ns (47.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  data_gen_inst/counter_reg_reg[5]/Q
                         net (fo=8, routed)           0.168    -0.161    data_gen_inst/counter_reg[5]
    SLICE_X162Y125       LUT6 (Prop_lut6_I3_O)        0.045    -0.116 r  data_gen_inst/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.116    data_gen_inst/counter_reg[9]_i_1_n_0
    SLICE_X162Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.905    -0.398    data_gen_inst/CLK
    SLICE_X162Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[9]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X162Y125       FDRE (Hold_fdre_C_D)         0.121    -0.336    data_gen_inst/counter_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.232ns (70.737%)  route 0.096ns (29.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDSE (Prop_fdse_C_Q)         0.128    -0.343 r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[7]/Q
                         net (fo=4, routed)           0.096    -0.247    data_gen_inst/PRBS_GENERATE/p_0_in1_in[1]
    SLICE_X157Y124       LUT3 (Prop_lut3_I2_O)        0.104    -0.143 r  data_gen_inst/PRBS_GENERATE/prbs_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.143    data_gen_inst/PRBS_GENERATE/p_36_in
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.904    -0.399    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X157Y124       FDSE (Hold_fdse_C_D)         0.107    -0.364    data_gen_inst/PRBS_GENERATE/prbs_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 data_gen_inst/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            data_gen_inst/counter_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.284%)  route 0.170ns (47.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X160Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  data_gen_inst/counter_reg_reg[5]/Q
                         net (fo=8, routed)           0.170    -0.159    data_gen_inst/counter_reg[5]
    SLICE_X162Y125       LUT6 (Prop_lut6_I3_O)        0.045    -0.114 r  data_gen_inst/counter_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.114    data_gen_inst/counter_reg[8]_i_1_n_0
    SLICE_X162Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.905    -0.398    data_gen_inst/CLK
    SLICE_X162Y125       FDRE                                         r  data_gen_inst/counter_reg_reg[8]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X162Y125       FDRE (Hold_fdre_C_D)         0.120    -0.337    data_gen_inst/counter_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 reset_inst/syn_block_0/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reset_inst/syn_block_0/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.636    -0.469    reset_inst/syn_block_0/clk
    SLICE_X160Y126       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.341 r  reset_inst/syn_block_0/data_sync_reg1/Q
                         net (fo=1, routed)           0.116    -0.225    reset_inst/syn_block_0/data_sync1
    SLICE_X160Y126       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.906    -0.397    reset_inst/syn_block_0/clk
    SLICE_X160Y126       FDRE                                         r  reset_inst/syn_block_0/data_sync_reg2/C
                         clock pessimism             -0.072    -0.469    
    SLICE_X160Y126       FDRE (Hold_fdre_C_D)         0.017    -0.452    reset_inst/syn_block_0/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_glb_clk_src
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         100.000     98.408     BUFGCTRL_X0Y0   glb_clk_src_inst/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X158Y126  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         100.000     99.000     SLICE_X158Y126  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y125  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X157Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X157Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
Min Period        n/a     FDSE/C             n/a            1.000         100.000     99.000     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y121  debounce_inst_send_enable/counter_on_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y119  debounce_inst_send_enable/counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y121  debounce_inst_send_enable/key_rst_pre_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y126  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         50.000      49.500     SLICE_X158Y126  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y125  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X157Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X157Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X158Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[6]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         50.000      49.500     SLICE_X157Y124  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        7.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.881ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.048ns  (logic 0.938ns (45.805%)  route 1.110ns (54.195%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 f  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 f  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.567    -0.726    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y124       LUT4 (Prop_lut4_I2_O)        0.286    -0.440 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    para_to_serial_inst/D[0]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X160Y124       FDRE (Setup_fdre_C_D)        0.032     7.442    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                           0.440    
  -------------------------------------------------------------------
                         slack                                  7.881    

Slack (MET) :             7.887ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.043ns  (logic 0.938ns (45.907%)  route 1.105ns (54.093%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.563    -0.730    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.444 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.444    para_to_serial_inst/D[1]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X160Y124       FDRE (Setup_fdre_C_D)        0.033     7.443    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.443    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  7.887    

Slack (MET) :             7.910ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.019ns  (logic 0.938ns (46.450%)  route 1.081ns (53.550%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.539    -0.754    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.468 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.468    para_to_serial_inst/D[3]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X160Y124       FDRE (Setup_fdre_C_D)        0.032     7.442    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.442    
                         arrival time                           0.468    
  -------------------------------------------------------------------
                         slack                                  7.910    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.012ns  (logic 0.938ns (46.622%)  route 1.074ns (53.378%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.532    -0.762    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.476 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    para_to_serial_inst/D[2]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism             -0.497     7.473    
                         clock uncertainty           -0.064     7.410    
    SLICE_X160Y124       FDRE (Setup_fdre_C_D)        0.030     7.440    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.930ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.938ns (46.639%)  route 1.073ns (53.361%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.531    -0.762    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.476 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.476    para_to_serial_inst/D[4]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.482     7.487    
                         clock uncertainty           -0.064     7.424    
    SLICE_X159Y124       FDRE (Setup_fdre_C_D)        0.030     7.454    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.454    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             8.021ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.938ns (48.798%)  route 0.984ns (51.202%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.442    -0.851    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.565 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    para_to_serial_inst/D[5]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.482     7.487    
                         clock uncertainty           -0.064     7.424    
    SLICE_X159Y124       FDRE (Setup_fdre_C_D)        0.032     7.456    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                           0.565    
  -------------------------------------------------------------------
                         slack                                  8.021    

Slack (MET) :             8.125ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.883ns  (logic 0.938ns (49.806%)  route 0.945ns (50.194%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.403    -0.890    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X158Y123       LUT5 (Prop_lut5_I4_O)        0.286    -0.604 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.604    para_to_serial_inst/D[6]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.458     7.512    
                         clock uncertainty           -0.064     7.449    
    SLICE_X158Y123       FDRE (Setup_fdre_C_D)        0.072     7.521    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          7.521    
                         arrival time                           0.604    
  -------------------------------------------------------------------
                         slack                                  8.125    

Slack (MET) :             8.133ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.938ns (49.912%)  route 0.941ns (50.088%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.458ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.399    -0.894    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X158Y123       LUT5 (Prop_lut5_I4_O)        0.286    -0.608 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.608    para_to_serial_inst/D[7]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.458     7.512    
                         clock uncertainty           -0.064     7.449    
    SLICE_X158Y123       FDRE (Setup_fdre_C_D)        0.076     7.525    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          7.525    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  8.133    

Slack (MET) :             8.162ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.938ns (52.640%)  route 0.844ns (47.360%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.302    -0.992    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.706 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.706    para_to_serial_inst/D[9]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.482     7.487    
                         clock uncertainty           -0.064     7.424    
    SLICE_X159Y124       FDRE (Setup_fdre_C_D)        0.033     7.457    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                           0.706    
  -------------------------------------------------------------------
                         slack                                  8.162    

Slack (MET) :             8.165ns  (required time - arrival time)
  Source:                 para_to_serial_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.938ns (52.758%)  route 0.840ns (47.242%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.482ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.533    -2.488    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  para_to_serial_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.542    -1.547    para_to_serial_inst/counter[2]
    SLICE_X158Y123       LUT4 (Prop_lut4_I3_O)        0.254    -1.293 r  para_to_serial_inst/para_reg[9]_i_2/O
                         net (fo=10, routed)          0.298    -0.996    data_gen_inst/PRBS_GENERATE/para_reg_reg[0]
    SLICE_X159Y124       LUT5 (Prop_lut5_I4_O)        0.286    -0.710 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.710    para_to_serial_inst/D[8]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.482     7.487    
                         clock uncertainty           -0.064     7.424    
    SLICE_X159Y124       FDRE (Setup_fdre_C_D)        0.032     7.456    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          7.456    
                         arrival time                           0.710    
  -------------------------------------------------------------------
                         slack                                  8.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.190ns (55.963%)  route 0.150ns (44.037%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.150    -0.179    para_to_serial_inst/counter[0]
    SLICE_X158Y123       LUT3 (Prop_lut3_I1_O)        0.049    -0.130 r  para_to_serial_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.130    para_to_serial_inst/counter[2]_i_1__0_n_0
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.131    -0.326    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.438%)  route 0.150ns (44.562%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.150    -0.179    para_to_serial_inst/counter[0]
    SLICE_X158Y123       LUT4 (Prop_lut4_I1_O)        0.045    -0.134 r  para_to_serial_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.134    para_to_serial_inst/counter[1]_i_1__0_n_0
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.121    -0.336    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y123       FDRE (Prop_fdre_C_Q)         0.164    -0.306 r  para_to_serial_inst/para_reg_reg[6]/Q
                         net (fo=1, routed)           0.162    -0.143    data_gen_inst/PRBS_GENERATE/Q[6]
    SLICE_X158Y123       LUT5 (Prop_lut5_I0_O)        0.045    -0.098 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    para_to_serial_inst/D[7]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.121    -0.349    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.157%)  route 0.157ns (45.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.634    -0.471    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  para_to_serial_inst/para_reg_reg[4]/Q
                         net (fo=1, routed)           0.157    -0.172    data_gen_inst/PRBS_GENERATE/Q[4]
    SLICE_X159Y124       LUT5 (Prop_lut5_I1_O)        0.045    -0.127 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    para_to_serial_inst/D[5]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.092    -0.379    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.619%)  route 0.161ns (46.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[2]/Q
                         net (fo=1, routed)           0.161    -0.168    data_gen_inst/PRBS_GENERATE/Q[2]
    SLICE_X160Y124       LUT5 (Prop_lut5_I0_O)        0.045    -0.123 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    para_to_serial_inst/D[3]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.659%)  route 0.196ns (51.341%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[3]/Q
                         net (fo=1, routed)           0.196    -0.132    data_gen_inst/PRBS_GENERATE/Q[3]
    SLICE_X159Y124       LUT5 (Prop_lut5_I1_O)        0.045    -0.087 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.087    para_to_serial_inst/D[4]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.036    -0.435    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.091    -0.344    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 para_to_serial_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y123       FDRE (Prop_fdre_C_Q)         0.141    -0.329 f  para_to_serial_inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.167    -0.162    para_to_serial_inst/counter[0]
    SLICE_X157Y123       LUT1 (Prop_lut1_I0_O)        0.045    -0.117 r  para_to_serial_inst/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.117    para_to_serial_inst/counter[0]_i_1__0_n_0
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X157Y123       FDRE (Hold_fdre_C_D)         0.091    -0.379    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.875%)  route 0.219ns (54.125%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.634    -0.471    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  para_to_serial_inst/para_reg_reg[8]/Q
                         net (fo=1, routed)           0.219    -0.110    data_gen_inst/PRBS_GENERATE/Q[8]
    SLICE_X159Y124       LUT5 (Prop_lut5_I1_O)        0.045    -0.065 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    para_to_serial_inst/D[9]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.072    -0.471    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.092    -0.379    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.567%)  route 0.222ns (54.433%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    0.072ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.635    -0.470    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.329 r  para_to_serial_inst/para_reg_reg[0]/Q
                         net (fo=1, routed)           0.222    -0.107    data_gen_inst/PRBS_GENERATE/Q[0]
    SLICE_X160Y124       LUT5 (Prop_lut5_I1_O)        0.045    -0.062 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.062    para_to_serial_inst/D[1]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism             -0.072    -0.470    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.092    -0.378    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 para_to_serial_inst/para_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out2_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.297%)  route 0.276ns (59.703%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    0.059ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.634    -0.471    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y124       FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  para_to_serial_inst/para_reg_reg[5]/Q
                         net (fo=1, routed)           0.276    -0.054    data_gen_inst/PRBS_GENERATE/Q[5]
    SLICE_X158Y123       LUT5 (Prop_lut5_I0_O)        0.045    -0.009 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    para_to_serial_inst/D[6]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.059    -0.457    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.120    -0.337    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_glb_clk_src
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1   glb_clk_src_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X157Y123  para_to_serial_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y123  para_to_serial_inst/counter_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X158Y123  para_to_serial_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X159Y123  para_to_serial_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[3]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y123  para_to_serial_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y123  para_to_serial_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y123  para_to_serial_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y124  para_to_serial_inst/para_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y124  para_to_serial_inst/para_reg_reg[5]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X157Y123  para_to_serial_inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y123  para_to_serial_inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X158Y123  para_to_serial_inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y123  para_to_serial_inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X160Y124  para_to_serial_inst/para_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y124  para_to_serial_inst/para_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X159Y124  para_to_serial_inst/para_reg_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_glb_clk_src
  To Clock:  clkfbout_glb_clk_src

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_glb_clk_src
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y2   glb_clk_src_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2  glb_clk_src_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_glb_clk_src
  To Clock:  clk_out2_glb_clk_src

Setup :            0  Failing Endpoints,  Worst Slack        7.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.237ns  (required time - arrival time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 0.630ns (26.215%)  route 1.773ns (73.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.488ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.533    -2.488    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.398    -2.090 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          1.773    -0.316    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X159Y124       LUT5 (Prop_lut5_I3_O)        0.232    -0.084 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.084    para_to_serial_inst/D[9]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism             -0.639     7.330    
                         clock uncertainty           -0.211     7.119    
    SLICE_X159Y124       FDRE (Setup_fdre_C_D)        0.033     7.152    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  7.237    

Slack (MET) :             7.475ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.780ns  (logic 0.379ns (21.295%)  route 1.401ns (78.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.401    -0.707    para_to_serial_inst/SR[0]
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X157Y123       FDRE                                         r  para_to_serial_inst/counter_reg[0]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X157Y123       FDRE (Setup_fdre_C_R)       -0.352     6.768    para_to_serial_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          6.768    
                         arrival time                           0.707    
  -------------------------------------------------------------------
                         slack                                  7.475    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.379ns (23.115%)  route 1.261ns (76.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.261    -0.847    para_to_serial_inst/SR[0]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[1]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X158Y123       FDRE (Setup_fdre_C_R)       -0.423     6.697    para_to_serial_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.379ns (23.115%)  route 1.261ns (76.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.261    -0.847    para_to_serial_inst/SR[0]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/counter_reg[2]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X158Y123       FDRE (Setup_fdre_C_R)       -0.423     6.697    para_to_serial_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.379ns (23.115%)  route 1.261ns (76.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.261    -0.847    para_to_serial_inst/SR[0]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X158Y123       FDRE (Setup_fdre_C_R)       -0.423     6.697    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.379ns (23.115%)  route 1.261ns (76.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.261    -0.847    para_to_serial_inst/SR[0]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X158Y123       FDRE (Setup_fdre_C_R)       -0.423     6.697    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          6.697    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.572ns  (required time - arrival time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.484ns (23.400%)  route 1.584ns (76.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.030ns = ( 7.970 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.489ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.532    -2.489    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X157Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y124       FDSE (Prop_fdse_C_Q)         0.379    -2.110 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[3]/Q
                         net (fo=1, routed)           1.584    -0.525    data_gen_inst/PRBS_GENERATE/DATA_OUT[3]
    SLICE_X160Y124       LUT5 (Prop_lut5_I1_O)        0.105    -0.420 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.420    para_to_serial_inst/D[3]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.428     7.970    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism             -0.639     7.331    
                         clock uncertainty           -0.211     7.120    
    SLICE_X160Y124       FDRE (Setup_fdre_C_D)        0.032     7.152    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.152    
                         arrival time                           0.420    
  -------------------------------------------------------------------
                         slack                                  7.572    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.379ns (22.822%)  route 1.282ns (77.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.282    -0.826    para_to_serial_inst/SR[0]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism             -0.639     7.330    
                         clock uncertainty           -0.211     7.119    
    SLICE_X159Y124       FDRE (Setup_fdre_C_R)       -0.352     6.767    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.379ns (22.822%)  route 1.282ns (77.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.282    -0.826    para_to_serial_inst/SR[0]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism             -0.639     7.330    
                         clock uncertainty           -0.211     7.119    
    SLICE_X159Y124       FDRE (Setup_fdre_C_R)       -0.352     6.767    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  7.593    

Slack (MET) :             7.593ns  (required time - arrival time)
  Source:                 reset_inst/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_glb_clk_src rise@10.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.379ns (22.822%)  route 1.282ns (77.178%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.031ns = ( 7.969 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.487ns
    Clock Pessimism Removal (CPR):    -0.639ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.080     1.970    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.594    -5.623 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.522    -4.101    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -4.020 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          1.534    -2.487    reset_inst/clk_out1
    SLICE_X160Y123       FDRE                                         r  reset_inst/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y123       FDRE (Prop_fdre_C_Q)         0.379    -2.108 r  reset_inst/reset_sync_reg/Q
                         net (fo=27, routed)          1.282    -0.826    para_to_serial_inst/SR[0]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                     10.000    10.000 r  
    R3                                                0.000    10.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000    10.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850    10.850 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.019    11.869    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.853     5.016 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.449     6.465    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     6.542 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          1.427     7.969    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism             -0.639     7.330    
                         clock uncertainty           -0.211     7.119    
    SLICE_X159Y124       FDRE (Setup_fdre_C_R)       -0.352     6.767    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          6.767    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  7.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.209ns (27.157%)  route 0.561ns (72.843%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y125       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y125       FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[9]/Q
                         net (fo=1, routed)           0.561     0.254    data_gen_inst/PRBS_GENERATE/DATA_OUT[9]
    SLICE_X159Y124       LUT5 (Prop_lut5_I2_O)        0.045     0.299 r  data_gen_inst/PRBS_GENERATE/para_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.299    para_to_serial_inst/D[9]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[9]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.092     0.154    para_to_serial_inst/para_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.299    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.209ns (25.730%)  route 0.603ns (74.270%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.306 f  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          0.603     0.298    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X158Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.343 r  data_gen_inst/PRBS_GENERATE/para_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.343    para_to_serial_inst/D[7]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[7]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.121     0.184    para_to_serial_inst/para_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.343    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.209ns (26.204%)  route 0.589ns (73.796%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y124       FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[4]/Q
                         net (fo=1, routed)           0.589     0.282    data_gen_inst/PRBS_GENERATE/DATA_OUT[4]
    SLICE_X159Y124       LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  data_gen_inst/PRBS_GENERATE/para_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.327    para_to_serial_inst/D[4]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[4]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.091     0.153    para_to_serial_inst/para_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.327    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.246ns (30.309%)  route 0.566ns (69.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          0.566     0.244    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT4 (Prop_lut4_I1_O)        0.098     0.342 r  data_gen_inst/PRBS_GENERATE/para_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    para_to_serial_inst/D[0]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[0]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.092     0.155    para_to_serial_inst/para_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.246ns (30.295%)  route 0.566ns (69.705%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          0.566     0.244    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.098     0.342 r  data_gen_inst/PRBS_GENERATE/para_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.342    para_to_serial_inst/D[3]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[3]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.092     0.155    para_to_serial_inst/para_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.246ns (30.301%)  route 0.566ns (69.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          0.566     0.244    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.098     0.342 r  data_gen_inst/PRBS_GENERATE/para_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.342    para_to_serial_inst/D[2]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[2]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.091     0.154    para_to_serial_inst/para_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.342    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.815ns  (logic 0.246ns (30.173%)  route 0.569ns (69.827%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          0.569     0.248    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X160Y124       LUT5 (Prop_lut5_I3_O)        0.098     0.346 r  data_gen_inst/PRBS_GENERATE/para_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.346    para_to_serial_inst/D[1]
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X160Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[1]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X160Y124       FDRE (Hold_fdre_C_D)         0.092     0.155    para_to_serial_inst/para_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.830ns  (logic 0.246ns (29.626%)  route 0.584ns (70.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.322 r  data_gen_inst/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=15, routed)          0.584     0.263    data_gen_inst/PRBS_GENERATE/state_reg[1]
    SLICE_X159Y124       LUT5 (Prop_lut5_I3_O)        0.098     0.361 r  data_gen_inst/PRBS_GENERATE/para_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.361    para_to_serial_inst/D[8]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[8]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.092     0.154    para_to_serial_inst/para_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 data_gen_inst/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.209ns (23.635%)  route 0.675ns (76.365%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.398ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.635    -0.470    data_gen_inst/CLK
    SLICE_X158Y126       FDRE                                         r  data_gen_inst/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.306 f  data_gen_inst/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=15, routed)          0.675     0.370    data_gen_inst/PRBS_GENERATE/state_reg[0]
    SLICE_X158Y123       LUT5 (Prop_lut5_I2_O)        0.045     0.415 r  data_gen_inst/PRBS_GENERATE/para_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.415    para_to_serial_inst/D[6]
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.905    -0.398    para_to_serial_inst/CLK
    SLICE_X158Y123       FDRE                                         r  para_to_serial_inst/para_reg_reg[6]/C
                         clock pessimism              0.250    -0.148    
                         clock uncertainty            0.211     0.063    
    SLICE_X158Y123       FDRE (Hold_fdre_C_D)         0.120     0.183    para_to_serial_inst/para_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_glb_clk_src  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            para_to_serial_inst/para_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_glb_clk_src  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_glb_clk_src
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_glb_clk_src rise@0.000ns - clk_out1_glb_clk_src rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.209ns (24.056%)  route 0.660ns (75.944%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.399ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.503    -1.676 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.130    glb_clk_src_inst/inst/clk_out1_glb_clk_src
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.104 r  glb_clk_src_inst/inst/clkout1_buf/O
                         net (fo=61, routed)          0.634    -0.471    data_gen_inst/PRBS_GENERATE/CLK
    SLICE_X158Y124       FDSE                                         r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y124       FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  data_gen_inst/PRBS_GENERATE/DATA_OUT_reg[5]/Q
                         net (fo=1, routed)           0.660     0.353    data_gen_inst/PRBS_GENERATE/DATA_OUT[5]
    SLICE_X159Y124       LUT5 (Prop_lut5_I2_O)        0.045     0.398 r  data_gen_inst/PRBS_GENERATE/para_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.398    para_to_serial_inst/D[5]
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_glb_clk_src rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    glb_clk_src_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  glb_clk_src_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.902    glb_clk_src_inst/inst/clk_in1_glb_clk_src
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.828    -1.926 r  glb_clk_src_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595    -1.331    glb_clk_src_inst/inst/clk_out2_glb_clk_src
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.302 r  glb_clk_src_inst/inst/clkout2_buf/O
                         net (fo=14, routed)          0.904    -0.399    para_to_serial_inst/CLK
    SLICE_X159Y124       FDRE                                         r  para_to_serial_inst/para_reg_reg[5]/C
                         clock pessimism              0.250    -0.149    
                         clock uncertainty            0.211     0.062    
    SLICE_X159Y124       FDRE (Hold_fdre_C_D)         0.092     0.154    para_to_serial_inst/para_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.398    
  -------------------------------------------------------------------
                         slack                                  0.244    





