library verilog;
use verilog.vl_types.all;
entity scrambler is
    port(
        in_data         : in     vl_logic;
        Clk             : in     vl_logic;
        scrambler_seed  : in     vl_logic_vector(6 downto 0);
        reset           : in     vl_logic;
        en              : in     vl_logic;
        out_data        : out    vl_logic
    );
end scrambler;
