
*** Running vivado
    with args -log servus.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source servus.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Sep 27 17:52:06 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source servus.tcl -notrace
Command: synth_design -top servus -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 437488
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2768.004 ; gain = 303.777 ; free physical = 25922 ; free virtual = 35147
---------------------------------------------------------------------------------
WARNING: [Synth 8-6901] identifier 'f' is used before its declaration [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_mux.v:64]
INFO: [Synth 8-6157] synthesizing module 'servus' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus.v:2]
	Parameter memsize bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:73658]
INFO: [Synth 8-6157] synthesizing module 'servus_clock_gen' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'MMCME4_ADV' [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82781]
	Parameter CLKFBOUT_MULT_F bound to: 48.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 75.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME4_ADV' (0#1) [/home/jwoolston/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:82781]
WARNING: [Synth 8-7071] port 'CDDCDONE' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'CLKFBSTOPPED' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'CLKINSTOPPED' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DO' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DRDY' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSDONE' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'CDDCREQ' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DADDR' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DCLK' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DEN' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DI' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'DWE' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSCLK' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSEN' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7071] port 'PSINCDEC' of module 'MMCME4_ADV' is unconnected for instance 'mmcm' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
WARNING: [Synth 8-7023] instance 'mmcm' of module 'MMCME4_ADV' has 35 connections declared, but only 20 given [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:17]
INFO: [Synth 8-6155] done synthesizing module 'servus_clock_gen' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus_clock_gen.v:2]
INFO: [Synth 8-6157] synthesizing module 'servant' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant.v:2]
	Parameter memfile bound to: zephyr_hello.hex - type: string 
	Parameter memsize bound to: 8192 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'servant_mux' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_mux.v:7]
INFO: [Synth 8-6155] done synthesizing module 'servant_mux' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_mux.v:7]
INFO: [Synth 8-6157] synthesizing module 'servant_ram' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:2]
	Parameter depth bound to: 8192 - type: integer 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter memfile bound to: zephyr_hello.hex - type: string 
INFO: [Synth 8-251] Preloading  from zephyr_hello.hex [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:42]
INFO: [Synth 8-3876] $readmem data file 'zephyr_hello.hex' is read successfully [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'servant_ram' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_ram.v:2]
INFO: [Synth 8-6157] synthesizing module 'servant_timer' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_timer.v:2]
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
INFO: [Synth 8-6155] done synthesizing module 'servant_timer' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_timer.v:2]
INFO: [Synth 8-6157] synthesizing module 'servant_gpio' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_gpio.v:1]
INFO: [Synth 8-6155] done synthesizing module 'servant_gpio' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant_gpio.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram.v:1]
	Parameter width bound to: 2 - type: integer 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram.v:1]
INFO: [Synth 8-6157] synthesizing module 'servile' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile.v:9]
	Parameter rf_width bound to: 2 - type: integer 
	Parameter sim bound to: 1'b0 
	Parameter with_c bound to: 1'b0 
	Parameter with_csr bound to: 1'b1 
	Parameter with_mdu bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'servile_mux' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_mux.v:8]
	Parameter sim bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'servile_mux' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_mux.v:8]
INFO: [Synth 8-6157] synthesizing module 'servile_arbiter' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_arbiter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'servile_arbiter' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile_arbiter.v:9]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_ram_if' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram_if.v:2]
	Parameter width bound to: 2 - type: integer 
	Parameter reset_strategy bound to: MINI - type: string 
	Parameter csr_regs bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_ram_if' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_ram_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_top' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_top.v:3]
	Parameter WITH_CSR bound to: 1 - type: integer 
	Parameter PRE_REGISTER bound to: 1'b1 
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter MDU bound to: 1'b0 
	Parameter COMPRESSED bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'serv_csr' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_csr.v:2]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_csr.v:77]
INFO: [Synth 8-6155] done synthesizing module 'serv_csr' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_csr.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_state' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_state.v:1]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter WITH_CSR bound to: 1'b1 
	Parameter ALIGN bound to: 1'b0 
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_state' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_state.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_decode' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_decode.v:2]
	Parameter PRE_REGISTER bound to: 1'b1 
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_decode' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_immdec' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_immdec.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_immdec' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_immdec.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg.v:1]
	Parameter MDU bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_bufreg2' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'serv_bufreg2' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_bufreg2.v:1]
INFO: [Synth 8-6157] synthesizing module 'serv_ctrl' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_ctrl.v:2]
	Parameter RESET_STRATEGY bound to: MINI - type: string 
	Parameter RESET_PC bound to: 0 - type: integer 
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_ctrl' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_ctrl.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_alu' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_alu.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_alu' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_alu.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_rf_if' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_if.v:2]
	Parameter WITH_CSR bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'serv_rf_if' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_rf_if.v:2]
INFO: [Synth 8-6157] synthesizing module 'serv_mem_if' [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_mem_if.v:2]
	Parameter WITH_CSR bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'serv_mem_if' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_mem_if.v:2]
INFO: [Synth 8-6155] done synthesizing module 'serv_top' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_top.v:3]
INFO: [Synth 8-6155] done synthesizing module 'servile' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servile_1.3.0/servile/servile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'servant' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servant.v:2]
INFO: [Synth 8-6155] done synthesizing module 'servus' (0#1) [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/servant/servus.v:2]
WARNING: [Synth 8-6014] Unused sequential element gen_pre_register.imm25_reg was removed.  [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/serv_1.3.0/rtl/serv_decode.v:242]
WARNING: [Synth 8-7129] Port i_mdu_op in module serv_bufreg is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[31] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[29] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[28] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[27] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[25] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[24] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[23] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[19] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[18] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[17] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[16] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[15] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[11] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[10] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[9] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[8] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_rdt[7] in module serv_decode is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mdu_op in module serv_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_mdu_ready in module serv_state is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ibus_rdt[1] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ibus_rdt[0] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[31] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[30] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[29] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[28] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[27] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[26] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[25] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[24] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[23] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[22] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[21] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[20] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[19] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[18] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[17] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[16] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[15] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[14] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[13] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[12] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[11] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[10] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[9] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[8] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[7] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[6] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[5] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[4] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[3] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[2] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[1] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ext_rd[0] in module serv_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_clk in module servile_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_rst in module servile_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_ren in module serv_rf_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[30] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[29] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[28] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[27] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[26] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[25] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[24] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[23] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[22] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[21] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[20] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[19] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[18] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[17] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[16] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[15] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[14] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[13] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[12] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[11] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[10] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[9] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[8] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[7] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[6] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[5] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[4] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[3] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[2] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[1] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_adr[0] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[3] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[2] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[1] in module servant_mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_wb_cpu_sel[0] in module servant_mux is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2852.973 ; gain = 388.746 ; free physical = 25822 ; free virtual = 35050
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2864.848 ; gain = 400.621 ; free physical = 25812 ; free virtual = 35040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2864.848 ; gain = 400.621 ; free physical = 25812 ; free virtual = 35040
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2872.848 ; gain = 0.000 ; free physical = 25812 ; free virtual = 35040
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
Finished Parsing XDC File [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/src/servant_1.3.0/data/zcu106.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/servus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/servus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.691 ; gain = 0.000 ; free physical = 25761 ; free virtual = 34998
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2991.691 ; gain = 0.000 ; free physical = 25761 ; free virtual = 34998
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2991.691 ; gain = 527.465 ; free physical = 25757 ; free virtual = 34995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25757 ; free virtual = 34995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25757 ; free virtual = 34995
---------------------------------------------------------------------------------
INFO: [Synth 8-6904] The RAM "serv_rf_ram:/memory_reg" of size (depth=576 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25756 ; free virtual = 34995
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 4     
	   4 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---RAMs : 
	              64K Bit	(2048 X 32 bit)          RAMs := 1     
	               1K Bit	(576 X 2 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 6     
	   3 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 25    
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-6904] The RAM "servus/servant/rf_ram/memory_reg" of size (depth=576 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-7124] RAM ("servus/servant/ram/mem_reg") is implemented using BRAM instead of URAM. Memory would be severely underutilized if URAMs are used
INFO: [Synth 8-6904] The RAM "servus/servant/rf_ram/memory_reg" of size (depth=576 x width=2) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2999.695 ; gain = 535.469 ; free physical = 25751 ; free virtual = 34997
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|servus      | servant/ram/mem_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      |                 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+
|servus      | servant/rf_ram/memory_reg | Implied   | 1 K x 2              | RAM64X1D x 2 RAM256X1D x 4  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3430.812 ; gain = 966.586 ; free physical = 25350 ; free virtual = 34608
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3460.844 ; gain = 996.617 ; free physical = 25321 ; free virtual = 34579
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name | RTL Object          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|servus      | servant/ram/mem_reg | 2 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      |                 | 
+------------+---------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping Report
+------------+---------------------------+-----------+----------------------+-----------------------------+
|Module Name | RTL Object                | Inference | Size (Depth x Width) | Primitives                  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+
|servus      | servant/rf_ram/memory_reg | Implied   | 1 K x 2              | RAM64X1D x 2 RAM256X1D x 4  | 
+------------+---------------------------+-----------+----------------------+-----------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance servant/ram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance servant/ram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25304 ; free virtual = 34562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|servus      | servant/cpu/cpu/bufreg/gen_w_eq_1.data_reg[12] | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------+------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY8     |     8|
|3     |LUT1       |     5|
|4     |LUT2       |    46|
|5     |LUT3       |    23|
|6     |LUT4       |    41|
|7     |LUT5       |    57|
|8     |LUT6       |   110|
|9     |MMCME4_ADV |     1|
|10    |RAM256X1D  |     4|
|11    |RAM64X1D   |     2|
|12    |RAMB36E2   |     2|
|14    |SRLC32E    |     1|
|15    |FDRE       |   239|
|16    |IBUFDS     |     1|
|17    |OBUF       |     2|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25300 ; free virtual = 34558
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3477.867 ; gain = 886.797 ; free physical = 25299 ; free virtual = 34559
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 3477.867 ; gain = 1013.641 ; free physical = 25299 ; free virtual = 34559
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.867 ; gain = 0.000 ; free physical = 25598 ; free virtual = 34857
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance clock_gen/mmcm with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3477.867 ; gain = 0.000 ; free physical = 25601 ; free virtual = 34861
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 2 instances

Synth Design complete | Checksum: d964e3b4
INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3477.867 ; gain = 2109.219 ; free physical = 25601 ; free virtual = 34861
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2667.649; main = 2651.634; forked = 401.760
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4152.062; main = 3460.191; forked = 1027.656
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3484.203 ; gain = 0.000 ; free physical = 25601 ; free virtual = 34861
INFO: [Common 17-1381] The checkpoint '/home/jwoolston/serv_latest_workspace/build/servant_1.3.0/zcu106-vivado/servant_1.3.0.runs/synth_1/servus.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file servus_utilization_synth.rpt -pb servus_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 27 17:52:28 2024...
