import common.[char, Point, axi_stream];
import string.[parse_points, int_to_chars];
import xilinx_uram.[uram, uram_port];

// const N = 2**(12 + 6);
// type T = [72]bool;

module top ports(
    clk: in clock,
    rst: in async bool,

    sync(clk, rst) {
        input: interface axi_stream(uint(0..10**5)).input,
        output: interface axi_stream(char).output,
    }
) {
    instance int_to_chars(M=10**5) ports(clk, rst, input, output);
}
