<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc1bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc1bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c.html">Component : ALT_ECC_OTG0_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc4BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp272e65989f6b174504516a58866d7f84"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga529b3c76c4743dc996631666469f78fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga529b3c76c4743dc996631666469f78fa">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga529b3c76c4743dc996631666469f78fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7c397572288a06bcd19b0761335d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga0a7c397572288a06bcd19b0761335d31">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0a7c397572288a06bcd19b0761335d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a1d22dce23f07641ad876a671d5813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gae9a1d22dce23f07641ad876a671d5813">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae9a1d22dce23f07641ad876a671d5813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab224ead109d501f3d444181b2c06c765"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gab224ead109d501f3d444181b2c06c765">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:gab224ead109d501f3d444181b2c06c765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45c7681c2f2badab644aad33208bfae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaa45c7681c2f2badab644aad33208bfae">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:gaa45c7681c2f2badab644aad33208bfae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92edd0122887b0d60f280b83d5291512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga92edd0122887b0d60f280b83d5291512">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga92edd0122887b0d60f280b83d5291512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27cd1aa598c87997d8af1e0aa7aa35de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga27cd1aa598c87997d8af1e0aa7aa35de">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:ga27cd1aa598c87997d8af1e0aa7aa35de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5428140326ea6a772281d52d8233d832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga5428140326ea6a772281d52d8233d832">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga5428140326ea6a772281d52d8233d832"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc5BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5096daead4392400fd3833afb70e74b4"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga58ac4fa1a7bf155633dce703626bc24d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga58ac4fa1a7bf155633dce703626bc24d">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga58ac4fa1a7bf155633dce703626bc24d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1ecf12cd128d00780f9c11bb0adac4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gae1ecf12cd128d00780f9c11bb0adac4d">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae1ecf12cd128d00780f9c11bb0adac4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bab1e75b937bd84f71905d70f6dd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gab8bab1e75b937bd84f71905d70f6dd60">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab8bab1e75b937bd84f71905d70f6dd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d98f5106ea2995568073c883fef3b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga5d98f5106ea2995568073c883fef3b2c">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:ga5d98f5106ea2995568073c883fef3b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812d3024cfc0cc5ab4eadde6258debd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga812d3024cfc0cc5ab4eadde6258debd2">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:ga812d3024cfc0cc5ab4eadde6258debd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b8ca953097f8be2f55afd4b9f0f9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga27b8ca953097f8be2f55afd4b9f0f9f0">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga27b8ca953097f8be2f55afd4b9f0f9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24549b1c397b0df901d5e096db3da0c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga24549b1c397b0df901d5e096db3da0c9">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:ga24549b1c397b0df901d5e096db3da0c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd26b7e70a7806986a52b1ec6b905fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gadd26b7e70a7806986a52b1ec6b905fbb">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:gadd26b7e70a7806986a52b1ec6b905fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc6BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp868e4f8a377aef44954d3e44dffd2854"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga56ae5aa812fbb4671a0d5970d13a60df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga56ae5aa812fbb4671a0d5970d13a60df">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga56ae5aa812fbb4671a0d5970d13a60df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacfe520ca0f6daf4fd506311635e862d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaacfe520ca0f6daf4fd506311635e862d">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gaacfe520ca0f6daf4fd506311635e862d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb6afa3b99bf9c0135e2676904218245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gadb6afa3b99bf9c0135e2676904218245">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gadb6afa3b99bf9c0135e2676904218245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa24279c57b0f79e8538b7aeefaf318ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaa24279c57b0f79e8538b7aeefaf318ad">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gaa24279c57b0f79e8538b7aeefaf318ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga521cacc183534a88c58daeb01cbde2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga521cacc183534a88c58daeb01cbde2dc">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:ga521cacc183534a88c58daeb01cbde2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1dfa738a4e518f4ae969130665edfe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaf1dfa738a4e518f4ae969130665edfe0">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf1dfa738a4e518f4ae969130665edfe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa75623b83fb46d526be2638fa480c5b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaa75623b83fb46d526be2638fa480c5b3">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:gaa75623b83fb46d526be2638fa480c5b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga877307b540cbcb2dd7966758de7b6c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga877307b540cbcb2dd7966758de7b6c55">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga877307b540cbcb2dd7966758de7b6c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc7BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp93620154df009ebb30cfb2d4cb58e609"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5004cb6108ce16221ad25aaf786b75f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga5004cb6108ce16221ad25aaf786b75f6">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5004cb6108ce16221ad25aaf786b75f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d598f7f02d82c5d5335e686a5af452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga30d598f7f02d82c5d5335e686a5af452">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga30d598f7f02d82c5d5335e686a5af452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bae4f626961796b41f8d42d5537b811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga1bae4f626961796b41f8d42d5537b811">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga1bae4f626961796b41f8d42d5537b811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd74ea002966f9e1db2f2f08cc7f900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gaccd74ea002966f9e1db2f2f08cc7f900">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:gaccd74ea002966f9e1db2f2f08cc7f900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30b63f1ed348b27bd0f94cad3bb16026"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga30b63f1ed348b27bd0f94cad3bb16026">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:ga30b63f1ed348b27bd0f94cad3bb16026"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e3a8bb98ec3b97220ca9ed6e7b9cb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga5e3a8bb98ec3b97220ca9ed6e7b9cb91">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5e3a8bb98ec3b97220ca9ed6e7b9cb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga218c15d54b4f433cb67883f9db27578b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga218c15d54b4f433cb67883f9db27578b">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga218c15d54b4f433cb67883f9db27578b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865d22b334c617d053025377e91ece3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gac865d22b334c617d053025377e91ece3">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:gac865d22b334c617d053025377e91ece3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae9cbd1c809c7ddc2eb4d2c9879f56013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gae9cbd1c809c7ddc2eb4d2c9879f56013">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gae9cbd1c809c7ddc2eb4d2c9879f56013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06306a2d82788f154841a616d924abfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ga06306a2d82788f154841a616d924abfa">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_OFST</a>&#160;&#160;&#160;0x68</td></tr>
<tr class="separator:ga06306a2d82788f154841a616d924abfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad4c6e16d73ad118c26ae0f12722beb3a"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gad4c6e16d73ad118c26ae0f12722beb3a">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_t</a></td></tr>
<tr class="separator:gad4c6e16d73ad118c26ae0f12722beb3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="affd1fd81d6f101d2520017b20bafb6a4"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc4BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0251b67b2236018b55691009bef280ea"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aedfc2a5bfdae74655d82d906c61965d9"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc5BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2d6dcd325d68bc15ea74222d1295d2b7"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aecb959b2981644b60f4022910cf45c34"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc6BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae317cb5102ae853d0369fd8b61178b9c"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a891a158f0a6fa973a808b25b10d7a5a4"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc7BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a84a30b7e609955e2c8bd0e000e2a27d5"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga529b3c76c4743dc996631666469f78fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a7c397572288a06bcd19b0761335d31"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae9a1d22dce23f07641ad876a671d5813"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab224ead109d501f3d444181b2c06c765"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa45c7681c2f2badab644aad33208bfae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga92edd0122887b0d60f280b83d5291512"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga27cd1aa598c87997d8af1e0aa7aa35de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5428140326ea6a772281d52d8233d832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC4BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga58ac4fa1a7bf155633dce703626bc24d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1ecf12cd128d00780f9c11bb0adac4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab8bab1e75b937bd84f71905d70f6dd60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d98f5106ea2995568073c883fef3b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga812d3024cfc0cc5ab4eadde6258debd2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga27b8ca953097f8be2f55afd4b9f0f9f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga24549b1c397b0df901d5e096db3da0c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gadd26b7e70a7806986a52b1ec6b905fbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC5BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga56ae5aa812fbb4671a0d5970d13a60df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacfe520ca0f6daf4fd506311635e862d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb6afa3b99bf9c0135e2676904218245"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa24279c57b0f79e8538b7aeefaf318ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga521cacc183534a88c58daeb01cbde2dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf1dfa738a4e518f4ae969130665edfe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa75623b83fb46d526be2638fa480c5b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga877307b540cbcb2dd7966758de7b6c55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC6BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5004cb6108ce16221ad25aaf786b75f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga30d598f7f02d82c5d5335e686a5af452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1bae4f626961796b41f8d42d5537b811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaccd74ea002966f9e1db2f2f08cc7f900"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga30b63f1ed348b27bd0f94cad3bb16026"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5e3a8bb98ec3b97220ca9ed6e7b9cb91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga218c15d54b4f433cb67883f9db27578b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac865d22b334c617d053025377e91ece3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_ECC_RDATAECC7BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae9cbd1c809c7ddc2eb4d2c9879f56013"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga06306a2d82788f154841a616d924abfa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_OFST&#160;&#160;&#160;0x68</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gad4c6e16d73ad118c26ae0f12722beb3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html#gad4c6e16d73ad118c26ae0f12722beb3a">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c1_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC1BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
