// Seed: 1959302684
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    input tri1 id_3,
    output tri id_4,
    input wor id_5,
    output uwire id_6,
    output tri id_7,
    output supply1 id_8,
    output wand id_9,
    input tri0 id_10
);
  wire id_12;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output wor id_2,
    input tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input tri1 id_6#(
        .id_10(1),
        .id_11(1)
    ),
    output tri id_7,
    input supply1 id_8
);
  module_0(
      id_2, id_6, id_7, id_8, id_7, id_1, id_7, id_7, id_2, id_7, id_1
  );
endmodule
