Reading timing models for corner nom_tt_025C_5v00…
Reading cell library for the 'nom_tt_025C_5v00' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__tt_025C_5v00.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-11-30_19-01-03/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.008815    0.151565    0.726575    0.726575 v _227_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[5] (net)
                      0.151565    0.000000    0.726575 v _171_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004243    0.233400    0.188833    0.915408 ^ _171_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _083_ (net)
                      0.233400    0.000000    0.915408 ^ _172_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.146480    0.126553    1.041961 v _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.146480    0.000000    1.041961 v _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.041961   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.135657    0.385657   library hold time
                                              0.385657   data required time
---------------------------------------------------------------------------------------------
                                              0.385657   data required time
                                             -1.041961   data arrival time
---------------------------------------------------------------------------------------------
                                              0.656304   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011262    0.172992    0.743074    0.743074 v _225_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.172992    0.000000    0.743074 v _167_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004090    0.241324    0.179038    0.922112 ^ _167_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _081_ (net)
                      0.241324    0.000000    0.922112 ^ _168_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.194054    0.166267    1.088379 v _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.194054    0.000000    1.088379 v _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.088379   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.126388    0.376388   library hold time
                                              0.376388   data required time
---------------------------------------------------------------------------------------------
                                              0.376388   data required time
                                             -1.088379   data arrival time
---------------------------------------------------------------------------------------------
                                              0.711991   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.010879    0.169638    0.740492    0.740492 v _224_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.169638    0.000000    0.740492 v _164_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004090    0.232837    0.190415    0.930906 ^ _164_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _079_ (net)
                      0.232837    0.000000    0.930906 ^ _165_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.179925    0.164659    1.095565 v _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.179925    0.000000    1.095565 v _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.095565   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.129141    0.379141   library hold time
                                              0.379141   data required time
---------------------------------------------------------------------------------------------
                                              0.379141   data required time
                                             -1.095565   data arrival time
---------------------------------------------------------------------------------------------
                                              0.716424   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019450    0.400018    1.035096    1.035096 ^ _222_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.400018    0.000000    1.035096 ^ _160_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155753    0.110741    1.145837 v _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.155753    0.000000    1.145837 v _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.145837   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133850    0.383850   library hold time
                                              0.383850   data required time
---------------------------------------------------------------------------------------------
                                              0.383850   data required time
                                             -1.145837   data arrival time
---------------------------------------------------------------------------------------------
                                              0.761986   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.016475    0.218638    0.778223    0.778223 v _226_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.218638    0.000000    0.778223 v _169_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.268629    0.244764    1.022988 ^ _169_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _082_ (net)
                      0.268629    0.000000    1.022988 ^ _170_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155634    0.131224    1.154211 v _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.155634    0.000000    1.154211 v _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.154211   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133874    0.383874   library hold time
                                              0.383874   data required time
---------------------------------------------------------------------------------------------
                                              0.383874   data required time
                                             -1.154211   data arrival time
---------------------------------------------------------------------------------------------
                                              0.770338   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.018998    0.240730    0.795235    0.795235 v _223_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.240730    0.000000    0.795235 v _161_/A1 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004243    0.267766    0.251457    1.046692 ^ _161_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _077_ (net)
                      0.267766    0.000000    1.046692 ^ _162_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.155410    0.131109    1.177801 v _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.155410    0.000000    1.177801 v _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.177801   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.133917    0.383917   library hold time
                                              0.383917   data required time
---------------------------------------------------------------------------------------------
                                              0.383917   data required time
                                             -1.177801   data arrival time
---------------------------------------------------------------------------------------------
                                              0.793884   slack (MET)


Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004482    0.169237    0.882846    0.882846 ^ _229_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.169237    0.000000    0.882846 ^ _155_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.004540    0.121554    0.111943    0.994789 v _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _072_ (net)
                      0.121554    0.000000    0.994789 v _157_/B (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     3    0.013813    0.509711    0.338207    1.332996 ^ _157_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _074_ (net)
                      0.509711    0.000000    1.332996 ^ _209_/A2 (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.171947    0.102218    1.435215 v _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.171947    0.000000    1.435215 v _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.435215   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.130695    0.380695   library hold time
                                              0.380695   data required time
---------------------------------------------------------------------------------------------
                                              0.380695   data required time
                                             -1.435215   data arrival time
---------------------------------------------------------------------------------------------
                                              1.054519   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.496254    0.746254   library removal time
                                              0.746254   data required time
---------------------------------------------------------------------------------------------
                                              0.746254   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                              5.016780   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _227_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _227_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _228_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _228_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _228_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _229_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _229_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _229_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _230_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _230_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _230_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _231_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _231_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _231_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _232_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _232_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _232_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _233_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _233_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _233_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _253_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _253_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.360778    0.000000    4.697972 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _168_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _168_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.360778    0.000000    4.697972 ^ _225_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _162_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _162_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.248776    0.000000    4.639657 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _170_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _170_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.248776    0.000000    4.639657 ^ _226_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _172_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _172_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.248776    0.000000    4.639657 ^ _227_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _227_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _160_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.254766    0.221047    4.623858 ^ _160_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.254766    0.000000    4.623858 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.623858   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.318749   19.431252   library setup time
                                             19.431252   data required time
---------------------------------------------------------------------------------------------
                                             19.431252   data required time
                                             -4.623858   data arrival time
---------------------------------------------------------------------------------------------
                                             14.807394   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _253_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _208_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.353190    0.165554    4.258613 v _208_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _105_ (net)
                      0.353190    0.000000    4.258613 v _209_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.313415    0.270564    4.529177 ^ _209_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _044_ (net)
                      0.313415    0.000000    4.529177 ^ _253_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.529177   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _253_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.331450   19.418550   library setup time
                                             19.418550   data required time
---------------------------------------------------------------------------------------------
                                             19.418550   data required time
                                             -4.529177   data arrival time
---------------------------------------------------------------------------------------------
                                             14.889374   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    32    0.188978    3.173388    1.763035    5.763035 ^ rst_n (in)
                                                         rst_n (net)
                      3.173388    0.000000    5.763035 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.763035   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.791276   18.958725   library recovery time
                                             18.958725   data required time
---------------------------------------------------------------------------------------------
                                             18.958725   data required time
                                             -5.763035   data arrival time
---------------------------------------------------------------------------------------------
                                             13.195690   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _159_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _159_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _076_ (net)
                      0.444814    0.000000    4.402811 v _165_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _165_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.360778    0.000000    4.697972 ^ _224_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000    3.173388   -0.173388 (VIOLATED)
_127_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_194_/A1                                3.000000    3.173388   -0.173388 (VIOLATED)
_210_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_211_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_212_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_213_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_214_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_215_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_216_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_217_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_218_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_219_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_220_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_221_/I                                 3.000000    3.173388   -0.173388 (VIOLATED)
_222_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_223_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_224_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_225_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_226_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_227_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_228_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_229_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_230_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_231_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_232_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_233_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_248_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_249_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_250_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_251_/SETN                              3.000000    3.173388   -0.173388 (VIOLATED)
_252_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_253_/RN                                3.000000    3.173388   -0.173388 (VIOLATED)
_197_/ZN                                3.000000    3.003800   -0.003800 (VIOLATED)
_198_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_199_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_200_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_201_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_202_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_203_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_204_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_205_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_206_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)
_207_/A2                                3.000000    3.003800   -0.003800 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
rst_n                                    10     32    -22 (VIOLATED)
_253_/Q                                  10     21    -11 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 160 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _116_/ZN
 _117_/ZN
 _118_/ZN
 _119_/ZN
 _120_/ZN
 _121_/ZN
 _122_/ZN
 _123_/ZN
 _124_/ZN
 _125_/ZN
 _126_/ZN
 _127_/ZN
 _128_/ZN
 _129_/ZN
 _130_/ZN
 _131_/ZN
 _132_/ZN
 _133_/ZN
 _134_/ZN
 _135_/ZN
 _136_/ZN
 _137_/ZN
 _138_/ZN
 _139_/ZN
 _140_/ZN
 _141_/ZN
 _142_/ZN
 _143_/ZN
 _144_/ZN
 _145_/ZN
 _146_/Z
 _147_/ZN
 _148_/Z
 _149_/ZN
 _150_/ZN
 _151_/ZN
 _152_/ZN
 _153_/ZN
 _154_/ZN
 _155_/ZN
 _156_/ZN
 _157_/ZN
 _158_/ZN
 _159_/ZN
 _160_/ZN
 _161_/ZN
 _162_/ZN
 _163_/Z
 _164_/ZN
 _165_/ZN
 _166_/Z
 _167_/ZN
 _168_/ZN
 _169_/ZN
 _170_/ZN
 _171_/ZN
 _172_/ZN
 _173_/ZN
 _174_/ZN
 _175_/Z
 _176_/ZN
 _177_/ZN
 _178_/ZN
 _179_/ZN
 _180_/Z
 _181_/ZN
 _182_/ZN
 _183_/Z
 _184_/ZN
 _185_/ZN
 _186_/Z
 _187_/ZN
 _188_/ZN
 _189_/ZN
 _190_/ZN
 _191_/ZN
 _192_/Z
 _193_/ZN
 _194_/ZN
 _195_/ZN
 _196_/Z
 _197_/ZN
 _198_/ZN
 _199_/ZN
 _200_/ZN
 _201_/ZN
 _202_/ZN
 _203_/ZN
 _204_/ZN
 _205_/ZN
 _206_/ZN
 _207_/ZN
 _208_/ZN
 _209_/ZN
 _210_/ZN
 _211_/ZN
 _212_/ZN
 _213_/ZN
 _214_/ZN
 _215_/ZN
 _216_/ZN
 _217_/ZN
 _218_/ZN
 _219_/ZN
 _220_/ZN
 _221_/ZN
 _222_/Q
 _223_/Q
 _224_/Q
 _225_/Q
 _226_/Q
 _227_/Q
 _228_/Q
 _229_/Q
 _230_/Q
 _231_/Q
 _232_/Q
 _233_/Q
 _234_/Q
 _235_/Q
 _236_/Q
 _237_/Q
 _238_/Q
 _239_/Q
 _240_/Q
 _241_/Q
 _242_/Q
 _243_/Q
 _244_/Q
 _245_/Q
 _246_/Q
 _247_/Q
 _248_/Q
 _249_/Q
 _250_/Q
 _251_/Q
 _252_/Q
 _253_/Q
 _254_/ZN
 _255_/ZN
 _256_/ZN
 _257_/ZN
 _258_/ZN
 _259_/ZN
 _260_/ZN
 _261_/ZN
 _262_/ZN
 _263_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 44
%OL_METRIC_I design__max_slew_violation__count__corner:nom_tt_025C_5v00 44
max fanout violation count 2
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_tt_025C_5v00 2
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_tt_025C_5v00 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 19 unclocked register/latch pins.
  _234_/CLK
  _235_/CLK
  _236_/CLK
  _237_/CLK
  _238_/CLK
  _239_/CLK
  _240_/CLK
  _241_/CLK
  _242_/CLK
  _243_/CLK
  _244_/CLK
  _245_/CLK
  _246_/CLK
  _247_/CLK
  _248_/CLK
  _249_/CLK
  _250_/CLK
  _251_/CLK
  _252_/CLK
Warning: There are 26 unconstrained endpoints.
  signal_bit_out
  _228_/D
  _229_/D
  _230_/D
  _231_/D
  _232_/D
  _233_/D
  _234_/D
  _235_/D
  _236_/D
  _237_/D
  _238_/D
  _239_/D
  _240_/D
  _241_/D
  _242_/D
  _243_/D
  _244_/D
  _245_/D
  _246_/D
  _247_/D
  _248_/D
  _249_/D
  _250_/D
  _251_/D
  _252_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           5.315501e-04 6.001630e-05 1.371833e-08 5.915801e-04  88.7%
Combinational        5.727489e-05 1.834354e-05 1.154992e-08 7.562997e-05  11.3%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                5.888249e-04 7.835983e-05 2.526826e-08 6.672100e-04 100.0%
                            88.3%        11.7%         0.0%
%OL_METRIC_F power__internal__total 0.0005888249143026769
%OL_METRIC_F power__switching__total 7.835982978576794e-5
%OL_METRIC_F power__leakage__total 2.5268256820254464e-8
%OL_METRIC_F power__total 0.0006672100280411541

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_tt_025C_5v00 -0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.108111 source latency _222_/CLK ^
-0.108111 target latency _222_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_tt_025C_5v00 0.25
======================= nom_tt_025C_5v00 Corner ===================================

Clock clk
0.108111 source latency _222_/CLK ^
-0.108111 target latency _222_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_tt_025C_5v00 0.656304251743522
nom_tt_025C_5v00: 0.656304251743522
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_tt_025C_5v00 13.195690247323279
nom_tt_025C_5v00: 13.195690247323279
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_tt_025C_5v00 0
nom_tt_025C_5v00: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_tt_025C_5v00 0.0
nom_tt_025C_5v00: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_tt_025C_5v00 0.656304
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_tt_025C_5v00 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_tt_025C_5v00 inf
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.108111         network latency _222_/CLK
        1.545128 network latency _234_/CLK
---------------
0.108111 1.545128 latency
        1.437017 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
1.126734         network latency _234_/CLK
        1.126734 network latency _234_/CLK
---------------
1.126734 1.126734 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.066485         network latency _222_/CLK
        0.066485 network latency _222_/CLK
---------------
0.066485 0.066485 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 2.86 fmax = 349.58
%OL_END_REPORT
Writing SDF files for all corners…
