

Implementation tool: Xilinx Vivado v.2024.1
Project:             matrixmul
Solution:            hls
Device target:       xczu7ev-ffvc1156-2-e
Report date:         Sat Jul 19 16:54:38 PKT 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:             29
FF:              45
DSP:              1
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:              9

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      0.967
CP achieved post-implementation: 1.113
Timing met
