# Iverilog_elevator_simulator
A Verilog HDL project implementing a 4-bit synchronous Up/Down counter as a digital elevator control system. Simulates 16 floors, handles floor requests, and includes a 7-segment display output.
