

================================================================
== Vitis HLS Report for 'clefia_Pipeline_ClefiaGfn8_label4108'
================================================================
* Date:           Mon Dec 12 08:58:57 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.998 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      265|      265|  2.650 us|  2.650 us|  265|  265|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ClefiaGfn8_label4  |      263|      263|        24|         24|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 24, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 24, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%idx21_i275 = alloca i32 1"   --->   Operation 27 'alloca' 'idx21_i275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_assign_9 = alloca i32 1"   --->   Operation 28 'alloca' 'r_assign_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 9, i4 %r_assign_9"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %idx21_i275"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i.i284"   --->   Operation 31 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%idx21_i275_load = load i8 %idx21_i275" [clefia.c:215]   --->   Operation 32 'load' 'idx21_i275_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%fin_6_addr_30 = getelementptr i8 %fin_6, i64 0, i64 1" [clefia.c:121]   --->   Operation 33 'getelementptr' 'fin_6_addr_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fin_6_addr_31 = getelementptr i8 %fin_6, i64 0, i64 0" [clefia.c:121]   --->   Operation 34 'getelementptr' 'fin_6_addr_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%idx21_i275_cast = zext i8 %idx21_i275_load" [clefia.c:215]   --->   Operation 35 'zext' 'idx21_i275_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%con256_addr = getelementptr i8 %con256, i64 0, i64 %idx21_i275_cast" [clefia.c:121]   --->   Operation 36 'getelementptr' 'con256_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%fin_6_load = load i5 %fin_6_addr_31" [clefia.c:124]   --->   Operation 37 'load' 'fin_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 38 [2/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 38 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%fin_6_load_1 = load i5 %fin_6_addr_30" [clefia.c:124]   --->   Operation 39 'load' 'fin_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%fin_6_addr_28 = getelementptr i8 %fin_6, i64 0, i64 3" [clefia.c:121]   --->   Operation 40 'getelementptr' 'fin_6_addr_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%fin_6_addr_29 = getelementptr i8 %fin_6, i64 0, i64 2" [clefia.c:121]   --->   Operation 41 'getelementptr' 'fin_6_addr_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%fin_6_load = load i5 %fin_6_addr_31" [clefia.c:124]   --->   Operation 42 'load' 'fin_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%con256_load = load i9 %con256_addr" [clefia.c:124]   --->   Operation 43 'load' 'con256_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln121 = or i8 %idx21_i275_load, i8 1" [clefia.c:121]   --->   Operation 44 'or' 'or_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i8 %or_ln121" [clefia.c:121]   --->   Operation 45 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%con256_addr_46 = getelementptr i8 %con256, i64 0, i64 %zext_ln121" [clefia.c:121]   --->   Operation 46 'getelementptr' 'con256_addr_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (2.32ns)   --->   "%fin_6_load_1 = load i5 %fin_6_addr_30" [clefia.c:124]   --->   Operation 47 'load' 'fin_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%con256_load_47 = load i9 %con256_addr_46" [clefia.c:124]   --->   Operation 48 'load' 'con256_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_2 : Operation 49 [2/2] (2.32ns)   --->   "%fin_6_load_2 = load i5 %fin_6_addr_29" [clefia.c:124]   --->   Operation 49 'load' 'fin_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_2 : Operation 50 [2/2] (2.32ns)   --->   "%fin_6_load_3 = load i5 %fin_6_addr_28" [clefia.c:124]   --->   Operation 50 'load' 'fin_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.24>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%fin_6_addr_22 = getelementptr i8 %fin_6, i64 0, i64 9" [clefia.c:121]   --->   Operation 51 'getelementptr' 'fin_6_addr_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%fin_6_addr_23 = getelementptr i8 %fin_6, i64 0, i64 8" [clefia.c:121]   --->   Operation 52 'getelementptr' 'fin_6_addr_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %con256_load, i8 %fin_6_load" [clefia.c:124]   --->   Operation 53 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%con256_load_47 = load i9 %con256_addr_46" [clefia.c:124]   --->   Operation 54 'load' 'con256_load_47' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln121_53 = or i8 %idx21_i275_load, i8 2" [clefia.c:121]   --->   Operation 55 'or' 'or_ln121_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln121_203 = zext i8 %or_ln121_53" [clefia.c:121]   --->   Operation 56 'zext' 'zext_ln121_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%con256_addr_47 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_203" [clefia.c:121]   --->   Operation 57 'getelementptr' 'con256_addr_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (2.32ns)   --->   "%fin_6_load_2 = load i5 %fin_6_addr_29" [clefia.c:124]   --->   Operation 58 'load' 'fin_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 59 [2/2] (3.25ns)   --->   "%con256_load_48 = load i9 %con256_addr_47" [clefia.c:124]   --->   Operation 59 'load' 'con256_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_3 : Operation 60 [1/2] (2.32ns)   --->   "%fin_6_load_3 = load i5 %fin_6_addr_28" [clefia.c:124]   --->   Operation 60 'load' 'fin_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %xor_ln124" [clefia.c:150->clefia.c:211]   --->   Operation 61 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150" [clefia.c:150->clefia.c:211]   --->   Operation 62 'getelementptr' 'clefia_s0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150->clefia.c:211]   --->   Operation 63 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%fin_6_load_8 = load i5 %fin_6_addr_23" [clefia.c:124]   --->   Operation 64 'load' 'fin_6_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 65 [2/2] (2.32ns)   --->   "%fin_6_load_9 = load i5 %fin_6_addr_22" [clefia.c:124]   --->   Operation 65 'load' 'fin_6_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 5.75>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%fin_6_addr_20 = getelementptr i8 %fin_6, i64 0, i64 11" [clefia.c:121]   --->   Operation 66 'getelementptr' 'fin_6_addr_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%fin_6_addr_21 = getelementptr i8 %fin_6, i64 0, i64 10" [clefia.c:121]   --->   Operation 67 'getelementptr' 'fin_6_addr_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.99ns)   --->   "%xor_ln124_276 = xor i8 %con256_load_47, i8 %fin_6_load_1" [clefia.c:124]   --->   Operation 68 'xor' 'xor_ln124_276' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/2] (3.25ns)   --->   "%con256_load_48 = load i9 %con256_addr_47" [clefia.c:124]   --->   Operation 69 'load' 'con256_load_48' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%or_ln121_54 = or i8 %idx21_i275_load, i8 3" [clefia.c:121]   --->   Operation 70 'or' 'or_ln121_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln121_204 = zext i8 %or_ln121_54" [clefia.c:121]   --->   Operation 71 'zext' 'zext_ln121_204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%con256_addr_48 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_204" [clefia.c:121]   --->   Operation 72 'getelementptr' 'con256_addr_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [2/2] (3.25ns)   --->   "%con256_load_49 = load i9 %con256_addr_48" [clefia.c:124]   --->   Operation 73 'load' 'con256_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_4 : Operation 74 [1/2] (3.25ns)   --->   "%z = load i8 %clefia_s0_addr" [clefia.c:150->clefia.c:211]   --->   Operation 74 'load' 'z' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %xor_ln124_276" [clefia.c:151->clefia.c:211]   --->   Operation 75 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151" [clefia.c:151->clefia.c:211]   --->   Operation 76 'getelementptr' 'clefia_s1_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [2/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151->clefia.c:211]   --->   Operation 77 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%tmp_154 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7" [clefia.c:131]   --->   Operation 78 'bitselect' 'tmp_154' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_44)   --->   "%xor_ln132_44 = xor i8 %z, i8 14" [clefia.c:132]   --->   Operation 79 'xor' 'xor_ln132_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_44 = select i1 %tmp_154, i8 %xor_ln132_44, i8 %z" [clefia.c:131]   --->   Operation 80 'select' 'select_ln131_44' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln134_44 = trunc i8 %select_ln131_44" [clefia.c:134]   --->   Operation 81 'trunc' 'trunc_ln134_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_155 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 7" [clefia.c:134]   --->   Operation 82 'bitselect' 'tmp_155' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%x_assign_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_44, i1 %tmp_155" [clefia.c:134]   --->   Operation 83 'bitconcatenate' 'x_assign_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%tmp_156 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_44, i32 6" [clefia.c:131]   --->   Operation 84 'bitselect' 'tmp_156' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_45)   --->   "%xor_ln132_45 = xor i8 %x_assign_26, i8 14" [clefia.c:132]   --->   Operation 85 'xor' 'xor_ln132_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_45 = select i1 %tmp_156, i8 %xor_ln132_45, i8 %x_assign_26" [clefia.c:131]   --->   Operation 86 'select' 'select_ln131_45' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln134_45 = trunc i8 %select_ln131_45" [clefia.c:134]   --->   Operation 87 'trunc' 'trunc_ln134_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_157 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_45, i32 7" [clefia.c:134]   --->   Operation 88 'bitselect' 'tmp_157' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/2] (2.32ns)   --->   "%fin_6_load_8 = load i5 %fin_6_addr_23" [clefia.c:124]   --->   Operation 89 'load' 'fin_6_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 90 [1/2] (2.32ns)   --->   "%fin_6_load_9 = load i5 %fin_6_addr_22" [clefia.c:124]   --->   Operation 90 'load' 'fin_6_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%fin_6_load_10 = load i5 %fin_6_addr_21" [clefia.c:124]   --->   Operation 91 'load' 'fin_6_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_4 : Operation 92 [2/2] (2.32ns)   --->   "%fin_6_load_11 = load i5 %fin_6_addr_20" [clefia.c:124]   --->   Operation 92 'load' 'fin_6_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 5 <SV = 4> <Delay = 5.75>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%fin_6_addr_14 = getelementptr i8 %fin_6, i64 0, i64 17" [clefia.c:121]   --->   Operation 93 'getelementptr' 'fin_6_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%fin_6_addr_15 = getelementptr i8 %fin_6, i64 0, i64 16" [clefia.c:121]   --->   Operation 94 'getelementptr' 'fin_6_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.99ns)   --->   "%xor_ln124_277 = xor i8 %con256_load_48, i8 %fin_6_load_2" [clefia.c:124]   --->   Operation 95 'xor' 'xor_ln124_277' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/2] (3.25ns)   --->   "%con256_load_49 = load i9 %con256_addr_48" [clefia.c:124]   --->   Operation 96 'load' 'con256_load_49' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 97 [1/2] (3.25ns)   --->   "%z_16 = load i8 %clefia_s1_addr" [clefia.c:151->clefia.c:211]   --->   Operation 97 'load' 'z_16' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %xor_ln124_277" [clefia.c:152->clefia.c:211]   --->   Operation 98 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%clefia_s0_addr_8 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152" [clefia.c:152->clefia.c:211]   --->   Operation 99 'getelementptr' 'clefia_s0_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [2/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_8" [clefia.c:152->clefia.c:211]   --->   Operation 100 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_16, i32 7" [clefia.c:131]   --->   Operation 101 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln131)   --->   "%xor_ln132 = xor i8 %z_16, i8 14" [clefia.c:132]   --->   Operation 102 'xor' 'xor_ln132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_16" [clefia.c:131]   --->   Operation 103 'select' 'select_ln131' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i8 %select_ln131" [clefia.c:134]   --->   Operation 104 'trunc' 'trunc_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7" [clefia.c:134]   --->   Operation 105 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_145" [clefia.c:134]   --->   Operation 106 'bitconcatenate' 'x_assign_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%tmp_158 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6" [clefia.c:131]   --->   Operation 107 'bitselect' 'tmp_158' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_46)   --->   "%xor_ln132_46 = xor i8 %x_assign_s, i8 14" [clefia.c:132]   --->   Operation 108 'xor' 'xor_ln132_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_46 = select i1 %tmp_158, i8 %xor_ln132_46, i8 %x_assign_s" [clefia.c:131]   --->   Operation 109 'select' 'select_ln131_46' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln134_46 = trunc i8 %select_ln131_46" [clefia.c:134]   --->   Operation 110 'trunc' 'trunc_ln134_46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_159 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_46, i32 7" [clefia.c:134]   --->   Operation 111 'bitselect' 'tmp_159' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln212 = or i8 %idx21_i275_load, i8 4" [clefia.c:212]   --->   Operation 112 'or' 'or_ln212' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln121_205 = zext i8 %or_ln212" [clefia.c:121]   --->   Operation 113 'zext' 'zext_ln121_205' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%con256_addr_49 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_205" [clefia.c:121]   --->   Operation 114 'getelementptr' 'con256_addr_49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (3.25ns)   --->   "%con256_load_50 = load i9 %con256_addr_49" [clefia.c:124]   --->   Operation 115 'load' 'con256_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_5 : Operation 116 [1/2] (2.32ns)   --->   "%fin_6_load_10 = load i5 %fin_6_addr_21" [clefia.c:124]   --->   Operation 116 'load' 'fin_6_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 117 [1/2] (2.32ns)   --->   "%fin_6_load_11 = load i5 %fin_6_addr_20" [clefia.c:124]   --->   Operation 117 'load' 'fin_6_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 118 [2/2] (2.32ns)   --->   "%fin_6_load_16 = load i5 %fin_6_addr_15" [clefia.c:124]   --->   Operation 118 'load' 'fin_6_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_5 : Operation 119 [2/2] (2.32ns)   --->   "%fin_6_load_17 = load i5 %fin_6_addr_14" [clefia.c:124]   --->   Operation 119 'load' 'fin_6_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 5.75>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%fin_6_addr_12 = getelementptr i8 %fin_6, i64 0, i64 19" [clefia.c:121]   --->   Operation 120 'getelementptr' 'fin_6_addr_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%fin_6_addr_13 = getelementptr i8 %fin_6, i64 0, i64 18" [clefia.c:121]   --->   Operation 121 'getelementptr' 'fin_6_addr_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.99ns)   --->   "%xor_ln124_278 = xor i8 %con256_load_49, i8 %fin_6_load_3" [clefia.c:124]   --->   Operation 122 'xor' 'xor_ln124_278' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/2] (3.25ns)   --->   "%z_17 = load i8 %clefia_s0_addr_8" [clefia.c:152->clefia.c:211]   --->   Operation 123 'load' 'z_17' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %xor_ln124_278" [clefia.c:153->clefia.c:211]   --->   Operation 124 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%clefia_s1_addr_8 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153" [clefia.c:153->clefia.c:211]   --->   Operation 125 'getelementptr' 'clefia_s1_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_8" [clefia.c:153->clefia.c:211]   --->   Operation 126 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_17, i32 7" [clefia.c:131]   --->   Operation 127 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_40)   --->   "%xor_ln132_40 = xor i8 %z_17, i8 14" [clefia.c:132]   --->   Operation 128 'xor' 'xor_ln132_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 129 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_40 = select i1 %tmp_146, i8 %xor_ln132_40, i8 %z_17" [clefia.c:131]   --->   Operation 129 'select' 'select_ln131_40' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln134_40 = trunc i8 %select_ln131_40" [clefia.c:134]   --->   Operation 130 'trunc' 'trunc_ln134_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 7" [clefia.c:134]   --->   Operation 131 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%x_assign_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_40, i1 %tmp_147" [clefia.c:134]   --->   Operation 132 'bitconcatenate' 'x_assign_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%tmp_148 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_40, i32 6" [clefia.c:131]   --->   Operation 133 'bitselect' 'tmp_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_41)   --->   "%xor_ln132_41 = xor i8 %x_assign_24, i8 14" [clefia.c:132]   --->   Operation 134 'xor' 'xor_ln132_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_41 = select i1 %tmp_148, i8 %xor_ln132_41, i8 %x_assign_24" [clefia.c:131]   --->   Operation 135 'select' 'select_ln131_41' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%trunc_ln134_41 = trunc i8 %select_ln131_41" [clefia.c:134]   --->   Operation 136 'trunc' 'trunc_ln134_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_149 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_41, i32 7" [clefia.c:134]   --->   Operation 137 'bitselect' 'tmp_149' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/2] (3.25ns)   --->   "%con256_load_50 = load i9 %con256_addr_49" [clefia.c:124]   --->   Operation 138 'load' 'con256_load_50' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%or_ln121_55 = or i8 %idx21_i275_load, i8 5" [clefia.c:121]   --->   Operation 139 'or' 'or_ln121_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln121_206 = zext i8 %or_ln121_55" [clefia.c:121]   --->   Operation 140 'zext' 'zext_ln121_206' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%con256_addr_50 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_206" [clefia.c:121]   --->   Operation 141 'getelementptr' 'con256_addr_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 142 [2/2] (3.25ns)   --->   "%con256_load_51 = load i9 %con256_addr_50" [clefia.c:124]   --->   Operation 142 'load' 'con256_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_6 : Operation 143 [1/2] (2.32ns)   --->   "%fin_6_load_16 = load i5 %fin_6_addr_15" [clefia.c:124]   --->   Operation 143 'load' 'fin_6_load_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 144 [1/2] (2.32ns)   --->   "%fin_6_load_17 = load i5 %fin_6_addr_14" [clefia.c:124]   --->   Operation 144 'load' 'fin_6_load_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 145 [2/2] (2.32ns)   --->   "%fin_6_load_18 = load i5 %fin_6_addr_13" [clefia.c:124]   --->   Operation 145 'load' 'fin_6_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_6 : Operation 146 [2/2] (2.32ns)   --->   "%fin_6_load_19 = load i5 %fin_6_addr_12" [clefia.c:124]   --->   Operation 146 'load' 'fin_6_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 7 <SV = 6> <Delay = 5.75>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%fin_6_addr_6 = getelementptr i8 %fin_6, i64 0, i64 25" [clefia.c:121]   --->   Operation 147 'getelementptr' 'fin_6_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%fin_6_addr_7 = getelementptr i8 %fin_6, i64 0, i64 24" [clefia.c:121]   --->   Operation 148 'getelementptr' 'fin_6_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/2] (3.25ns)   --->   "%z_18 = load i8 %clefia_s1_addr_8" [clefia.c:153->clefia.c:211]   --->   Operation 149 'load' 'z_18' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%tmp_150 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_18, i32 7" [clefia.c:131]   --->   Operation 150 'bitselect' 'tmp_150' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_42)   --->   "%xor_ln132_42 = xor i8 %z_18, i8 14" [clefia.c:132]   --->   Operation 151 'xor' 'xor_ln132_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 152 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_42 = select i1 %tmp_150, i8 %xor_ln132_42, i8 %z_18" [clefia.c:131]   --->   Operation 152 'select' 'select_ln131_42' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%trunc_ln134_42 = trunc i8 %select_ln131_42" [clefia.c:134]   --->   Operation 153 'trunc' 'trunc_ln134_42' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_151 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 7" [clefia.c:134]   --->   Operation 154 'bitselect' 'tmp_151' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%x_assign_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_42, i1 %tmp_151" [clefia.c:134]   --->   Operation 155 'bitconcatenate' 'x_assign_25' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%tmp_152 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_42, i32 6" [clefia.c:131]   --->   Operation 156 'bitselect' 'tmp_152' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_43)   --->   "%xor_ln132_43 = xor i8 %x_assign_25, i8 14" [clefia.c:132]   --->   Operation 157 'xor' 'xor_ln132_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_43 = select i1 %tmp_152, i8 %xor_ln132_43, i8 %x_assign_25" [clefia.c:131]   --->   Operation 158 'select' 'select_ln131_43' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln134_43 = trunc i8 %select_ln131_43" [clefia.c:134]   --->   Operation 159 'trunc' 'trunc_ln134_43' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_153 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_43, i32 7" [clefia.c:134]   --->   Operation 160 'bitselect' 'tmp_153' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.99ns)   --->   "%xor_ln124_288 = xor i8 %con256_load_50, i8 %fin_6_load_8" [clefia.c:124]   --->   Operation 161 'xor' 'xor_ln124_288' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 162 [1/2] (3.25ns)   --->   "%con256_load_51 = load i9 %con256_addr_50" [clefia.c:124]   --->   Operation 162 'load' 'con256_load_51' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%or_ln121_56 = or i8 %idx21_i275_load, i8 6" [clefia.c:121]   --->   Operation 163 'or' 'or_ln121_56' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln121_207 = zext i8 %or_ln121_56" [clefia.c:121]   --->   Operation 164 'zext' 'zext_ln121_207' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%con256_addr_51 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_207" [clefia.c:121]   --->   Operation 165 'getelementptr' 'con256_addr_51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [2/2] (3.25ns)   --->   "%con256_load_52 = load i9 %con256_addr_51" [clefia.c:124]   --->   Operation 166 'load' 'con256_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %xor_ln124_288" [clefia.c:173->clefia.c:212]   --->   Operation 167 'zext' 'zext_ln173' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%clefia_s1_addr_9 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173" [clefia.c:173->clefia.c:212]   --->   Operation 168 'getelementptr' 'clefia_s1_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 169 [2/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr_9" [clefia.c:173->clefia.c:212]   --->   Operation 169 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 170 [1/2] (2.32ns)   --->   "%fin_6_load_18 = load i5 %fin_6_addr_13" [clefia.c:124]   --->   Operation 170 'load' 'fin_6_load_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 171 [1/2] (2.32ns)   --->   "%fin_6_load_19 = load i5 %fin_6_addr_12" [clefia.c:124]   --->   Operation 171 'load' 'fin_6_load_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 172 [2/2] (2.32ns)   --->   "%fin_6_load_24 = load i5 %fin_6_addr_7" [clefia.c:124]   --->   Operation 172 'load' 'fin_6_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 173 [2/2] (2.32ns)   --->   "%fin_6_load_25 = load i5 %fin_6_addr_6" [clefia.c:124]   --->   Operation 173 'load' 'fin_6_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 8 <SV = 7> <Delay = 6.99>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%fin_6_addr_4 = getelementptr i8 %fin_6, i64 0, i64 27" [clefia.c:121]   --->   Operation 174 'getelementptr' 'fin_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%fin_6_addr_5 = getelementptr i8 %fin_6, i64 0, i64 26" [clefia.c:121]   --->   Operation 175 'getelementptr' 'fin_6_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.99ns)   --->   "%xor_ln124_289 = xor i8 %con256_load_51, i8 %fin_6_load_9" [clefia.c:124]   --->   Operation 176 'xor' 'xor_ln124_289' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 177 [1/2] (3.25ns)   --->   "%con256_load_52 = load i9 %con256_addr_51" [clefia.c:124]   --->   Operation 177 'load' 'con256_load_52' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%or_ln121_57 = or i8 %idx21_i275_load, i8 7" [clefia.c:121]   --->   Operation 178 'or' 'or_ln121_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln121_208 = zext i8 %or_ln121_57" [clefia.c:121]   --->   Operation 179 'zext' 'zext_ln121_208' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%con256_addr_52 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_208" [clefia.c:121]   --->   Operation 180 'getelementptr' 'con256_addr_52' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (3.25ns)   --->   "%con256_load_53 = load i9 %con256_addr_52" [clefia.c:124]   --->   Operation 181 'load' 'con256_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_8 : Operation 182 [1/2] (3.25ns)   --->   "%z_19 = load i8 %clefia_s1_addr_9" [clefia.c:173->clefia.c:212]   --->   Operation 182 'load' 'z_19' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i8 %xor_ln124_289" [clefia.c:174->clefia.c:212]   --->   Operation 183 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%clefia_s0_addr_9 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174" [clefia.c:174->clefia.c:212]   --->   Operation 184 'getelementptr' 'clefia_s0_addr_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 185 [2/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s0_addr_9" [clefia.c:174->clefia.c:212]   --->   Operation 185 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%tmp_174 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_19, i32 7" [clefia.c:131]   --->   Operation 186 'bitselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_54)   --->   "%xor_ln132_54 = xor i8 %z_19, i8 14" [clefia.c:132]   --->   Operation 187 'xor' 'xor_ln132_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 188 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_54 = select i1 %tmp_174, i8 %xor_ln132_54, i8 %z_19" [clefia.c:131]   --->   Operation 188 'select' 'select_ln131_54' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln134_54 = trunc i8 %select_ln131_54" [clefia.c:134]   --->   Operation 189 'trunc' 'trunc_ln134_54' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_175 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 7" [clefia.c:134]   --->   Operation 190 'bitselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 191 [1/1] (0.00ns)   --->   "%x_assign_32 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_54, i1 %tmp_175" [clefia.c:134]   --->   Operation 191 'bitconcatenate' 'x_assign_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%tmp_176 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_54, i32 6" [clefia.c:131]   --->   Operation 192 'bitselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_55)   --->   "%xor_ln132_55 = xor i8 %x_assign_32, i8 14" [clefia.c:132]   --->   Operation 193 'xor' 'xor_ln132_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 194 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_55 = select i1 %tmp_176, i8 %xor_ln132_55, i8 %x_assign_32" [clefia.c:131]   --->   Operation 194 'select' 'select_ln131_55' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln134_55 = trunc i8 %select_ln131_55" [clefia.c:134]   --->   Operation 195 'trunc' 'trunc_ln134_55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_177 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 7" [clefia.c:134]   --->   Operation 196 'bitselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 197 [1/1] (0.00ns)   --->   "%x_assign_33 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_55, i1 %tmp_177" [clefia.c:134]   --->   Operation 197 'bitconcatenate' 'x_assign_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%tmp_178 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_55, i32 6" [clefia.c:131]   --->   Operation 198 'bitselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_56)   --->   "%xor_ln132_56 = xor i8 %x_assign_33, i8 14" [clefia.c:132]   --->   Operation 199 'xor' 'xor_ln132_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 200 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_56 = select i1 %tmp_178, i8 %xor_ln132_56, i8 %x_assign_33" [clefia.c:131]   --->   Operation 200 'select' 'select_ln131_56' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln134_56 = trunc i8 %select_ln131_56" [clefia.c:134]   --->   Operation 201 'trunc' 'trunc_ln134_56' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_179 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_56, i32 7" [clefia.c:134]   --->   Operation 202 'bitselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 203 [1/2] (2.32ns)   --->   "%fin_6_load_24 = load i5 %fin_6_addr_7" [clefia.c:124]   --->   Operation 203 'load' 'fin_6_load_24' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 204 [1/2] (2.32ns)   --->   "%fin_6_load_25 = load i5 %fin_6_addr_6" [clefia.c:124]   --->   Operation 204 'load' 'fin_6_load_25' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 205 [2/2] (2.32ns)   --->   "%fin_6_load_26 = load i5 %fin_6_addr_5" [clefia.c:124]   --->   Operation 205 'load' 'fin_6_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 206 [2/2] (2.32ns)   --->   "%fin_6_load_27 = load i5 %fin_6_addr_4" [clefia.c:124]   --->   Operation 206 'load' 'fin_6_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 9 <SV = 8> <Delay = 6.99>
ST_9 : Operation 207 [1/1] (0.00ns)   --->   "%r_assign_9_load = load i4 %r_assign_9" [clefia.c:210]   --->   Operation 207 'load' 'r_assign_9_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 208 [1/1] (0.00ns)   --->   "%fin_6_addr_26 = getelementptr i8 %fin_6, i64 0, i64 5" [clefia.c:121]   --->   Operation 208 'getelementptr' 'fin_6_addr_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 209 [1/1] (0.00ns)   --->   "%fin_6_addr_27 = getelementptr i8 %fin_6, i64 0, i64 4" [clefia.c:121]   --->   Operation 209 'getelementptr' 'fin_6_addr_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 210 [2/2] (2.32ns)   --->   "%fin_6_load_4 = load i5 %fin_6_addr_27" [clefia.c:124]   --->   Operation 210 'load' 'fin_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 211 [2/2] (2.32ns)   --->   "%fin_6_load_5 = load i5 %fin_6_addr_26" [clefia.c:124]   --->   Operation 211 'load' 'fin_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 212 [1/1] (0.99ns)   --->   "%xor_ln124_290 = xor i8 %con256_load_52, i8 %fin_6_load_10" [clefia.c:124]   --->   Operation 212 'xor' 'xor_ln124_290' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 213 [1/2] (3.25ns)   --->   "%con256_load_53 = load i9 %con256_addr_52" [clefia.c:124]   --->   Operation 213 'load' 'con256_load_53' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 214 [1/2] (3.25ns)   --->   "%z_20 = load i8 %clefia_s0_addr_9" [clefia.c:174->clefia.c:212]   --->   Operation 214 'load' 'z_20' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i8 %xor_ln124_290" [clefia.c:175->clefia.c:212]   --->   Operation 215 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%clefia_s1_addr_10 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175" [clefia.c:175->clefia.c:212]   --->   Operation 216 'getelementptr' 'clefia_s1_addr_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [2/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s1_addr_10" [clefia.c:175->clefia.c:212]   --->   Operation 217 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%tmp_160 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_20, i32 7" [clefia.c:131]   --->   Operation 218 'bitselect' 'tmp_160' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_47)   --->   "%xor_ln132_47 = xor i8 %z_20, i8 14" [clefia.c:132]   --->   Operation 219 'xor' 'xor_ln132_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_47 = select i1 %tmp_160, i8 %xor_ln132_47, i8 %z_20" [clefia.c:131]   --->   Operation 220 'select' 'select_ln131_47' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln134_47 = trunc i8 %select_ln131_47" [clefia.c:134]   --->   Operation 221 'trunc' 'trunc_ln134_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_161 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 7" [clefia.c:134]   --->   Operation 222 'bitselect' 'tmp_161' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%x_assign_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_47, i1 %tmp_161" [clefia.c:134]   --->   Operation 223 'bitconcatenate' 'x_assign_27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%tmp_162 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_47, i32 6" [clefia.c:131]   --->   Operation 224 'bitselect' 'tmp_162' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_48)   --->   "%xor_ln132_48 = xor i8 %x_assign_27, i8 14" [clefia.c:132]   --->   Operation 225 'xor' 'xor_ln132_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_48 = select i1 %tmp_162, i8 %xor_ln132_48, i8 %x_assign_27" [clefia.c:131]   --->   Operation 226 'select' 'select_ln131_48' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "%trunc_ln134_48 = trunc i8 %select_ln131_48" [clefia.c:134]   --->   Operation 227 'trunc' 'trunc_ln134_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_163 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 7" [clefia.c:134]   --->   Operation 228 'bitselect' 'tmp_163' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 229 [1/1] (0.00ns)   --->   "%x_assign_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_48, i1 %tmp_163" [clefia.c:134]   --->   Operation 229 'bitconcatenate' 'x_assign_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%tmp_164 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_48, i32 6" [clefia.c:131]   --->   Operation 230 'bitselect' 'tmp_164' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_49)   --->   "%xor_ln132_49 = xor i8 %x_assign_28, i8 14" [clefia.c:132]   --->   Operation 231 'xor' 'xor_ln132_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_49 = select i1 %tmp_164, i8 %xor_ln132_49, i8 %x_assign_28" [clefia.c:131]   --->   Operation 232 'select' 'select_ln131_49' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln134_49 = trunc i8 %select_ln131_49" [clefia.c:134]   --->   Operation 233 'trunc' 'trunc_ln134_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_165 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_49, i32 7" [clefia.c:134]   --->   Operation 234 'bitselect' 'tmp_165' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.99ns)   --->   "%xor_ln180 = xor i8 %x_assign_27, i8 %x_assign_32" [clefia.c:180->clefia.c:212]   --->   Operation 235 'xor' 'xor_ln180' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [1/1] (0.00ns)   --->   "%or_ln213 = or i8 %idx21_i275_load, i8 8" [clefia.c:213]   --->   Operation 236 'or' 'or_ln213' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln121_209 = zext i8 %or_ln213" [clefia.c:121]   --->   Operation 237 'zext' 'zext_ln121_209' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.00ns)   --->   "%con256_addr_53 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_209" [clefia.c:121]   --->   Operation 238 'getelementptr' 'con256_addr_53' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 239 [2/2] (3.25ns)   --->   "%con256_load_54 = load i9 %con256_addr_53" [clefia.c:124]   --->   Operation 239 'load' 'con256_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_9 : Operation 240 [1/2] (2.32ns)   --->   "%fin_6_load_26 = load i5 %fin_6_addr_5" [clefia.c:124]   --->   Operation 240 'load' 'fin_6_load_26' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 241 [1/2] (2.32ns)   --->   "%fin_6_load_27 = load i5 %fin_6_addr_4" [clefia.c:124]   --->   Operation 241 'load' 'fin_6_load_27' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 242 [1/1] (1.30ns)   --->   "%icmp_ln216 = icmp_eq  i4 %r_assign_9_load, i4 0" [clefia.c:216]   --->   Operation 242 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 243 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_8, i5 %fin_6_addr_27" [clefia.c:117]   --->   Operation 243 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_9 : Operation 244 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_9, i5 %fin_6_addr_26" [clefia.c:117]   --->   Operation 244 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 10 <SV = 9> <Delay = 6.99>
ST_10 : Operation 245 [1/1] (0.00ns)   --->   "%fin_6_addr_24 = getelementptr i8 %fin_6, i64 0, i64 7" [clefia.c:121]   --->   Operation 245 'getelementptr' 'fin_6_addr_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%fin_6_addr_25 = getelementptr i8 %fin_6, i64 0, i64 6" [clefia.c:121]   --->   Operation 246 'getelementptr' 'fin_6_addr_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln134_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_41, i1 %tmp_149" [clefia.c:134]   --->   Operation 247 'bitconcatenate' 'or_ln134_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln134_16 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_43, i1 %tmp_153" [clefia.c:134]   --->   Operation 248 'bitconcatenate' 'or_ln134_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 249 [1/2] (2.32ns)   --->   "%fin_6_load_4 = load i5 %fin_6_addr_27" [clefia.c:124]   --->   Operation 249 'load' 'fin_6_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%xor_ln124_279 = xor i8 %fin_6_load_4, i8 %x_assign_25" [clefia.c:124]   --->   Operation 250 'xor' 'xor_ln124_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%xor_ln124_280 = xor i8 %xor_ln124_279, i8 %z" [clefia.c:124]   --->   Operation 251 'xor' 'xor_ln124_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%xor_ln124_281 = xor i8 %or_ln134_s, i8 %x_assign_s" [clefia.c:124]   --->   Operation 252 'xor' 'xor_ln124_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_283)   --->   "%xor_ln124_282 = xor i8 %xor_ln124_281, i8 %or_ln134_16" [clefia.c:124]   --->   Operation 253 'xor' 'xor_ln124_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_283 = xor i8 %xor_ln124_282, i8 %xor_ln124_280" [clefia.c:124]   --->   Operation 254 'xor' 'xor_ln124_283' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [1/2] (2.32ns)   --->   "%fin_6_load_5 = load i5 %fin_6_addr_26" [clefia.c:124]   --->   Operation 255 'load' 'fin_6_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%xor_ln124_284 = xor i8 %fin_6_load_5, i8 %or_ln134_s" [clefia.c:124]   --->   Operation 256 'xor' 'xor_ln124_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%xor_ln124_312 = xor i8 %xor_ln124_284, i8 %z_16" [clefia.c:124]   --->   Operation 257 'xor' 'xor_ln124_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%xor_ln124_313 = xor i8 %x_assign_24, i8 %x_assign_26" [clefia.c:124]   --->   Operation 258 'xor' 'xor_ln124_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_285)   --->   "%xor_ln124_314 = xor i8 %xor_ln124_313, i8 %or_ln134_16" [clefia.c:124]   --->   Operation 259 'xor' 'xor_ln124_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_285 = xor i8 %xor_ln124_314, i8 %xor_ln124_312" [clefia.c:124]   --->   Operation 260 'xor' 'xor_ln124_285' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [2/2] (2.32ns)   --->   "%fin_6_load_6 = load i5 %fin_6_addr_25" [clefia.c:124]   --->   Operation 261 'load' 'fin_6_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 262 [2/2] (2.32ns)   --->   "%fin_6_load_7 = load i5 %fin_6_addr_24" [clefia.c:124]   --->   Operation 262 'load' 'fin_6_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 263 [1/1] (0.99ns)   --->   "%xor_ln124_291 = xor i8 %con256_load_53, i8 %fin_6_load_11" [clefia.c:124]   --->   Operation 263 'xor' 'xor_ln124_291' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [1/2] (3.25ns)   --->   "%z_21 = load i8 %clefia_s1_addr_10" [clefia.c:175->clefia.c:212]   --->   Operation 264 'load' 'z_21' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln176 = zext i8 %xor_ln124_291" [clefia.c:176->clefia.c:212]   --->   Operation 265 'zext' 'zext_ln176' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.00ns)   --->   "%clefia_s0_addr_10 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176" [clefia.c:176->clefia.c:212]   --->   Operation 266 'getelementptr' 'clefia_s0_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 267 [2/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s0_addr_10" [clefia.c:176->clefia.c:212]   --->   Operation 267 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%tmp_166 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_21, i32 7" [clefia.c:131]   --->   Operation 268 'bitselect' 'tmp_166' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_50)   --->   "%xor_ln132_50 = xor i8 %z_21, i8 14" [clefia.c:132]   --->   Operation 269 'xor' 'xor_ln132_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 270 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_50 = select i1 %tmp_166, i8 %xor_ln132_50, i8 %z_21" [clefia.c:131]   --->   Operation 270 'select' 'select_ln131_50' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln134_50 = trunc i8 %select_ln131_50" [clefia.c:134]   --->   Operation 271 'trunc' 'trunc_ln134_50' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_167 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 7" [clefia.c:134]   --->   Operation 272 'bitselect' 'tmp_167' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%x_assign_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_50, i1 %tmp_167" [clefia.c:134]   --->   Operation 273 'bitconcatenate' 'x_assign_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%tmp_180 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_50, i32 6" [clefia.c:131]   --->   Operation 274 'bitselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_57)   --->   "%xor_ln132_57 = xor i8 %x_assign_29, i8 14" [clefia.c:132]   --->   Operation 275 'xor' 'xor_ln132_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 276 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_57 = select i1 %tmp_180, i8 %xor_ln132_57, i8 %x_assign_29" [clefia.c:131]   --->   Operation 276 'select' 'select_ln131_57' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln134_57 = trunc i8 %select_ln131_57" [clefia.c:134]   --->   Operation 277 'trunc' 'trunc_ln134_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_181 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 7" [clefia.c:134]   --->   Operation 278 'bitselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%x_assign_34 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_57, i1 %tmp_181" [clefia.c:134]   --->   Operation 279 'bitconcatenate' 'x_assign_34' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%tmp_182 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_57, i32 6" [clefia.c:131]   --->   Operation 280 'bitselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_58)   --->   "%xor_ln132_58 = xor i8 %x_assign_34, i8 14" [clefia.c:132]   --->   Operation 281 'xor' 'xor_ln132_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 282 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_58 = select i1 %tmp_182, i8 %xor_ln132_58, i8 %x_assign_34" [clefia.c:131]   --->   Operation 282 'select' 'select_ln131_58' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln134_58 = trunc i8 %select_ln131_58" [clefia.c:134]   --->   Operation 283 'trunc' 'trunc_ln134_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_183 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_58, i32 7" [clefia.c:134]   --->   Operation 284 'bitselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/2] (3.25ns)   --->   "%con256_load_54 = load i9 %con256_addr_53" [clefia.c:124]   --->   Operation 285 'load' 'con256_load_54' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln121_58 = or i8 %idx21_i275_load, i8 9" [clefia.c:121]   --->   Operation 286 'or' 'or_ln121_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln121_210 = zext i8 %or_ln121_58" [clefia.c:121]   --->   Operation 287 'zext' 'zext_ln121_210' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%con256_addr_54 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_210" [clefia.c:121]   --->   Operation 288 'getelementptr' 'con256_addr_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [2/2] (3.25ns)   --->   "%con256_load_55 = load i9 %con256_addr_54" [clefia.c:124]   --->   Operation 289 'load' 'con256_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_10 : Operation 290 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_10, i5 %fin_6_addr_25" [clefia.c:117]   --->   Operation 290 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 291 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_11, i5 %fin_6_addr_24" [clefia.c:117]   --->   Operation 291 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 10> <Delay = 6.99>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%fin_6_addr_18 = getelementptr i8 %fin_6, i64 0, i64 13" [clefia.c:121]   --->   Operation 292 'getelementptr' 'fin_6_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 293 [1/1] (0.00ns)   --->   "%fin_6_addr_19 = getelementptr i8 %fin_6, i64 0, i64 12" [clefia.c:121]   --->   Operation 293 'getelementptr' 'fin_6_addr_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln134_17 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_45, i1 %tmp_157" [clefia.c:134]   --->   Operation 294 'bitconcatenate' 'or_ln134_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln134_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_46, i1 %tmp_159" [clefia.c:134]   --->   Operation 295 'bitconcatenate' 'or_ln134_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 296 [1/2] (2.32ns)   --->   "%fin_6_load_6 = load i5 %fin_6_addr_25" [clefia.c:124]   --->   Operation 296 'load' 'fin_6_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%xor_ln124_315 = xor i8 %fin_6_load_6, i8 %or_ln134_18" [clefia.c:124]   --->   Operation 297 'xor' 'xor_ln124_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%xor_ln124_316 = xor i8 %xor_ln124_315, i8 %z_17" [clefia.c:124]   --->   Operation 298 'xor' 'xor_ln124_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%xor_ln124_317 = xor i8 %or_ln134_17, i8 %x_assign_s" [clefia.c:124]   --->   Operation 299 'xor' 'xor_ln124_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_286)   --->   "%xor_ln124_318 = xor i8 %xor_ln124_317, i8 %x_assign_25" [clefia.c:124]   --->   Operation 300 'xor' 'xor_ln124_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_286 = xor i8 %xor_ln124_318, i8 %xor_ln124_316" [clefia.c:124]   --->   Operation 301 'xor' 'xor_ln124_286' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/2] (2.32ns)   --->   "%fin_6_load_7 = load i5 %fin_6_addr_24" [clefia.c:124]   --->   Operation 302 'load' 'fin_6_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%xor_ln124_319 = xor i8 %fin_6_load_7, i8 %or_ln134_18" [clefia.c:124]   --->   Operation 303 'xor' 'xor_ln124_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%xor_ln124_320 = xor i8 %xor_ln124_319, i8 %z_18" [clefia.c:124]   --->   Operation 304 'xor' 'xor_ln124_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%xor_ln124_321 = xor i8 %x_assign_26, i8 %or_ln134_17" [clefia.c:124]   --->   Operation 305 'xor' 'xor_ln124_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_287)   --->   "%xor_ln124_322 = xor i8 %xor_ln124_321, i8 %x_assign_24" [clefia.c:124]   --->   Operation 306 'xor' 'xor_ln124_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_287 = xor i8 %xor_ln124_322, i8 %xor_ln124_320" [clefia.c:124]   --->   Operation 307 'xor' 'xor_ln124_287' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 308 [1/2] (3.25ns)   --->   "%z_22 = load i8 %clefia_s0_addr_10" [clefia.c:176->clefia.c:212]   --->   Operation 308 'load' 'z_22' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%tmp_168 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_22, i32 7" [clefia.c:131]   --->   Operation 309 'bitselect' 'tmp_168' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_51)   --->   "%xor_ln132_51 = xor i8 %z_22, i8 14" [clefia.c:132]   --->   Operation 310 'xor' 'xor_ln132_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_51 = select i1 %tmp_168, i8 %xor_ln132_51, i8 %z_22" [clefia.c:131]   --->   Operation 311 'select' 'select_ln131_51' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%trunc_ln134_51 = trunc i8 %select_ln131_51" [clefia.c:134]   --->   Operation 312 'trunc' 'trunc_ln134_51' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_169 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 7" [clefia.c:134]   --->   Operation 313 'bitselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%x_assign_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_51, i1 %tmp_169" [clefia.c:134]   --->   Operation 314 'bitconcatenate' 'x_assign_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%tmp_170 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_51, i32 6" [clefia.c:131]   --->   Operation 315 'bitselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_52)   --->   "%xor_ln132_52 = xor i8 %x_assign_30, i8 14" [clefia.c:132]   --->   Operation 316 'xor' 'xor_ln132_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_52 = select i1 %tmp_170, i8 %xor_ln132_52, i8 %x_assign_30" [clefia.c:131]   --->   Operation 317 'select' 'select_ln131_52' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln134_52 = trunc i8 %select_ln131_52" [clefia.c:134]   --->   Operation 318 'trunc' 'trunc_ln134_52' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%tmp_171 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 7" [clefia.c:134]   --->   Operation 319 'bitselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%x_assign_31 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_52, i1 %tmp_171" [clefia.c:134]   --->   Operation 320 'bitconcatenate' 'x_assign_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%tmp_172 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_52, i32 6" [clefia.c:131]   --->   Operation 321 'bitselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_53)   --->   "%xor_ln132_53 = xor i8 %x_assign_31, i8 14" [clefia.c:132]   --->   Operation 322 'xor' 'xor_ln132_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_53 = select i1 %tmp_172, i8 %xor_ln132_53, i8 %x_assign_31" [clefia.c:131]   --->   Operation 323 'select' 'select_ln131_53' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln134_53 = trunc i8 %select_ln131_53" [clefia.c:134]   --->   Operation 324 'trunc' 'trunc_ln134_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_173 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_53, i32 7" [clefia.c:134]   --->   Operation 325 'bitselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [2/2] (2.32ns)   --->   "%fin_6_load_12 = load i5 %fin_6_addr_19" [clefia.c:124]   --->   Operation 326 'load' 'fin_6_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 327 [2/2] (2.32ns)   --->   "%fin_6_load_13 = load i5 %fin_6_addr_18" [clefia.c:124]   --->   Operation 327 'load' 'fin_6_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 328 [1/1] (0.99ns)   --->   "%xor_ln124_296 = xor i8 %con256_load_54, i8 %fin_6_load_16" [clefia.c:124]   --->   Operation 328 'xor' 'xor_ln124_296' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 329 [1/2] (3.25ns)   --->   "%con256_load_55 = load i9 %con256_addr_54" [clefia.c:124]   --->   Operation 329 'load' 'con256_load_55' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_11 : Operation 330 [1/1] (0.00ns)   --->   "%or_ln121_59 = or i8 %idx21_i275_load, i8 10" [clefia.c:121]   --->   Operation 330 'or' 'or_ln121_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln121_211 = zext i8 %or_ln121_59" [clefia.c:121]   --->   Operation 331 'zext' 'zext_ln121_211' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%con256_addr_55 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_211" [clefia.c:121]   --->   Operation 332 'getelementptr' 'con256_addr_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [2/2] (3.25ns)   --->   "%con256_load_56 = load i9 %con256_addr_55" [clefia.c:124]   --->   Operation 333 'load' 'con256_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_11 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln150_2 = zext i8 %xor_ln124_296" [clefia.c:150->clefia.c:213]   --->   Operation 334 'zext' 'zext_ln150_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%clefia_s0_addr_11 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln150_2" [clefia.c:150->clefia.c:213]   --->   Operation 335 'getelementptr' 'clefia_s0_addr_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [2/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_11" [clefia.c:150->clefia.c:213]   --->   Operation 336 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_11 : Operation 337 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_16, i5 %fin_6_addr_19" [clefia.c:117]   --->   Operation 337 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 338 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_17, i5 %fin_6_addr_18" [clefia.c:117]   --->   Operation 338 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 11> <Delay = 5.75>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "%fin_6_addr_16 = getelementptr i8 %fin_6, i64 0, i64 15" [clefia.c:121]   --->   Operation 339 'getelementptr' 'fin_6_addr_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%fin_6_addr_17 = getelementptr i8 %fin_6, i64 0, i64 14" [clefia.c:121]   --->   Operation 340 'getelementptr' 'fin_6_addr_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%or_ln134_19 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_49, i1 %tmp_165" [clefia.c:134]   --->   Operation 341 'bitconcatenate' 'or_ln134_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%or_ln134_20 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_53, i1 %tmp_173" [clefia.c:134]   --->   Operation 342 'bitconcatenate' 'or_ln134_20' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%or_ln134_21 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_56, i1 %tmp_179" [clefia.c:134]   --->   Operation 343 'bitconcatenate' 'or_ln134_21' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%or_ln134_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_58, i1 %tmp_183" [clefia.c:134]   --->   Operation 344 'bitconcatenate' 'or_ln134_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/2] (2.32ns)   --->   "%fin_6_load_12 = load i5 %fin_6_addr_19" [clefia.c:124]   --->   Operation 345 'load' 'fin_6_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_292)   --->   "%xor_ln124_323 = xor i8 %fin_6_load_12, i8 %x_assign_30" [clefia.c:124]   --->   Operation 346 'xor' 'xor_ln124_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_292)   --->   "%xor_ln124_324 = xor i8 %xor_ln124_323, i8 %z_19" [clefia.c:124]   --->   Operation 347 'xor' 'xor_ln124_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_292)   --->   "%xor_ln124_325 = xor i8 %or_ln134_20, i8 %x_assign_29" [clefia.c:124]   --->   Operation 348 'xor' 'xor_ln124_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_292)   --->   "%xor_ln124_326 = xor i8 %xor_ln124_325, i8 %or_ln134_19" [clefia.c:124]   --->   Operation 349 'xor' 'xor_ln124_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_292 = xor i8 %xor_ln124_326, i8 %xor_ln124_324" [clefia.c:124]   --->   Operation 350 'xor' 'xor_ln124_292' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/2] (2.32ns)   --->   "%fin_6_load_13 = load i5 %fin_6_addr_18" [clefia.c:124]   --->   Operation 351 'load' 'fin_6_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_293)   --->   "%xor_ln124_327 = xor i8 %fin_6_load_13, i8 %x_assign_30" [clefia.c:124]   --->   Operation 352 'xor' 'xor_ln124_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_293)   --->   "%xor_ln124_328 = xor i8 %xor_ln124_327, i8 %z_20" [clefia.c:124]   --->   Operation 353 'xor' 'xor_ln124_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_293)   --->   "%xor_ln124_329 = xor i8 %or_ln134_21, i8 %x_assign_29" [clefia.c:124]   --->   Operation 354 'xor' 'xor_ln124_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_293)   --->   "%xor_ln124_330 = xor i8 %xor_ln124_328, i8 %or_ln134_22" [clefia.c:124]   --->   Operation 355 'xor' 'xor_ln124_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_293 = xor i8 %xor_ln124_330, i8 %xor_ln124_329" [clefia.c:124]   --->   Operation 356 'xor' 'xor_ln124_293' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [2/2] (2.32ns)   --->   "%fin_6_load_14 = load i5 %fin_6_addr_17" [clefia.c:124]   --->   Operation 357 'load' 'fin_6_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 358 [2/2] (2.32ns)   --->   "%fin_6_load_15 = load i5 %fin_6_addr_16" [clefia.c:124]   --->   Operation 358 'load' 'fin_6_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 359 [1/1] (0.99ns)   --->   "%xor_ln124_297 = xor i8 %con256_load_55, i8 %fin_6_load_17" [clefia.c:124]   --->   Operation 359 'xor' 'xor_ln124_297' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/2] (3.25ns)   --->   "%con256_load_56 = load i9 %con256_addr_55" [clefia.c:124]   --->   Operation 360 'load' 'con256_load_56' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%or_ln121_60 = or i8 %idx21_i275_load, i8 11" [clefia.c:121]   --->   Operation 361 'or' 'or_ln121_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%zext_ln121_212 = zext i8 %or_ln121_60" [clefia.c:121]   --->   Operation 362 'zext' 'zext_ln121_212' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%con256_addr_56 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_212" [clefia.c:121]   --->   Operation 363 'getelementptr' 'con256_addr_56' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [2/2] (3.25ns)   --->   "%con256_load_57 = load i9 %con256_addr_56" [clefia.c:124]   --->   Operation 364 'load' 'con256_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_12 : Operation 365 [1/2] (3.25ns)   --->   "%z_23 = load i8 %clefia_s0_addr_11" [clefia.c:150->clefia.c:213]   --->   Operation 365 'load' 'z_23' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln151_2 = zext i8 %xor_ln124_297" [clefia.c:151->clefia.c:213]   --->   Operation 366 'zext' 'zext_ln151_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 367 [1/1] (0.00ns)   --->   "%clefia_s1_addr_11 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln151_2" [clefia.c:151->clefia.c:213]   --->   Operation 367 'getelementptr' 'clefia_s1_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 368 [2/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_11" [clefia.c:151->clefia.c:213]   --->   Operation 368 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_12 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%tmp_194 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_23, i32 7" [clefia.c:131]   --->   Operation 369 'bitselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_64)   --->   "%xor_ln132_64 = xor i8 %z_23, i8 14" [clefia.c:132]   --->   Operation 370 'xor' 'xor_ln132_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_64 = select i1 %tmp_194, i8 %xor_ln132_64, i8 %z_23" [clefia.c:131]   --->   Operation 371 'select' 'select_ln131_64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln134_64 = trunc i8 %select_ln131_64" [clefia.c:134]   --->   Operation 372 'trunc' 'trunc_ln134_64' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_195 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 7" [clefia.c:134]   --->   Operation 373 'bitselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 374 [1/1] (0.00ns)   --->   "%x_assign_38 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_64, i1 %tmp_195" [clefia.c:134]   --->   Operation 374 'bitconcatenate' 'x_assign_38' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%tmp_196 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_64, i32 6" [clefia.c:131]   --->   Operation 375 'bitselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_65)   --->   "%xor_ln132_65 = xor i8 %x_assign_38, i8 14" [clefia.c:132]   --->   Operation 376 'xor' 'xor_ln132_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 377 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_65 = select i1 %tmp_196, i8 %xor_ln132_65, i8 %x_assign_38" [clefia.c:131]   --->   Operation 377 'select' 'select_ln131_65' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln134_65 = trunc i8 %select_ln131_65" [clefia.c:134]   --->   Operation 378 'trunc' 'trunc_ln134_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_197 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_65, i32 7" [clefia.c:134]   --->   Operation 379 'bitselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 380 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_18, i5 %fin_6_addr_17" [clefia.c:117]   --->   Operation 380 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 381 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_19, i5 %fin_6_addr_16" [clefia.c:117]   --->   Operation 381 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 12> <Delay = 5.75>
ST_13 : Operation 382 [1/1] (0.00ns)   --->   "%fin_6_addr_10 = getelementptr i8 %fin_6, i64 0, i64 21" [clefia.c:121]   --->   Operation 382 'getelementptr' 'fin_6_addr_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%fin_6_addr_11 = getelementptr i8 %fin_6, i64 0, i64 20" [clefia.c:121]   --->   Operation 383 'getelementptr' 'fin_6_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 384 [1/2] (2.32ns)   --->   "%fin_6_load_14 = load i5 %fin_6_addr_17" [clefia.c:124]   --->   Operation 384 'load' 'fin_6_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_294)   --->   "%xor_ln124_331 = xor i8 %z_21, i8 %fin_6_load_14" [clefia.c:124]   --->   Operation 385 'xor' 'xor_ln124_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_294)   --->   "%xor_ln124_332 = xor i8 %or_ln134_20, i8 %xor_ln180" [clefia.c:124]   --->   Operation 386 'xor' 'xor_ln124_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_294)   --->   "%xor_ln124_333 = xor i8 %xor_ln124_331, i8 %or_ln134_19" [clefia.c:124]   --->   Operation 387 'xor' 'xor_ln124_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_294 = xor i8 %xor_ln124_333, i8 %xor_ln124_332" [clefia.c:124]   --->   Operation 388 'xor' 'xor_ln124_294' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [1/2] (2.32ns)   --->   "%fin_6_load_15 = load i5 %fin_6_addr_16" [clefia.c:124]   --->   Operation 389 'load' 'fin_6_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_295)   --->   "%xor_ln124_334 = xor i8 %z_22, i8 %fin_6_load_15" [clefia.c:124]   --->   Operation 390 'xor' 'xor_ln124_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_295)   --->   "%xor_ln124_335 = xor i8 %or_ln134_22, i8 %xor_ln180" [clefia.c:124]   --->   Operation 391 'xor' 'xor_ln124_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_295)   --->   "%xor_ln124_336 = xor i8 %xor_ln124_334, i8 %or_ln134_21" [clefia.c:124]   --->   Operation 392 'xor' 'xor_ln124_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_295 = xor i8 %xor_ln124_336, i8 %xor_ln124_335" [clefia.c:124]   --->   Operation 393 'xor' 'xor_ln124_295' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [1/1] (0.99ns)   --->   "%xor_ln124_298 = xor i8 %con256_load_56, i8 %fin_6_load_18" [clefia.c:124]   --->   Operation 394 'xor' 'xor_ln124_298' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [1/2] (3.25ns)   --->   "%con256_load_57 = load i9 %con256_addr_56" [clefia.c:124]   --->   Operation 395 'load' 'con256_load_57' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_13 : Operation 396 [1/2] (3.25ns)   --->   "%z_24 = load i8 %clefia_s1_addr_11" [clefia.c:151->clefia.c:213]   --->   Operation 396 'load' 'z_24' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln152_2 = zext i8 %xor_ln124_298" [clefia.c:152->clefia.c:213]   --->   Operation 397 'zext' 'zext_ln152_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 398 [1/1] (0.00ns)   --->   "%clefia_s0_addr_12 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln152_2" [clefia.c:152->clefia.c:213]   --->   Operation 398 'getelementptr' 'clefia_s0_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 399 [2/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s0_addr_12" [clefia.c:152->clefia.c:213]   --->   Operation 399 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%tmp_184 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_24, i32 7" [clefia.c:131]   --->   Operation 400 'bitselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_59)   --->   "%xor_ln132_59 = xor i8 %z_24, i8 14" [clefia.c:132]   --->   Operation 401 'xor' 'xor_ln132_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_59 = select i1 %tmp_184, i8 %xor_ln132_59, i8 %z_24" [clefia.c:131]   --->   Operation 402 'select' 'select_ln131_59' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln134_59 = trunc i8 %select_ln131_59" [clefia.c:134]   --->   Operation 403 'trunc' 'trunc_ln134_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_185 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 7" [clefia.c:134]   --->   Operation 404 'bitselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%x_assign_35 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_59, i1 %tmp_185" [clefia.c:134]   --->   Operation 405 'bitconcatenate' 'x_assign_35' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%tmp_198 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_59, i32 6" [clefia.c:131]   --->   Operation 406 'bitselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_66)   --->   "%xor_ln132_66 = xor i8 %x_assign_35, i8 14" [clefia.c:132]   --->   Operation 407 'xor' 'xor_ln132_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 408 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_66 = select i1 %tmp_198, i8 %xor_ln132_66, i8 %x_assign_35" [clefia.c:131]   --->   Operation 408 'select' 'select_ln131_66' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln134_66 = trunc i8 %select_ln131_66" [clefia.c:134]   --->   Operation 409 'trunc' 'trunc_ln134_66' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_199 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_66, i32 7" [clefia.c:134]   --->   Operation 410 'bitselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 411 [2/2] (2.32ns)   --->   "%fin_6_load_20 = load i5 %fin_6_addr_11" [clefia.c:124]   --->   Operation 411 'load' 'fin_6_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 412 [2/2] (2.32ns)   --->   "%fin_6_load_21 = load i5 %fin_6_addr_10" [clefia.c:124]   --->   Operation 412 'load' 'fin_6_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 413 [1/1] (0.00ns)   --->   "%or_ln214 = or i8 %idx21_i275_load, i8 12" [clefia.c:214]   --->   Operation 413 'or' 'or_ln214' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln121_213 = zext i8 %or_ln214" [clefia.c:121]   --->   Operation 414 'zext' 'zext_ln121_213' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 415 [1/1] (0.00ns)   --->   "%con256_addr_57 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_213" [clefia.c:121]   --->   Operation 415 'getelementptr' 'con256_addr_57' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 416 [2/2] (3.25ns)   --->   "%con256_load_58 = load i9 %con256_addr_57" [clefia.c:124]   --->   Operation 416 'load' 'con256_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_13 : Operation 417 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_24, i5 %fin_6_addr_11" [clefia.c:117]   --->   Operation 417 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 418 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_25, i5 %fin_6_addr_10" [clefia.c:117]   --->   Operation 418 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 14 <SV = 13> <Delay = 5.75>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%fin_6_addr_8 = getelementptr i8 %fin_6, i64 0, i64 23" [clefia.c:121]   --->   Operation 419 'getelementptr' 'fin_6_addr_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%fin_6_addr_9 = getelementptr i8 %fin_6, i64 0, i64 22" [clefia.c:121]   --->   Operation 420 'getelementptr' 'fin_6_addr_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.99ns)   --->   "%xor_ln124_299 = xor i8 %con256_load_57, i8 %fin_6_load_19" [clefia.c:124]   --->   Operation 421 'xor' 'xor_ln124_299' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [1/2] (3.25ns)   --->   "%z_25 = load i8 %clefia_s0_addr_12" [clefia.c:152->clefia.c:213]   --->   Operation 422 'load' 'z_25' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln153_2 = zext i8 %xor_ln124_299" [clefia.c:153->clefia.c:213]   --->   Operation 423 'zext' 'zext_ln153_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%clefia_s1_addr_12 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln153_2" [clefia.c:153->clefia.c:213]   --->   Operation 424 'getelementptr' 'clefia_s1_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [2/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s1_addr_12" [clefia.c:153->clefia.c:213]   --->   Operation 425 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_14 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%tmp_186 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_25, i32 7" [clefia.c:131]   --->   Operation 426 'bitselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_60)   --->   "%xor_ln132_60 = xor i8 %z_25, i8 14" [clefia.c:132]   --->   Operation 427 'xor' 'xor_ln132_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_60 = select i1 %tmp_186, i8 %xor_ln132_60, i8 %z_25" [clefia.c:131]   --->   Operation 428 'select' 'select_ln131_60' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln134_60 = trunc i8 %select_ln131_60" [clefia.c:134]   --->   Operation 429 'trunc' 'trunc_ln134_60' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_187 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 7" [clefia.c:134]   --->   Operation 430 'bitselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%x_assign_36 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_60, i1 %tmp_187" [clefia.c:134]   --->   Operation 431 'bitconcatenate' 'x_assign_36' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%tmp_188 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_60, i32 6" [clefia.c:131]   --->   Operation 432 'bitselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_61)   --->   "%xor_ln132_61 = xor i8 %x_assign_36, i8 14" [clefia.c:132]   --->   Operation 433 'xor' 'xor_ln132_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_61 = select i1 %tmp_188, i8 %xor_ln132_61, i8 %x_assign_36" [clefia.c:131]   --->   Operation 434 'select' 'select_ln131_61' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln134_61 = trunc i8 %select_ln131_61" [clefia.c:134]   --->   Operation 435 'trunc' 'trunc_ln134_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_189 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_61, i32 7" [clefia.c:134]   --->   Operation 436 'bitselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/2] (2.32ns)   --->   "%fin_6_load_20 = load i5 %fin_6_addr_11" [clefia.c:124]   --->   Operation 437 'load' 'fin_6_load_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 438 [1/2] (2.32ns)   --->   "%fin_6_load_21 = load i5 %fin_6_addr_10" [clefia.c:124]   --->   Operation 438 'load' 'fin_6_load_21' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 439 [2/2] (2.32ns)   --->   "%fin_6_load_22 = load i5 %fin_6_addr_9" [clefia.c:124]   --->   Operation 439 'load' 'fin_6_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 440 [2/2] (2.32ns)   --->   "%fin_6_load_23 = load i5 %fin_6_addr_8" [clefia.c:124]   --->   Operation 440 'load' 'fin_6_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 441 [1/2] (3.25ns)   --->   "%con256_load_58 = load i9 %con256_addr_57" [clefia.c:124]   --->   Operation 441 'load' 'con256_load_58' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln121_61 = or i8 %idx21_i275_load, i8 13" [clefia.c:121]   --->   Operation 442 'or' 'or_ln121_61' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln121_214 = zext i8 %or_ln121_61" [clefia.c:121]   --->   Operation 443 'zext' 'zext_ln121_214' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%con256_addr_58 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_214" [clefia.c:121]   --->   Operation 444 'getelementptr' 'con256_addr_58' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [2/2] (3.25ns)   --->   "%con256_load_59 = load i9 %con256_addr_58" [clefia.c:124]   --->   Operation 445 'load' 'con256_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_14 : Operation 446 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_26, i5 %fin_6_addr_9" [clefia.c:117]   --->   Operation 446 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_14 : Operation 447 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_27, i5 %fin_6_addr_8" [clefia.c:117]   --->   Operation 447 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 15 <SV = 14> <Delay = 6.74>
ST_15 : Operation 448 [1/1] (0.00ns)   --->   "%fin_6_addr_2 = getelementptr i8 %fin_6, i64 0, i64 29" [clefia.c:121]   --->   Operation 448 'getelementptr' 'fin_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 449 [1/1] (0.00ns)   --->   "%fin_6_addr_3 = getelementptr i8 %fin_6, i64 0, i64 28" [clefia.c:121]   --->   Operation 449 'getelementptr' 'fin_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 450 [1/2] (3.25ns)   --->   "%z_26 = load i8 %clefia_s1_addr_12" [clefia.c:153->clefia.c:213]   --->   Operation 450 'load' 'z_26' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%or_ln134_23 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_61, i1 %tmp_189" [clefia.c:134]   --->   Operation 451 'bitconcatenate' 'or_ln134_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%tmp_190 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_26, i32 7" [clefia.c:131]   --->   Operation 452 'bitselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_62)   --->   "%xor_ln132_62 = xor i8 %z_26, i8 14" [clefia.c:132]   --->   Operation 453 'xor' 'xor_ln132_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 454 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_62 = select i1 %tmp_190, i8 %xor_ln132_62, i8 %z_26" [clefia.c:131]   --->   Operation 454 'select' 'select_ln131_62' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 455 [1/1] (0.00ns)   --->   "%trunc_ln134_62 = trunc i8 %select_ln131_62" [clefia.c:134]   --->   Operation 455 'trunc' 'trunc_ln134_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 456 [1/1] (0.00ns)   --->   "%tmp_191 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 7" [clefia.c:134]   --->   Operation 456 'bitselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 457 [1/1] (0.00ns)   --->   "%x_assign_37 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_62, i1 %tmp_191" [clefia.c:134]   --->   Operation 457 'bitconcatenate' 'x_assign_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%tmp_192 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_62, i32 6" [clefia.c:131]   --->   Operation 458 'bitselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_63)   --->   "%xor_ln132_63 = xor i8 %x_assign_37, i8 14" [clefia.c:132]   --->   Operation 459 'xor' 'xor_ln132_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 460 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_63 = select i1 %tmp_192, i8 %xor_ln132_63, i8 %x_assign_37" [clefia.c:131]   --->   Operation 460 'select' 'select_ln131_63' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 461 [1/1] (0.00ns)   --->   "%trunc_ln134_63 = trunc i8 %select_ln131_63" [clefia.c:134]   --->   Operation 461 'trunc' 'trunc_ln134_63' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 462 [1/1] (0.00ns)   --->   "%tmp_193 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_63, i32 7" [clefia.c:134]   --->   Operation 462 'bitselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln134_24 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_63, i1 %tmp_193" [clefia.c:134]   --->   Operation 463 'bitconcatenate' 'or_ln134_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%or_ln134_25 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_65, i1 %tmp_197" [clefia.c:134]   --->   Operation 464 'bitconcatenate' 'or_ln134_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (0.00ns)   --->   "%or_ln134_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_66, i1 %tmp_199" [clefia.c:134]   --->   Operation 465 'bitconcatenate' 'or_ln134_26' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_300)   --->   "%xor_ln124_337 = xor i8 %fin_6_load_20, i8 %x_assign_37" [clefia.c:124]   --->   Operation 466 'xor' 'xor_ln124_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_300)   --->   "%xor_ln124_338 = xor i8 %xor_ln124_337, i8 %z_23" [clefia.c:124]   --->   Operation 467 'xor' 'xor_ln124_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_300)   --->   "%xor_ln124_339 = xor i8 %or_ln134_23, i8 %x_assign_35" [clefia.c:124]   --->   Operation 468 'xor' 'xor_ln124_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_300)   --->   "%xor_ln124_340 = xor i8 %xor_ln124_339, i8 %or_ln134_24" [clefia.c:124]   --->   Operation 469 'xor' 'xor_ln124_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_300 = xor i8 %xor_ln124_340, i8 %xor_ln124_338" [clefia.c:124]   --->   Operation 470 'xor' 'xor_ln124_300' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_301)   --->   "%xor_ln124_341 = xor i8 %fin_6_load_21, i8 %or_ln134_23" [clefia.c:124]   --->   Operation 471 'xor' 'xor_ln124_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_301)   --->   "%xor_ln124_342 = xor i8 %xor_ln124_341, i8 %z_24" [clefia.c:124]   --->   Operation 472 'xor' 'xor_ln124_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_301)   --->   "%xor_ln124_343 = xor i8 %x_assign_36, i8 %x_assign_38" [clefia.c:124]   --->   Operation 473 'xor' 'xor_ln124_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_301)   --->   "%xor_ln124_344 = xor i8 %xor_ln124_343, i8 %or_ln134_24" [clefia.c:124]   --->   Operation 474 'xor' 'xor_ln124_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_301 = xor i8 %xor_ln124_344, i8 %xor_ln124_342" [clefia.c:124]   --->   Operation 475 'xor' 'xor_ln124_301' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 476 [1/2] (2.32ns)   --->   "%fin_6_load_22 = load i5 %fin_6_addr_9" [clefia.c:124]   --->   Operation 476 'load' 'fin_6_load_22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_302)   --->   "%xor_ln124_345 = xor i8 %fin_6_load_22, i8 %or_ln134_26" [clefia.c:124]   --->   Operation 477 'xor' 'xor_ln124_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_302)   --->   "%xor_ln124_346 = xor i8 %xor_ln124_345, i8 %z_25" [clefia.c:124]   --->   Operation 478 'xor' 'xor_ln124_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_302)   --->   "%xor_ln124_347 = xor i8 %or_ln134_25, i8 %x_assign_35" [clefia.c:124]   --->   Operation 479 'xor' 'xor_ln124_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_302)   --->   "%xor_ln124_348 = xor i8 %xor_ln124_347, i8 %x_assign_37" [clefia.c:124]   --->   Operation 480 'xor' 'xor_ln124_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_302 = xor i8 %xor_ln124_348, i8 %xor_ln124_346" [clefia.c:124]   --->   Operation 481 'xor' 'xor_ln124_302' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 482 [1/2] (2.32ns)   --->   "%fin_6_load_23 = load i5 %fin_6_addr_8" [clefia.c:124]   --->   Operation 482 'load' 'fin_6_load_23' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_303)   --->   "%xor_ln124_349 = xor i8 %fin_6_load_23, i8 %or_ln134_26" [clefia.c:124]   --->   Operation 483 'xor' 'xor_ln124_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_303)   --->   "%xor_ln124_350 = xor i8 %xor_ln124_349, i8 %z_26" [clefia.c:124]   --->   Operation 484 'xor' 'xor_ln124_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_303)   --->   "%xor_ln124_351 = xor i8 %x_assign_38, i8 %or_ln134_25" [clefia.c:124]   --->   Operation 485 'xor' 'xor_ln124_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_303)   --->   "%xor_ln124_352 = xor i8 %xor_ln124_351, i8 %x_assign_36" [clefia.c:124]   --->   Operation 486 'xor' 'xor_ln124_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_303 = xor i8 %xor_ln124_352, i8 %xor_ln124_350" [clefia.c:124]   --->   Operation 487 'xor' 'xor_ln124_303' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (0.99ns)   --->   "%xor_ln124_304 = xor i8 %con256_load_58, i8 %fin_6_load_24" [clefia.c:124]   --->   Operation 488 'xor' 'xor_ln124_304' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/2] (3.25ns)   --->   "%con256_load_59 = load i9 %con256_addr_58" [clefia.c:124]   --->   Operation 489 'load' 'con256_load_59' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_15 : Operation 490 [1/1] (0.00ns)   --->   "%or_ln121_62 = or i8 %idx21_i275_load, i8 14" [clefia.c:121]   --->   Operation 490 'or' 'or_ln121_62' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln121_215 = zext i8 %or_ln121_62" [clefia.c:121]   --->   Operation 491 'zext' 'zext_ln121_215' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%con256_addr_59 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_215" [clefia.c:121]   --->   Operation 492 'getelementptr' 'con256_addr_59' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [2/2] (3.25ns)   --->   "%con256_load_60 = load i9 %con256_addr_59" [clefia.c:124]   --->   Operation 493 'load' 'con256_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_15 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i8 %xor_ln124_304" [clefia.c:173->clefia.c:214]   --->   Operation 494 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%clefia_s1_addr_13 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173_2" [clefia.c:173->clefia.c:214]   --->   Operation 495 'getelementptr' 'clefia_s1_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [2/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_13" [clefia.c:173->clefia.c:214]   --->   Operation 496 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_15 : Operation 497 [2/2] (2.32ns)   --->   "%fin_6_load_28 = load i5 %fin_6_addr_3" [clefia.c:124]   --->   Operation 497 'load' 'fin_6_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 498 [2/2] (2.32ns)   --->   "%fin_6_load_29 = load i5 %fin_6_addr_2" [clefia.c:124]   --->   Operation 498 'load' 'fin_6_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 499 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load, i5 %fin_6_addr_3" [clefia.c:117]   --->   Operation 499 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_15 : Operation 500 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_1, i5 %fin_6_addr_2" [clefia.c:117]   --->   Operation 500 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 16 <SV = 15> <Delay = 6.99>
ST_16 : Operation 501 [1/1] (0.00ns)   --->   "%fin_6_addr = getelementptr i8 %fin_6, i64 0, i64 31" [clefia.c:121]   --->   Operation 501 'getelementptr' 'fin_6_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 502 [1/1] (0.00ns)   --->   "%fin_6_addr_1 = getelementptr i8 %fin_6, i64 0, i64 30" [clefia.c:121]   --->   Operation 502 'getelementptr' 'fin_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 503 [1/1] (0.99ns)   --->   "%xor_ln124_305 = xor i8 %con256_load_59, i8 %fin_6_load_25" [clefia.c:124]   --->   Operation 503 'xor' 'xor_ln124_305' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 504 [1/2] (3.25ns)   --->   "%con256_load_60 = load i9 %con256_addr_59" [clefia.c:124]   --->   Operation 504 'load' 'con256_load_60' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_16 : Operation 505 [1/1] (0.00ns)   --->   "%or_ln121_63 = or i8 %idx21_i275_load, i8 15" [clefia.c:121]   --->   Operation 505 'or' 'or_ln121_63' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln121_216 = zext i8 %or_ln121_63" [clefia.c:121]   --->   Operation 506 'zext' 'zext_ln121_216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 507 [1/1] (0.00ns)   --->   "%con256_addr_60 = getelementptr i8 %con256, i64 0, i64 %zext_ln121_216" [clefia.c:121]   --->   Operation 507 'getelementptr' 'con256_addr_60' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 508 [2/2] (3.25ns)   --->   "%con256_load_61 = load i9 %con256_addr_60" [clefia.c:124]   --->   Operation 508 'load' 'con256_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_16 : Operation 509 [1/2] (3.25ns)   --->   "%z_27 = load i8 %clefia_s1_addr_13" [clefia.c:173->clefia.c:214]   --->   Operation 509 'load' 'z_27' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i8 %xor_ln124_305" [clefia.c:174->clefia.c:214]   --->   Operation 510 'zext' 'zext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 511 [1/1] (0.00ns)   --->   "%clefia_s0_addr_13 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174_2" [clefia.c:174->clefia.c:214]   --->   Operation 511 'getelementptr' 'clefia_s0_addr_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 512 [2/2] (3.25ns)   --->   "%z_28 = load i8 %clefia_s0_addr_13" [clefia.c:174->clefia.c:214]   --->   Operation 512 'load' 'z_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_16 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_74)   --->   "%tmp_214 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_27, i32 7" [clefia.c:131]   --->   Operation 513 'bitselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_74)   --->   "%xor_ln132_74 = xor i8 %z_27, i8 14" [clefia.c:132]   --->   Operation 514 'xor' 'xor_ln132_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 515 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_74 = select i1 %tmp_214, i8 %xor_ln132_74, i8 %z_27" [clefia.c:131]   --->   Operation 515 'select' 'select_ln131_74' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln134_74 = trunc i8 %select_ln131_74" [clefia.c:134]   --->   Operation 516 'trunc' 'trunc_ln134_74' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 517 [1/1] (0.00ns)   --->   "%tmp_215 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_74, i32 7" [clefia.c:134]   --->   Operation 517 'bitselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 518 [1/1] (0.00ns)   --->   "%x_assign_44 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_74, i1 %tmp_215" [clefia.c:134]   --->   Operation 518 'bitconcatenate' 'x_assign_44' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_75)   --->   "%tmp_216 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_74, i32 6" [clefia.c:131]   --->   Operation 519 'bitselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_75)   --->   "%xor_ln132_75 = xor i8 %x_assign_44, i8 14" [clefia.c:132]   --->   Operation 520 'xor' 'xor_ln132_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 521 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_75 = select i1 %tmp_216, i8 %xor_ln132_75, i8 %x_assign_44" [clefia.c:131]   --->   Operation 521 'select' 'select_ln131_75' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln134_75 = trunc i8 %select_ln131_75" [clefia.c:134]   --->   Operation 522 'trunc' 'trunc_ln134_75' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_217 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_75, i32 7" [clefia.c:134]   --->   Operation 523 'bitselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%x_assign_45 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_75, i1 %tmp_217" [clefia.c:134]   --->   Operation 524 'bitconcatenate' 'x_assign_45' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_76)   --->   "%tmp_218 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_75, i32 6" [clefia.c:131]   --->   Operation 525 'bitselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_76)   --->   "%xor_ln132_76 = xor i8 %x_assign_45, i8 14" [clefia.c:132]   --->   Operation 526 'xor' 'xor_ln132_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 527 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_76 = select i1 %tmp_218, i8 %xor_ln132_76, i8 %x_assign_45" [clefia.c:131]   --->   Operation 527 'select' 'select_ln131_76' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%trunc_ln134_76 = trunc i8 %select_ln131_76" [clefia.c:134]   --->   Operation 528 'trunc' 'trunc_ln134_76' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_219 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_76, i32 7" [clefia.c:134]   --->   Operation 529 'bitselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 530 [1/2] (2.32ns)   --->   "%fin_6_load_28 = load i5 %fin_6_addr_3" [clefia.c:124]   --->   Operation 530 'load' 'fin_6_load_28' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 531 [1/2] (2.32ns)   --->   "%fin_6_load_29 = load i5 %fin_6_addr_2" [clefia.c:124]   --->   Operation 531 'load' 'fin_6_load_29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 532 [2/2] (2.32ns)   --->   "%fin_6_load_30 = load i5 %fin_6_addr_1" [clefia.c:124]   --->   Operation 532 'load' 'fin_6_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 533 [2/2] (2.32ns)   --->   "%fin_6_load_31 = load i5 %fin_6_addr" [clefia.c:124]   --->   Operation 533 'load' 'fin_6_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 534 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_2, i5 %fin_6_addr_1" [clefia.c:117]   --->   Operation 534 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_16 : Operation 535 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %fin_6_load_3, i5 %fin_6_addr" [clefia.c:117]   --->   Operation 535 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 17 <SV = 16> <Delay = 6.99>
ST_17 : Operation 536 [1/1] (0.99ns)   --->   "%xor_ln124_306 = xor i8 %con256_load_60, i8 %fin_6_load_26" [clefia.c:124]   --->   Operation 536 'xor' 'xor_ln124_306' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 537 [1/2] (3.25ns)   --->   "%con256_load_61 = load i9 %con256_addr_60" [clefia.c:124]   --->   Operation 537 'load' 'con256_load_61' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 368> <ROM>
ST_17 : Operation 538 [1/2] (3.25ns)   --->   "%z_28 = load i8 %clefia_s0_addr_13" [clefia.c:174->clefia.c:214]   --->   Operation 538 'load' 'z_28' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln175_2 = zext i8 %xor_ln124_306" [clefia.c:175->clefia.c:214]   --->   Operation 539 'zext' 'zext_ln175_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 540 [1/1] (0.00ns)   --->   "%clefia_s1_addr_14 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175_2" [clefia.c:175->clefia.c:214]   --->   Operation 540 'getelementptr' 'clefia_s1_addr_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 541 [2/2] (3.25ns)   --->   "%z_29 = load i8 %clefia_s1_addr_14" [clefia.c:175->clefia.c:214]   --->   Operation 541 'load' 'z_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_17 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%tmp_200 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_28, i32 7" [clefia.c:131]   --->   Operation 542 'bitselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_67)   --->   "%xor_ln132_67 = xor i8 %z_28, i8 14" [clefia.c:132]   --->   Operation 543 'xor' 'xor_ln132_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 544 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_67 = select i1 %tmp_200, i8 %xor_ln132_67, i8 %z_28" [clefia.c:131]   --->   Operation 544 'select' 'select_ln131_67' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 545 [1/1] (0.00ns)   --->   "%trunc_ln134_67 = trunc i8 %select_ln131_67" [clefia.c:134]   --->   Operation 545 'trunc' 'trunc_ln134_67' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 546 [1/1] (0.00ns)   --->   "%tmp_201 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 7" [clefia.c:134]   --->   Operation 546 'bitselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 547 [1/1] (0.00ns)   --->   "%x_assign_39 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_67, i1 %tmp_201" [clefia.c:134]   --->   Operation 547 'bitconcatenate' 'x_assign_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%tmp_202 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_67, i32 6" [clefia.c:131]   --->   Operation 548 'bitselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_68)   --->   "%xor_ln132_68 = xor i8 %x_assign_39, i8 14" [clefia.c:132]   --->   Operation 549 'xor' 'xor_ln132_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 550 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_68 = select i1 %tmp_202, i8 %xor_ln132_68, i8 %x_assign_39" [clefia.c:131]   --->   Operation 550 'select' 'select_ln131_68' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 551 [1/1] (0.00ns)   --->   "%trunc_ln134_68 = trunc i8 %select_ln131_68" [clefia.c:134]   --->   Operation 551 'trunc' 'trunc_ln134_68' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 552 [1/1] (0.00ns)   --->   "%tmp_203 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 7" [clefia.c:134]   --->   Operation 552 'bitselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 553 [1/1] (0.00ns)   --->   "%x_assign_40 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_68, i1 %tmp_203" [clefia.c:134]   --->   Operation 553 'bitconcatenate' 'x_assign_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%tmp_204 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_68, i32 6" [clefia.c:131]   --->   Operation 554 'bitselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_69)   --->   "%xor_ln132_69 = xor i8 %x_assign_40, i8 14" [clefia.c:132]   --->   Operation 555 'xor' 'xor_ln132_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 556 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_69 = select i1 %tmp_204, i8 %xor_ln132_69, i8 %x_assign_40" [clefia.c:131]   --->   Operation 556 'select' 'select_ln131_69' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln134_69 = trunc i8 %select_ln131_69" [clefia.c:134]   --->   Operation 557 'trunc' 'trunc_ln134_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_205 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_69, i32 7" [clefia.c:134]   --->   Operation 558 'bitselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 559 [1/1] (0.99ns)   --->   "%xor_ln180_2 = xor i8 %x_assign_39, i8 %x_assign_44" [clefia.c:180->clefia.c:214]   --->   Operation 559 'xor' 'xor_ln180_2' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 560 [1/2] (2.32ns)   --->   "%fin_6_load_30 = load i5 %fin_6_addr_1" [clefia.c:124]   --->   Operation 560 'load' 'fin_6_load_30' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 561 [1/2] (2.32ns)   --->   "%fin_6_load_31 = load i5 %fin_6_addr" [clefia.c:124]   --->   Operation 561 'load' 'fin_6_load_31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 562 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_283, i5 %fin_6_addr_31" [clefia.c:117]   --->   Operation 562 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_17 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_285, i5 %fin_6_addr_30" [clefia.c:117]   --->   Operation 563 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 18 <SV = 17> <Delay = 6.99>
ST_18 : Operation 564 [1/1] (0.99ns)   --->   "%xor_ln124_307 = xor i8 %con256_load_61, i8 %fin_6_load_27" [clefia.c:124]   --->   Operation 564 'xor' 'xor_ln124_307' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 565 [1/2] (3.25ns)   --->   "%z_29 = load i8 %clefia_s1_addr_14" [clefia.c:175->clefia.c:214]   --->   Operation 565 'load' 'z_29' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln176_2 = zext i8 %xor_ln124_307" [clefia.c:176->clefia.c:214]   --->   Operation 566 'zext' 'zext_ln176_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 567 [1/1] (0.00ns)   --->   "%clefia_s0_addr_14 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176_2" [clefia.c:176->clefia.c:214]   --->   Operation 567 'getelementptr' 'clefia_s0_addr_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 568 [2/2] (3.25ns)   --->   "%z_30 = load i8 %clefia_s0_addr_14" [clefia.c:176->clefia.c:214]   --->   Operation 568 'load' 'z_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_18 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%tmp_206 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_29, i32 7" [clefia.c:131]   --->   Operation 569 'bitselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_70)   --->   "%xor_ln132_70 = xor i8 %z_29, i8 14" [clefia.c:132]   --->   Operation 570 'xor' 'xor_ln132_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 571 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_70 = select i1 %tmp_206, i8 %xor_ln132_70, i8 %z_29" [clefia.c:131]   --->   Operation 571 'select' 'select_ln131_70' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 572 [1/1] (0.00ns)   --->   "%trunc_ln134_70 = trunc i8 %select_ln131_70" [clefia.c:134]   --->   Operation 572 'trunc' 'trunc_ln134_70' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_207 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 7" [clefia.c:134]   --->   Operation 573 'bitselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 574 [1/1] (0.00ns)   --->   "%x_assign_41 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_70, i1 %tmp_207" [clefia.c:134]   --->   Operation 574 'bitconcatenate' 'x_assign_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_77)   --->   "%tmp_220 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_70, i32 6" [clefia.c:131]   --->   Operation 575 'bitselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_77)   --->   "%xor_ln132_77 = xor i8 %x_assign_41, i8 14" [clefia.c:132]   --->   Operation 576 'xor' 'xor_ln132_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 577 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_77 = select i1 %tmp_220, i8 %xor_ln132_77, i8 %x_assign_41" [clefia.c:131]   --->   Operation 577 'select' 'select_ln131_77' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln134_77 = trunc i8 %select_ln131_77" [clefia.c:134]   --->   Operation 578 'trunc' 'trunc_ln134_77' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_221 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_77, i32 7" [clefia.c:134]   --->   Operation 579 'bitselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 580 [1/1] (0.00ns)   --->   "%x_assign_46 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_77, i1 %tmp_221" [clefia.c:134]   --->   Operation 580 'bitconcatenate' 'x_assign_46' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_78)   --->   "%tmp_222 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_77, i32 6" [clefia.c:131]   --->   Operation 581 'bitselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_78)   --->   "%xor_ln132_78 = xor i8 %x_assign_46, i8 14" [clefia.c:132]   --->   Operation 582 'xor' 'xor_ln132_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 583 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_78 = select i1 %tmp_222, i8 %xor_ln132_78, i8 %x_assign_46" [clefia.c:131]   --->   Operation 583 'select' 'select_ln131_78' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 584 [1/1] (0.00ns)   --->   "%trunc_ln134_78 = trunc i8 %select_ln131_78" [clefia.c:134]   --->   Operation 584 'trunc' 'trunc_ln134_78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 585 [1/1] (0.00ns)   --->   "%tmp_223 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_78, i32 7" [clefia.c:134]   --->   Operation 585 'bitselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 586 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_286, i5 %fin_6_addr_29" [clefia.c:117]   --->   Operation 586 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_18 : Operation 587 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_287, i5 %fin_6_addr_28" [clefia.c:117]   --->   Operation 587 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 19 <SV = 18> <Delay = 6.99>
ST_19 : Operation 588 [1/2] (3.25ns)   --->   "%z_30 = load i8 %clefia_s0_addr_14" [clefia.c:176->clefia.c:214]   --->   Operation 588 'load' 'z_30' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_19 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%tmp_208 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_30, i32 7" [clefia.c:131]   --->   Operation 589 'bitselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_71)   --->   "%xor_ln132_71 = xor i8 %z_30, i8 14" [clefia.c:132]   --->   Operation 590 'xor' 'xor_ln132_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 591 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_71 = select i1 %tmp_208, i8 %xor_ln132_71, i8 %z_30" [clefia.c:131]   --->   Operation 591 'select' 'select_ln131_71' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln134_71 = trunc i8 %select_ln131_71" [clefia.c:134]   --->   Operation 592 'trunc' 'trunc_ln134_71' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_209 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 7" [clefia.c:134]   --->   Operation 593 'bitselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 594 [1/1] (0.00ns)   --->   "%x_assign_42 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_71, i1 %tmp_209" [clefia.c:134]   --->   Operation 594 'bitconcatenate' 'x_assign_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%tmp_210 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_71, i32 6" [clefia.c:131]   --->   Operation 595 'bitselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_72)   --->   "%xor_ln132_72 = xor i8 %x_assign_42, i8 14" [clefia.c:132]   --->   Operation 596 'xor' 'xor_ln132_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 597 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_72 = select i1 %tmp_210, i8 %xor_ln132_72, i8 %x_assign_42" [clefia.c:131]   --->   Operation 597 'select' 'select_ln131_72' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln134_72 = trunc i8 %select_ln131_72" [clefia.c:134]   --->   Operation 598 'trunc' 'trunc_ln134_72' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_211 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 7" [clefia.c:134]   --->   Operation 599 'bitselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 600 [1/1] (0.00ns)   --->   "%x_assign_43 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_72, i1 %tmp_211" [clefia.c:134]   --->   Operation 600 'bitconcatenate' 'x_assign_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_73)   --->   "%tmp_212 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_72, i32 6" [clefia.c:131]   --->   Operation 601 'bitselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln131_73)   --->   "%xor_ln132_73 = xor i8 %x_assign_43, i8 14" [clefia.c:132]   --->   Operation 602 'xor' 'xor_ln132_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 603 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln131_73 = select i1 %tmp_212, i8 %xor_ln132_73, i8 %x_assign_43" [clefia.c:131]   --->   Operation 603 'select' 'select_ln131_73' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 604 [1/1] (0.00ns)   --->   "%trunc_ln134_73 = trunc i8 %select_ln131_73" [clefia.c:134]   --->   Operation 604 'trunc' 'trunc_ln134_73' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 605 [1/1] (0.00ns)   --->   "%tmp_213 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_73, i32 7" [clefia.c:134]   --->   Operation 605 'bitselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 606 [1/1] (0.00ns)   --->   "%or_ln134_29 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_76, i1 %tmp_219" [clefia.c:134]   --->   Operation 606 'bitconcatenate' 'or_ln134_29' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 607 [1/1] (0.00ns)   --->   "%or_ln134_30 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_78, i1 %tmp_223" [clefia.c:134]   --->   Operation 607 'bitconcatenate' 'or_ln134_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_309)   --->   "%xor_ln124_357 = xor i8 %fin_6_load_29, i8 %x_assign_42" [clefia.c:124]   --->   Operation 608 'xor' 'xor_ln124_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_309)   --->   "%xor_ln124_358 = xor i8 %xor_ln124_357, i8 %z_28" [clefia.c:124]   --->   Operation 609 'xor' 'xor_ln124_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_309)   --->   "%xor_ln124_359 = xor i8 %or_ln134_29, i8 %x_assign_41" [clefia.c:124]   --->   Operation 610 'xor' 'xor_ln124_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_309)   --->   "%xor_ln124_360 = xor i8 %xor_ln124_358, i8 %or_ln134_30" [clefia.c:124]   --->   Operation 611 'xor' 'xor_ln124_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 612 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_309 = xor i8 %xor_ln124_360, i8 %xor_ln124_359" [clefia.c:124]   --->   Operation 612 'xor' 'xor_ln124_309' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_311)   --->   "%xor_ln124_364 = xor i8 %z_30, i8 %fin_6_load_31" [clefia.c:124]   --->   Operation 613 'xor' 'xor_ln124_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_311)   --->   "%xor_ln124_365 = xor i8 %or_ln134_30, i8 %xor_ln180_2" [clefia.c:124]   --->   Operation 614 'xor' 'xor_ln124_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_311)   --->   "%xor_ln124_366 = xor i8 %xor_ln124_364, i8 %or_ln134_29" [clefia.c:124]   --->   Operation 615 'xor' 'xor_ln124_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 616 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_311 = xor i8 %xor_ln124_366, i8 %xor_ln124_365" [clefia.c:124]   --->   Operation 616 'xor' 'xor_ln124_311' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 617 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_292, i5 %fin_6_addr_23" [clefia.c:117]   --->   Operation 617 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_19 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_293, i5 %fin_6_addr_22" [clefia.c:117]   --->   Operation 618 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 20 <SV = 19> <Delay = 2.32>
ST_20 : Operation 619 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 619 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 620 [1/1] (0.00ns)   --->   "%specloopname_ln205 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [clefia.c:205]   --->   Operation 620 'specloopname' 'specloopname_ln205' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 621 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 621 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 622 [1/1] (0.00ns)   --->   "%or_ln134_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_69, i1 %tmp_205" [clefia.c:134]   --->   Operation 622 'bitconcatenate' 'or_ln134_27' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 623 [1/1] (0.00ns)   --->   "%or_ln134_28 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_73, i1 %tmp_213" [clefia.c:134]   --->   Operation 623 'bitconcatenate' 'or_ln134_28' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_308)   --->   "%xor_ln124_353 = xor i8 %fin_6_load_28, i8 %x_assign_42" [clefia.c:124]   --->   Operation 624 'xor' 'xor_ln124_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_308)   --->   "%xor_ln124_354 = xor i8 %xor_ln124_353, i8 %z_27" [clefia.c:124]   --->   Operation 625 'xor' 'xor_ln124_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_308)   --->   "%xor_ln124_355 = xor i8 %or_ln134_28, i8 %x_assign_41" [clefia.c:124]   --->   Operation 626 'xor' 'xor_ln124_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_308)   --->   "%xor_ln124_356 = xor i8 %xor_ln124_355, i8 %or_ln134_27" [clefia.c:124]   --->   Operation 627 'xor' 'xor_ln124_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 628 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_308 = xor i8 %xor_ln124_356, i8 %xor_ln124_354" [clefia.c:124]   --->   Operation 628 'xor' 'xor_ln124_308' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_310)   --->   "%xor_ln124_361 = xor i8 %z_29, i8 %fin_6_load_30" [clefia.c:124]   --->   Operation 629 'xor' 'xor_ln124_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_310)   --->   "%xor_ln124_362 = xor i8 %or_ln134_28, i8 %xor_ln180_2" [clefia.c:124]   --->   Operation 630 'xor' 'xor_ln124_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node xor_ln124_310)   --->   "%xor_ln124_363 = xor i8 %xor_ln124_361, i8 %or_ln134_27" [clefia.c:124]   --->   Operation 631 'xor' 'xor_ln124_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 632 [1/1] (0.99ns) (out node of the LUT)   --->   "%xor_ln124_310 = xor i8 %xor_ln124_363, i8 %xor_ln124_362" [clefia.c:124]   --->   Operation 632 'xor' 'xor_ln124_310' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 633 [1/1] (1.91ns)   --->   "%add_ln215 = add i8 %idx21_i275_load, i8 16" [clefia.c:215]   --->   Operation 633 'add' 'add_ln215' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 634 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %while.body.i22.i.i290.0, void %if.end.i.i300" [clefia.c:216]   --->   Operation 634 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 635 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_294, i5 %fin_6_addr_21" [clefia.c:117]   --->   Operation 635 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_20 : Operation 636 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_295, i5 %fin_6_addr_20" [clefia.c:117]   --->   Operation 636 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 21 <SV = 20> <Delay = 2.32>
ST_21 : Operation 637 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_300, i5 %fin_6_addr_15" [clefia.c:117]   --->   Operation 637 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_21 : Operation 638 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_301, i5 %fin_6_addr_14" [clefia.c:117]   --->   Operation 638 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 22 <SV = 21> <Delay = 2.32>
ST_22 : Operation 639 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_302, i5 %fin_6_addr_13" [clefia.c:117]   --->   Operation 639 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_22 : Operation 640 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_303, i5 %fin_6_addr_12" [clefia.c:117]   --->   Operation 640 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 23 <SV = 22> <Delay = 2.32>
ST_23 : Operation 641 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_308, i5 %fin_6_addr_7" [clefia.c:117]   --->   Operation 641 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_23 : Operation 642 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_309, i5 %fin_6_addr_6" [clefia.c:117]   --->   Operation 642 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 24 <SV = 23> <Delay = 3.32>
ST_24 : Operation 643 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_310, i5 %fin_6_addr_5" [clefia.c:117]   --->   Operation 643 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 644 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %xor_ln124_311, i5 %fin_6_addr_4" [clefia.c:117]   --->   Operation 644 'store' 'store_ln117' <Predicate = (!icmp_ln216)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_24 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.i.i300"   --->   Operation 645 'br' 'br_ln0' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 646 [1/1] (1.73ns)   --->   "%add_ln210 = add i4 %r_assign_9_load, i4 15" [clefia.c:210]   --->   Operation 646 'add' 'add_ln210' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln210 = br i1 %icmp_ln216, void %if.end.i.i300.while.body.i.i284_crit_edge, void %while.body.i40.i.i307.preheader.exitStub" [clefia.c:210]   --->   Operation 647 'br' 'br_ln210' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 648 [1/1] (1.58ns)   --->   "%store_ln210 = store i4 %add_ln210, i4 %r_assign_9" [clefia.c:210]   --->   Operation 648 'store' 'store_ln210' <Predicate = (!icmp_ln216)> <Delay = 1.58>
ST_24 : Operation 649 [1/1] (1.58ns)   --->   "%store_ln210 = store i8 %add_ln215, i8 %idx21_i275" [clefia.c:210]   --->   Operation 649 'store' 'store_ln210' <Predicate = (!icmp_ln216)> <Delay = 1.58>
ST_24 : Operation 650 [1/1] (0.00ns)   --->   "%br_ln210 = br void %while.body.i.i284" [clefia.c:210]   --->   Operation 650 'br' 'br_ln210' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 651 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_out, i8 %fin_6_load" [clefia.c:124]   --->   Operation 651 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 652 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_1_out, i8 %fin_6_load_1" [clefia.c:124]   --->   Operation 652 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 653 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_2_out, i8 %fin_6_load_2" [clefia.c:124]   --->   Operation 653 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 654 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_3_out, i8 %fin_6_load_3" [clefia.c:124]   --->   Operation 654 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 655 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_284_out, i8 %xor_ln124_283" [clefia.c:124]   --->   Operation 655 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 656 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_285_out, i8 %xor_ln124_285" [clefia.c:124]   --->   Operation 656 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 657 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_286_out, i8 %xor_ln124_286" [clefia.c:124]   --->   Operation 657 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 658 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_287_out, i8 %xor_ln124_287" [clefia.c:124]   --->   Operation 658 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 659 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_8_out, i8 %fin_6_load_8" [clefia.c:124]   --->   Operation 659 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 660 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_9_out, i8 %fin_6_load_9" [clefia.c:124]   --->   Operation 660 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 661 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_10_out, i8 %fin_6_load_10" [clefia.c:124]   --->   Operation 661 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 662 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_11_out, i8 %fin_6_load_11" [clefia.c:124]   --->   Operation 662 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 663 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_292_out, i8 %xor_ln124_292" [clefia.c:124]   --->   Operation 663 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 664 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_293_out, i8 %xor_ln124_293" [clefia.c:124]   --->   Operation 664 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 665 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_294_out, i8 %xor_ln124_294" [clefia.c:124]   --->   Operation 665 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 666 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_295_out, i8 %xor_ln124_295" [clefia.c:124]   --->   Operation 666 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 667 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_16_out, i8 %fin_6_load_16" [clefia.c:124]   --->   Operation 667 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 668 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_17_out, i8 %fin_6_load_17" [clefia.c:124]   --->   Operation 668 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 669 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_18_out, i8 %fin_6_load_18" [clefia.c:124]   --->   Operation 669 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 670 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_19_out, i8 %fin_6_load_19" [clefia.c:124]   --->   Operation 670 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 671 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_300_out, i8 %xor_ln124_300" [clefia.c:124]   --->   Operation 671 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 672 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_301_out, i8 %xor_ln124_301" [clefia.c:124]   --->   Operation 672 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 673 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_302_out, i8 %xor_ln124_302" [clefia.c:124]   --->   Operation 673 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 674 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_303_out, i8 %xor_ln124_303" [clefia.c:124]   --->   Operation 674 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 675 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_24_out, i8 %fin_6_load_24" [clefia.c:124]   --->   Operation 675 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 676 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_25_out, i8 %fin_6_load_25" [clefia.c:124]   --->   Operation 676 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 677 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_26_out, i8 %fin_6_load_26" [clefia.c:124]   --->   Operation 677 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 678 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %fin_6_load_27_out, i8 %fin_6_load_27" [clefia.c:124]   --->   Operation 678 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 679 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_308_out, i8 %xor_ln124_308" [clefia.c:124]   --->   Operation 679 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 680 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_309_out, i8 %xor_ln124_309" [clefia.c:124]   --->   Operation 680 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 681 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_310_out, i8 %xor_ln124_310" [clefia.c:124]   --->   Operation 681 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 682 [1/1] (0.00ns)   --->   "%write_ln124 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %xor_ln124_311_out, i8 %xor_ln124_311" [clefia.c:124]   --->   Operation 682 'write' 'write_ln124' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_24 : Operation 683 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 683 'ret' 'ret_ln0' <Predicate = (icmp_ln216)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('idx21_i275') [37]  (0 ns)
	'load' operation ('idx21_i275_load', clefia.c:215) on local variable 'idx21_i275' [43]  (0 ns)
	'getelementptr' operation ('con256_addr', clefia.c:121) [81]  (0 ns)
	'load' operation ('con256_load', clefia.c:124) on array 'con256' [83]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('con256_load', clefia.c:124) on array 'con256' [83]  (3.25 ns)

 <State 3>: 4.24ns
The critical path consists of the following:
	'xor' operation ('xor_ln124', clefia.c:124) [84]  (0.99 ns)
	'getelementptr' operation ('clefia_s0_addr', clefia.c:150->clefia.c:211) [104]  (0 ns)
	'load' operation ('z', clefia.c:150->clefia.c:211) on array 'clefia_s0' [105]  (3.25 ns)

 <State 4>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150->clefia.c:211) on array 'clefia_s0' [105]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [147]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [153]  (1.25 ns)

 <State 5>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:151->clefia.c:211) on array 'clefia_s1' [108]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [117]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [159]  (1.25 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152->clefia.c:211) on array 'clefia_s0' [111]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [123]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [129]  (1.25 ns)

 <State 7>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:153->clefia.c:211) on array 'clefia_s1' [114]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [135]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [141]  (1.25 ns)

 <State 8>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:173->clefia.c:212) on array 'clefia_s1' [213]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [267]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [273]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [279]  (1.25 ns)

 <State 9>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174->clefia.c:212) on array 'clefia_s0' [216]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [225]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [231]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [237]  (1.25 ns)

 <State 10>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:175->clefia.c:212) on array 'clefia_s1' [219]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [243]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [285]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [291]  (1.25 ns)

 <State 11>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176->clefia.c:212) on array 'clefia_s0' [222]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [249]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [255]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [261]  (1.25 ns)

 <State 12>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:150->clefia.c:213) on array 'clefia_s0' [344]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [386]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [392]  (1.25 ns)

 <State 13>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:151->clefia.c:213) on array 'clefia_s1' [347]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [356]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [398]  (1.25 ns)

 <State 14>: 5.75ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:152->clefia.c:213) on array 'clefia_s0' [350]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [362]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [368]  (1.25 ns)

 <State 15>: 6.74ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:153->clefia.c:213) on array 'clefia_s1' [353]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [374]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [380]  (1.25 ns)
	'xor' operation ('xor_ln124_340', clefia.c:124) [406]  (0 ns)
	'xor' operation ('xor_ln124_300', clefia.c:124) [407]  (0.99 ns)

 <State 16>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:173->clefia.c:214) on array 'clefia_s1' [452]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [506]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [512]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [518]  (1.25 ns)

 <State 17>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:174->clefia.c:214) on array 'clefia_s0' [455]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [464]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [470]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [476]  (1.25 ns)

 <State 18>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:175->clefia.c:214) on array 'clefia_s1' [458]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [482]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [524]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [530]  (1.25 ns)

 <State 19>: 7ns
The critical path consists of the following:
	'load' operation ('z', clefia.c:176->clefia.c:214) on array 'clefia_s0' [461]  (3.25 ns)
	'select' operation ('x', clefia.c:131) [488]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [494]  (1.25 ns)
	'select' operation ('x', clefia.c:131) [500]  (1.25 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_294', clefia.c:124 on array 'fin_6' [571]  (2.32 ns)

 <State 21>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_300', clefia.c:124 on array 'fin_6' [577]  (2.32 ns)

 <State 22>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_302', clefia.c:124 on array 'fin_6' [579]  (2.32 ns)

 <State 23>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln117', clefia.c:117) of variable 'xor_ln124_308', clefia.c:124 on array 'fin_6' [585]  (2.32 ns)

 <State 24>: 3.32ns
The critical path consists of the following:
	'add' operation ('r', clefia.c:210) [595]  (1.74 ns)
	'store' operation ('store_ln210', clefia.c:210) of variable 'r', clefia.c:210 on local variable 'r' [598]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
