Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYSTEM_TOP
Version: K-2015.06
Date   : Tue Aug 23 04:02:20 2022
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYSTEM_TOP                             4.77e-03    0.159 1.04e+07    0.174 100.0
  U0_Uart_TX_Top (Uart_TX_Top)            0.000 4.41e-05 4.63e+05 5.07e-04   0.3
    U0_MUX (MUX)                          0.000    0.000 2.97e+04 2.97e-05   0.0
    U0_Seralizer (Seralizer)              0.000 8.25e-06 1.15e+05 1.24e-04   0.1
      P0 (Parallel_To_Serial)             0.000    0.000 6.19e+04 6.19e-05   0.0
      C0 (counter)                        0.000 8.25e-06 5.35e+04 6.18e-05   0.0
    U0_FSM (FSM)                          0.000 8.23e-06 8.96e+04 9.78e-05   0.1
    U0_Parity_Calc (Parity_Calc)          0.000    0.000 8.50e+04 8.50e-05   0.0
    U0_InputBuffer (InputBuffer)          0.000 2.76e-05 1.43e+05 1.71e-04   0.1
  U0_UART_RX (UART_RX)                 1.54e-04 5.87e-04 8.78e+05 1.62e-03   0.9
    U0_Stop_Check (Stop_Check)            0.000    0.000 4.25e+03 4.25e-06   0.0
    U0_Parity_Check (Parity_Check)        0.000    0.000 9.91e+04 9.91e-05   0.1
    U0_Strt_Check (Strt_Check)            0.000    0.000 2.43e+03 2.43e-06   0.0
    U0_Deseralizer (Deseralizer)          0.000 1.14e-04 1.17e+05 2.31e-04   0.1
    U0_Data_Sampler (Data_Sampler)     8.42e-06 7.86e-05 2.85e+05 3.72e-04   0.2
    U0_edge_bit_counter (edge_bit_counter)
                                       5.85e-05 2.01e-04 2.39e+05 4.98e-04   0.3
    U0_RXFSM (RXFSM)                   3.81e-05 1.88e-04 1.27e+05 3.53e-04   0.2
  U0_SYS_Controller (SYS_Controller)   5.36e-04 2.89e-02 9.30e+05 3.04e-02  17.5
    U0_TX_Controller (TX_Controller)      0.000 1.37e-02 4.93e+05 1.42e-02   8.2
    U0_RX_Controller (RX_Controller)      0.000 1.52e-02 4.25e+05 1.56e-02   9.0
  U0_ALU (ALU)                            0.000 1.24e-02 4.21e+06 1.66e-02   9.5
    mult_47 (ALU_DW02_mult_0)             0.000    0.000 1.65e+06 1.65e-03   0.9
    add_45 (ALU_DW01_add_0)               0.000    0.000 2.05e+05 2.05e-04   0.1
    sub_46 (ALU_DW01_sub_0)               0.000    0.000 2.48e+05 2.48e-04   0.1
    div_48 (ALU_DW_div_uns_0)             0.000    0.000 1.24e+06 1.24e-03   0.7
  U0_Register_File (Register_File)     1.96e-03 9.97e-02 3.16e+06    0.105  60.2
  U0_ClkDiv (ClkDiv)                   2.02e-05 1.31e-04 2.81e+05 4.32e-04   0.2
  U0_CLK_GATE (CLK_GATE)               1.51e-03 4.65e-03 3.71e+04 6.20e-03   3.6
  U0_BIT_SYNC (BIT_SYNC)                  0.000 1.45e-03 2.07e+04 1.47e-03   0.8
  U1_DATA_SYNC (DATA_SYNC_1)              0.000 3.31e-05 1.53e+05 1.86e-04   0.1
  U0_DATA_SYNC (DATA_SYNC_0)              0.000 8.68e-03 1.73e+05 8.85e-03   5.1
  U1_RST_SYNC (RST_SYNC_1)             2.12e-06 7.38e-05 2.30e+04 9.89e-05   0.1
  U0_RST_SYNC (RST_SYNC_0)             1.32e-05 2.24e-03 2.54e+04 2.28e-03   1.3
1
