Simulator report for YL_7SegmentDecoder
Sun May 03 22:08:07 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 30.0 us      ;
; Simulation Netlist Size     ; 227 nodes    ;
; Simulation Coverage         ;      57.27 % ;
; Total Number of Transitions ; 28133        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                                                ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                                             ; Timing        ;
; Start time                                                                                 ; 0 ns                                                                   ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                                                    ;               ;
; Vector input source                                                                        ; C:/Users/ushio/OneDrive/study/uol/ELEC211/Exp28_Decoder/YL_cascade.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                                                     ; On            ;
; Check outputs                                                                              ; Off                                                                    ; Off           ;
; Report simulation coverage                                                                 ; On                                                                     ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                                                     ; On            ;
; Display missing 1-value coverage report                                                    ; On                                                                     ; On            ;
; Display missing 0-value coverage report                                                    ; On                                                                     ; On            ;
; Detect setup and hold time violations                                                      ; Off                                                                    ; Off           ;
; Detect glitches                                                                            ; Off                                                                    ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                                                    ; Off           ;
; Generate Signal Activity File                                                              ; Off                                                                    ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                                                    ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                                                    ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                                                     ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                                             ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                                                    ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                                                    ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                                                   ; Auto          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      57.27 % ;
; Total nodes checked                                 ; 227          ;
; Total output ports checked                          ; 227          ;
; Total output ports with complete 1/0-value coverage ; 130          ;
; Total output ports with no 1/0-value coverage       ; 97           ;
; Total output ports with no 1-value coverage         ; 97           ;
; Total output ports with no 0-value coverage         ; 97           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                          ;
+-------------------------------------------------+-------------------------------------------------+------------------+
; Node Name                                       ; Output Port Name                                ; Output Port Type ;
+-------------------------------------------------+-------------------------------------------------+------------------+
; |YL_7SegmentDecoder|OUTPUT_A                    ; |YL_7SegmentDecoder|OUTPUT_A                    ; pin_out          ;
; |YL_7SegmentDecoder|clk                         ; |YL_7SegmentDecoder|clk                         ; out              ;
; |YL_7SegmentDecoder|ent                         ; |YL_7SegmentDecoder|ent                         ; out              ;
; |YL_7SegmentDecoder|clear                       ; |YL_7SegmentDecoder|clear                       ; out              ;
; |YL_7SegmentDecoder|OUTPUT_B                    ; |YL_7SegmentDecoder|OUTPUT_B                    ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_C                    ; |YL_7SegmentDecoder|OUTPUT_C                    ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_D                    ; |YL_7SegmentDecoder|OUTPUT_D                    ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_E                    ; |YL_7SegmentDecoder|OUTPUT_E                    ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_F                    ; |YL_7SegmentDecoder|OUTPUT_F                    ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_G                    ; |YL_7SegmentDecoder|OUTPUT_G                    ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_A1                   ; |YL_7SegmentDecoder|OUTPUT_A1                   ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_B2                   ; |YL_7SegmentDecoder|OUTPUT_B2                   ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_C3                   ; |YL_7SegmentDecoder|OUTPUT_C3                   ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_D4                   ; |YL_7SegmentDecoder|OUTPUT_D4                   ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_E5                   ; |YL_7SegmentDecoder|OUTPUT_E5                   ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_F6                   ; |YL_7SegmentDecoder|OUTPUT_F6                   ; pin_out          ;
; |YL_7SegmentDecoder|OUTPUT_G7                   ; |YL_7SegmentDecoder|OUTPUT_G7                   ; pin_out          ;
; |YL_7SegmentDecoder|dec_count:inst11|_~2        ; |YL_7SegmentDecoder|dec_count:inst11|_~2        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~3        ; |YL_7SegmentDecoder|dec_count:inst11|_~3        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~5        ; |YL_7SegmentDecoder|dec_count:inst11|_~5        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~6        ; |YL_7SegmentDecoder|dec_count:inst11|_~6        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~7        ; |YL_7SegmentDecoder|dec_count:inst11|_~7        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|count[3]~0 ; |YL_7SegmentDecoder|dec_count:inst11|count[3]~0 ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~8        ; |YL_7SegmentDecoder|dec_count:inst11|_~8        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|count[2]~1 ; |YL_7SegmentDecoder|dec_count:inst11|count[2]~1 ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~9        ; |YL_7SegmentDecoder|dec_count:inst11|_~9        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|count[1]~2 ; |YL_7SegmentDecoder|dec_count:inst11|count[1]~2 ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~10       ; |YL_7SegmentDecoder|dec_count:inst11|_~10       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|count[0]~3 ; |YL_7SegmentDecoder|dec_count:inst11|count[0]~3 ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~12       ; |YL_7SegmentDecoder|dec_count:inst11|_~12       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~13       ; |YL_7SegmentDecoder|dec_count:inst11|_~13       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~14       ; |YL_7SegmentDecoder|dec_count:inst11|_~14       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~16       ; |YL_7SegmentDecoder|dec_count:inst11|_~16       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~19       ; |YL_7SegmentDecoder|dec_count:inst11|_~19       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~20       ; |YL_7SegmentDecoder|dec_count:inst11|_~20       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~21       ; |YL_7SegmentDecoder|dec_count:inst11|_~21       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~22       ; |YL_7SegmentDecoder|dec_count:inst11|_~22       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|_~23       ; |YL_7SegmentDecoder|dec_count:inst11|_~23       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|count[3]   ; |YL_7SegmentDecoder|dec_count:inst11|count[3]   ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst11|count[2]   ; |YL_7SegmentDecoder|dec_count:inst11|count[2]   ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst11|count[1]   ; |YL_7SegmentDecoder|dec_count:inst11|count[1]   ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst11|count[0]   ; |YL_7SegmentDecoder|dec_count:inst11|count[0]   ; regout           ;
; |YL_7SegmentDecoder|7segment:inst_12|a~1        ; |YL_7SegmentDecoder|7segment:inst_12|a~1        ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|b~1        ; |YL_7SegmentDecoder|7segment:inst_12|b~1        ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a          ; |YL_7SegmentDecoder|7segment:inst_12|a          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|b          ; |YL_7SegmentDecoder|7segment:inst_12|b          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|c          ; |YL_7SegmentDecoder|7segment:inst_12|c          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|d          ; |YL_7SegmentDecoder|7segment:inst_12|d          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|e          ; |YL_7SegmentDecoder|7segment:inst_12|e          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|f          ; |YL_7SegmentDecoder|7segment:inst_12|f          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|g          ; |YL_7SegmentDecoder|7segment:inst_12|g          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~4        ; |YL_7SegmentDecoder|7segment:inst_12|a~4        ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~6        ; |YL_7SegmentDecoder|7segment:inst_12|a~6        ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|b~4        ; |YL_7SegmentDecoder|7segment:inst_12|b~4        ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~8        ; |YL_7SegmentDecoder|7segment:inst_12|a~8        ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~10       ; |YL_7SegmentDecoder|7segment:inst_12|a~10       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~12       ; |YL_7SegmentDecoder|7segment:inst_12|a~12       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~14       ; |YL_7SegmentDecoder|7segment:inst_12|a~14       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~16       ; |YL_7SegmentDecoder|7segment:inst_12|a~16       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~18       ; |YL_7SegmentDecoder|7segment:inst_12|a~18       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|c~2        ; |YL_7SegmentDecoder|7segment:inst_12|c~2        ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|second~1     ; |YL_7SegmentDecoder|sec_cnt:inst10|second~1     ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~48         ; |YL_7SegmentDecoder|sec_cnt:inst10|_~48         ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~49         ; |YL_7SegmentDecoder|sec_cnt:inst10|_~49         ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~50         ; |YL_7SegmentDecoder|sec_cnt:inst10|_~50         ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~51         ; |YL_7SegmentDecoder|sec_cnt:inst10|_~51         ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[2]     ; |YL_7SegmentDecoder|sec_cnt:inst10|count[2]     ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[1]     ; |YL_7SegmentDecoder|sec_cnt:inst10|count[1]     ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[0]     ; |YL_7SegmentDecoder|sec_cnt:inst10|count[0]     ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst8|_~2         ; |YL_7SegmentDecoder|dec_count:inst8|_~2         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~3         ; |YL_7SegmentDecoder|dec_count:inst8|_~3         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~5         ; |YL_7SegmentDecoder|dec_count:inst8|_~5         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~6         ; |YL_7SegmentDecoder|dec_count:inst8|_~6         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~7         ; |YL_7SegmentDecoder|dec_count:inst8|_~7         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|count[3]~0  ; |YL_7SegmentDecoder|dec_count:inst8|count[3]~0  ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~8         ; |YL_7SegmentDecoder|dec_count:inst8|_~8         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|count[2]~1  ; |YL_7SegmentDecoder|dec_count:inst8|count[2]~1  ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~9         ; |YL_7SegmentDecoder|dec_count:inst8|_~9         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|count[1]~2  ; |YL_7SegmentDecoder|dec_count:inst8|count[1]~2  ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~10        ; |YL_7SegmentDecoder|dec_count:inst8|_~10        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|count[0]~3  ; |YL_7SegmentDecoder|dec_count:inst8|count[0]~3  ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~12        ; |YL_7SegmentDecoder|dec_count:inst8|_~12        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~13        ; |YL_7SegmentDecoder|dec_count:inst8|_~13        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~14        ; |YL_7SegmentDecoder|dec_count:inst8|_~14        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~16        ; |YL_7SegmentDecoder|dec_count:inst8|_~16        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~19        ; |YL_7SegmentDecoder|dec_count:inst8|_~19        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~20        ; |YL_7SegmentDecoder|dec_count:inst8|_~20        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~21        ; |YL_7SegmentDecoder|dec_count:inst8|_~21        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~22        ; |YL_7SegmentDecoder|dec_count:inst8|_~22        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~23        ; |YL_7SegmentDecoder|dec_count:inst8|_~23        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|_~24        ; |YL_7SegmentDecoder|dec_count:inst8|_~24        ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|rco         ; |YL_7SegmentDecoder|dec_count:inst8|rco         ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|count[3]    ; |YL_7SegmentDecoder|dec_count:inst8|count[3]    ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst8|count[2]    ; |YL_7SegmentDecoder|dec_count:inst8|count[2]    ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst8|count[1]    ; |YL_7SegmentDecoder|dec_count:inst8|count[1]    ; regout           ;
; |YL_7SegmentDecoder|dec_count:inst8|count[0]    ; |YL_7SegmentDecoder|dec_count:inst8|count[0]    ; regout           ;
; |YL_7SegmentDecoder|7segment:inst_|a~1          ; |YL_7SegmentDecoder|7segment:inst_|a~1          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|b~1          ; |YL_7SegmentDecoder|7segment:inst_|b~1          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a            ; |YL_7SegmentDecoder|7segment:inst_|a            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|b            ; |YL_7SegmentDecoder|7segment:inst_|b            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|c            ; |YL_7SegmentDecoder|7segment:inst_|c            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|d            ; |YL_7SegmentDecoder|7segment:inst_|d            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|e            ; |YL_7SegmentDecoder|7segment:inst_|e            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|f            ; |YL_7SegmentDecoder|7segment:inst_|f            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|g            ; |YL_7SegmentDecoder|7segment:inst_|g            ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~4          ; |YL_7SegmentDecoder|7segment:inst_|a~4          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~6          ; |YL_7SegmentDecoder|7segment:inst_|a~6          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|b~4          ; |YL_7SegmentDecoder|7segment:inst_|b~4          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~8          ; |YL_7SegmentDecoder|7segment:inst_|a~8          ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~10         ; |YL_7SegmentDecoder|7segment:inst_|a~10         ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~12         ; |YL_7SegmentDecoder|7segment:inst_|a~12         ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~14         ; |YL_7SegmentDecoder|7segment:inst_|a~14         ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~16         ; |YL_7SegmentDecoder|7segment:inst_|a~16         ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~18         ; |YL_7SegmentDecoder|7segment:inst_|a~18         ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|c~2          ; |YL_7SegmentDecoder|7segment:inst_|c~2          ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|op_1~0     ; |YL_7SegmentDecoder|dec_count:inst11|op_1~0     ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|op_1~1     ; |YL_7SegmentDecoder|dec_count:inst11|op_1~1     ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|op_1~2     ; |YL_7SegmentDecoder|dec_count:inst11|op_1~2     ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|op_1~3     ; |YL_7SegmentDecoder|dec_count:inst11|op_1~3     ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst11|op_1~4     ; |YL_7SegmentDecoder|dec_count:inst11|op_1~4     ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~0       ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~0       ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~1       ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~1       ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~2       ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~2       ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~3       ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~3       ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~4       ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~4       ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|op_1~0      ; |YL_7SegmentDecoder|dec_count:inst8|op_1~0      ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|op_1~1      ; |YL_7SegmentDecoder|dec_count:inst8|op_1~1      ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|op_1~2      ; |YL_7SegmentDecoder|dec_count:inst8|op_1~2      ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|op_1~3      ; |YL_7SegmentDecoder|dec_count:inst8|op_1~3      ; out0             ;
; |YL_7SegmentDecoder|dec_count:inst8|op_1~4      ; |YL_7SegmentDecoder|dec_count:inst8|op_1~4      ; out0             ;
+-------------------------------------------------+-------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                       ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |YL_7SegmentDecoder|7segment:inst_12|a~20    ; |YL_7SegmentDecoder|7segment:inst_12|a~20    ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|b~6     ; |YL_7SegmentDecoder|7segment:inst_12|b~6     ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~22    ; |YL_7SegmentDecoder|7segment:inst_12|a~22    ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~24    ; |YL_7SegmentDecoder|7segment:inst_12|a~24    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~26      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~26      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~27      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~27      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~28      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~28      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~29      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~29      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~30      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~30      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~31      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~31      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~32      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~32      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~33      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~33      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~34      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~34      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~35      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~35      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~36      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~36      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~37      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~37      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~38      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~38      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~39      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~39      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~40      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~40      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~41      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~41      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~42      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~42      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~43      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~43      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~44      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~44      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~45      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~45      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~46      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~46      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~47      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~47      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[25] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[25] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[24] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[24] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[23] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[23] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[22] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[22] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[21] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[21] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[20] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[20] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[19] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[19] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[18] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[18] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[17] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[17] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[16] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[16] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[15] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[15] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[14] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[14] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[13] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[13] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[12] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[12] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[11] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[11] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[10] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[10] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[9]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[9]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[8]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[8]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[7]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[7]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[6]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[6]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[5]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[5]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[4]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[4]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[3]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[3]  ; regout           ;
; |YL_7SegmentDecoder|7segment:inst_|a~20      ; |YL_7SegmentDecoder|7segment:inst_|a~20      ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|b~6       ; |YL_7SegmentDecoder|7segment:inst_|b~6       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~22      ; |YL_7SegmentDecoder|7segment:inst_|a~22      ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~24      ; |YL_7SegmentDecoder|7segment:inst_|a~24      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~5    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~5    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~6    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~6    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~7    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~7    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~8    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~8    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~9    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~9    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~10   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~10   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~11   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~11   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~12   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~12   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~13   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~13   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~14   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~14   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~15   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~15   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~16   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~16   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~17   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~17   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~18   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~18   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~19   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~19   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~20   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~20   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~21   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~21   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~22   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~22   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~23   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~23   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~24   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~24   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~25   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~25   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~26   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~26   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~27   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~27   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~28   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~28   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~29   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~29   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~30   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~30   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~31   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~31   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~32   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~32   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~33   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~33   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~34   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~34   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~35   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~35   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~36   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~36   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~37   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~37   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~38   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~38   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~39   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~39   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~40   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~40   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~41   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~41   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~42   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~42   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~43   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~43   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~44   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~44   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~45   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~45   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~46   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~46   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~47   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~47   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~48   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~48   ; out0             ;
+----------------------------------------------+----------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                       ;
+----------------------------------------------+----------------------------------------------+------------------+
; Node Name                                    ; Output Port Name                             ; Output Port Type ;
+----------------------------------------------+----------------------------------------------+------------------+
; |YL_7SegmentDecoder|7segment:inst_12|a~20    ; |YL_7SegmentDecoder|7segment:inst_12|a~20    ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|b~6     ; |YL_7SegmentDecoder|7segment:inst_12|b~6     ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~22    ; |YL_7SegmentDecoder|7segment:inst_12|a~22    ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_12|a~24    ; |YL_7SegmentDecoder|7segment:inst_12|a~24    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~26      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~26      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~27      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~27      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~28      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~28      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~29      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~29      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~30      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~30      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~31      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~31      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~32      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~32      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~33      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~33      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~34      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~34      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~35      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~35      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~36      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~36      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~37      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~37      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~38      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~38      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~39      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~39      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~40      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~40      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~41      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~41      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~42      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~42      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~43      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~43      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~44      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~44      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~45      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~45      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~46      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~46      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|_~47      ; |YL_7SegmentDecoder|sec_cnt:inst10|_~47      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[25] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[25] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[24] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[24] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[23] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[23] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[22] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[22] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[21] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[21] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[20] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[20] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[19] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[19] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[18] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[18] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[17] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[17] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[16] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[16] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[15] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[15] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[14] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[14] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[13] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[13] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[12] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[12] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[11] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[11] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[10] ; |YL_7SegmentDecoder|sec_cnt:inst10|count[10] ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[9]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[9]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[8]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[8]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[7]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[7]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[6]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[6]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[5]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[5]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[4]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[4]  ; regout           ;
; |YL_7SegmentDecoder|sec_cnt:inst10|count[3]  ; |YL_7SegmentDecoder|sec_cnt:inst10|count[3]  ; regout           ;
; |YL_7SegmentDecoder|7segment:inst_|a~20      ; |YL_7SegmentDecoder|7segment:inst_|a~20      ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|b~6       ; |YL_7SegmentDecoder|7segment:inst_|b~6       ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~22      ; |YL_7SegmentDecoder|7segment:inst_|a~22      ; out0             ;
; |YL_7SegmentDecoder|7segment:inst_|a~24      ; |YL_7SegmentDecoder|7segment:inst_|a~24      ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~5    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~5    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~6    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~6    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~7    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~7    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~8    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~8    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~9    ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~9    ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~10   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~10   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~11   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~11   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~12   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~12   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~13   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~13   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~14   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~14   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~15   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~15   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~16   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~16   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~17   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~17   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~18   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~18   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~19   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~19   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~20   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~20   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~21   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~21   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~22   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~22   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~23   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~23   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~24   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~24   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~25   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~25   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~26   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~26   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~27   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~27   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~28   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~28   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~29   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~29   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~30   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~30   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~31   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~31   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~32   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~32   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~33   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~33   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~34   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~34   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~35   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~35   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~36   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~36   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~37   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~37   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~38   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~38   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~39   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~39   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~40   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~40   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~41   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~41   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~42   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~42   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~43   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~43   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~44   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~44   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~45   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~45   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~46   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~46   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~47   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~47   ; out0             ;
; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~48   ; |YL_7SegmentDecoder|sec_cnt:inst10|op_1~48   ; out0             ;
+----------------------------------------------+----------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun May 03 22:08:07 2020
Info: Command: quartus_sim --simulation_results_format=VWF YL_7SegmentDecoder -c YL_7SegmentDecoder
Info (324025): Using vector source file "C:/Users/ushio/OneDrive/study/uol/ELEC211/Exp28_Decoder/YL_cascade.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      57.27 %
Info (328052): Number of transitions in simulation is 28133
Info (324045): Vector file YL_7SegmentDecoder.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4451 megabytes
    Info: Processing ended: Sun May 03 22:08:07 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


