-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity met_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inputs_0_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_1_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_2_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_3_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_4_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_5_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_6_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_7_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_8_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_9_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_10_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_11_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_12_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_13_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_14_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_15_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_16_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_17_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_18_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_19_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_20_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_21_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_22_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_23_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_24_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_25_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_26_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_27_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_28_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_29_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_30_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_31_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_32_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_33_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_34_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_35_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_36_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_37_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_38_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_39_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_40_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_41_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_42_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_43_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_44_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_45_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_46_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_47_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_48_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_49_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_50_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_51_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_52_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_53_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_54_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_55_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_56_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_57_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_58_V : IN STD_LOGIC_VECTOR (63 downto 0);
    inputs_59_V : IN STD_LOGIC_VECTOR (63 downto 0);
    output_V : OUT STD_LOGIC_VECTOR (63 downto 0) );
end;


architecture behav of met_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "met_hw,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2104-2L-e,HLS_INPUT_CLOCK=2.770000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.190100,HLS_SYN_LAT=49,HLS_SYN_TPT=36,HLS_SYN_MEM=9,HLS_SYN_DSP=7,HLS_SYN_FF=2476,HLS_SYN_LUT=5492,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (35 downto 0) := "000000000000100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (35 downto 0) := "000000000001000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (35 downto 0) := "000000000010000000000000000000000000";
    constant ap_ST_fsm_pp0_stage26 : STD_LOGIC_VECTOR (35 downto 0) := "000000000100000000000000000000000000";
    constant ap_ST_fsm_pp0_stage27 : STD_LOGIC_VECTOR (35 downto 0) := "000000001000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage28 : STD_LOGIC_VECTOR (35 downto 0) := "000000010000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage29 : STD_LOGIC_VECTOR (35 downto 0) := "000000100000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage30 : STD_LOGIC_VECTOR (35 downto 0) := "000001000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage31 : STD_LOGIC_VECTOR (35 downto 0) := "000010000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage32 : STD_LOGIC_VECTOR (35 downto 0) := "000100000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage33 : STD_LOGIC_VECTOR (35 downto 0) := "001000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage34 : STD_LOGIC_VECTOR (35 downto 0) := "010000000000000000000000000000000000";
    constant ap_ST_fsm_pp0_stage35 : STD_LOGIC_VECTOR (35 downto 0) := "100000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv10_200 : STD_LOGIC_VECTOR (9 downto 0) := "1000000000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (35 downto 0) := "000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage35 : signal is "none";
    signal ap_block_state36_pp0_stage35_iter0 : BOOLEAN;
    signal ap_block_pp0_stage35_11001 : BOOLEAN;
    signal inv_table3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal inv_table3_ce0 : STD_LOGIC;
    signal inv_table3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal acos_table4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal acos_table4_ce0 : STD_LOGIC;
    signal acos_table4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ProjX_fu_619_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_643 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state40_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state41_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state42_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state43_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state44_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state45_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state46_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state47_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state48_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state49_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state50_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage26 : signal is "none";
    signal ap_block_state27_pp0_stage26_iter0 : BOOLEAN;
    signal ap_block_pp0_stage26_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage27 : signal is "none";
    signal ap_block_state28_pp0_stage27_iter0 : BOOLEAN;
    signal ap_block_pp0_stage27_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage28 : signal is "none";
    signal ap_block_state29_pp0_stage28_iter0 : BOOLEAN;
    signal ap_block_pp0_stage28_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage29 : signal is "none";
    signal ap_block_state30_pp0_stage29_iter0 : BOOLEAN;
    signal ap_block_pp0_stage29_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage30 : signal is "none";
    signal ap_block_state31_pp0_stage30_iter0 : BOOLEAN;
    signal ap_block_pp0_stage30_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage31 : signal is "none";
    signal ap_block_state32_pp0_stage31_iter0 : BOOLEAN;
    signal ap_block_pp0_stage31_11001 : BOOLEAN;
    signal grp_ProjX_fu_611_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal call_ret2_reg_2911 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_3_fu_845_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_3_reg_2916 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_4_fu_910_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_4_reg_2921 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_7_fu_921_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_7_reg_2926 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_8_fu_980_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_8_reg_2931 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_11_fu_991_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_11_reg_2936 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_12_fu_1050_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_12_reg_2941 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_15_fu_1061_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_15_reg_2946 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_16_fu_1120_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_16_reg_2951 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_19_fu_1131_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_19_reg_2956 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_20_fu_1190_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_20_reg_2961 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_23_fu_1201_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_23_reg_2966 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_24_fu_1260_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_24_reg_2971 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_27_fu_1271_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_27_reg_2976 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_28_fu_1330_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_28_reg_2981 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_31_fu_1341_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_31_reg_2986 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_32_fu_1400_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_32_reg_2991 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_35_fu_1411_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_35_reg_2996 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_36_fu_1470_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_36_reg_3001 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_39_fu_1481_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_39_reg_3006 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_40_fu_1540_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_40_reg_3011 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_43_fu_1551_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_43_reg_3016 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_44_fu_1610_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_44_reg_3021 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_47_fu_1621_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_47_reg_3026 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_48_fu_1680_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_48_reg_3031 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_51_fu_1691_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_51_reg_3036 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_52_fu_1750_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_52_reg_3041 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_55_fu_1761_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_55_reg_3046 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_56_fu_1820_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_56_reg_3051 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_59_fu_1831_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_59_reg_3056 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_60_fu_1890_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_60_reg_3061 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_63_fu_1901_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_63_reg_3066 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_64_fu_1960_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_64_reg_3071 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_67_fu_1971_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_67_reg_3076 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_68_fu_2030_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_68_reg_3081 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_71_fu_2041_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_71_reg_3086 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_72_fu_2100_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_72_reg_3091 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_75_fu_2111_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_75_reg_3096 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_76_fu_2170_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_76_reg_3101 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_79_fu_2181_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_79_reg_3106 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_80_fu_2240_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_80_reg_3111 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_83_fu_2251_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_83_reg_3116 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_84_fu_2310_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_84_reg_3121 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_87_fu_2321_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_87_reg_3126 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_88_fu_2380_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_88_reg_3131 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_91_fu_2391_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_91_reg_3136 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_92_fu_2450_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_92_reg_3141 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_95_fu_2461_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_95_reg_3146 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_96_fu_2520_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_96_reg_3151 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_99_fu_2531_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_99_reg_3156 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_100_fu_2590_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_100_reg_3161 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_103_fu_2601_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_103_reg_3166 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_104_fu_2660_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_104_reg_3171 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_107_fu_2671_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_107_reg_3176 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_108_fu_2682_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_108_reg_3181 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_111_fu_2693_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_111_reg_3186 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_112_fu_2704_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_112_reg_3191 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_115_fu_2715_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_115_reg_3196 : STD_LOGIC_VECTOR (16 downto 0);
    signal absval_px_V_fu_2737_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal absval_px_V_reg_3201 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage32 : signal is "none";
    signal ap_block_state33_pp0_stage32_iter0 : BOOLEAN;
    signal ap_block_pp0_stage32_11001 : BOOLEAN;
    signal sub_ln701_119_fu_2743_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_119_reg_3208 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln879_fu_2749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_reg_3214 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln214_fu_2894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln214_reg_3219 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage33 : signal is "none";
    signal ap_block_state34_pp0_stage33_iter0 : BOOLEAN;
    signal ap_block_pp0_stage33_11001 : BOOLEAN;
    signal grp_fu_2900_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal res_pt2_V_reg_3224 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage34 : signal is "none";
    signal ap_block_state35_pp0_stage34_iter0 : BOOLEAN;
    signal ap_block_pp0_stage34_11001 : BOOLEAN;
    signal and_ln214_fu_2766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln214_reg_3230 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_reg_3234 : STD_LOGIC_VECTOR (0 downto 0);
    signal pt_V_fu_2778_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal pt_V_reg_3239 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_30_reg_3244 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln887_fu_2792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln887_reg_3249 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln214_fu_2801_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln214_reg_3259 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_2805_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_reg_3264 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln216_fu_2821_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln216_reg_3269 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln887_fu_2829_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln887_reg_3274 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_fu_2907_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_reg_3279 : STD_LOGIC_VECTOR (15 downto 0);
    signal acos_table4_load_reg_3289 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage35_subdone : BOOLEAN;
    signal grp_sqrt_fixed_33_33_s_fu_606_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_sqrt_fixed_33_33_s_fu_606_ap_ce : STD_LOGIC;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call1 : BOOLEAN;
    signal ap_block_state45_pp0_stage8_iter1_ignore_call1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp864 : BOOLEAN;
    signal ap_block_state36_pp0_stage35_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage35_11001_ignoreCallOp840 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp842 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state38_pp0_stage1_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp844 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state39_pp0_stage2_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp846 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state40_pp0_stage3_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp848 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state41_pp0_stage4_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage4_11001_ignoreCallOp850 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state42_pp0_stage5_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage5_11001_ignoreCallOp852 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state43_pp0_stage6_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp854 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call4 : BOOLEAN;
    signal ap_block_state44_pp0_stage7_iter1_ignore_call4 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp856 : BOOLEAN;
    signal grp_ProjX_fu_611_ap_start : STD_LOGIC;
    signal grp_ProjX_fu_611_ap_done : STD_LOGIC;
    signal grp_ProjX_fu_611_ap_idle : STD_LOGIC;
    signal grp_ProjX_fu_611_ap_ready : STD_LOGIC;
    signal grp_ProjX_fu_611_pt_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ProjX_fu_611_phi_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ProjX_fu_619_ap_start : STD_LOGIC;
    signal grp_ProjX_fu_619_ap_done : STD_LOGIC;
    signal grp_ProjX_fu_619_ap_idle : STD_LOGIC;
    signal grp_ProjX_fu_619_ap_ready : STD_LOGIC;
    signal grp_ProjX_fu_619_pt_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ProjX_fu_619_phi_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ProjY_fu_627_ap_start : STD_LOGIC;
    signal grp_ProjY_fu_627_ap_done : STD_LOGIC;
    signal grp_ProjY_fu_627_ap_idle : STD_LOGIC;
    signal grp_ProjY_fu_627_ap_ready : STD_LOGIC;
    signal grp_ProjY_fu_627_pt_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ProjY_fu_627_phi_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ProjY_fu_627_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_ProjY_fu_635_ap_start : STD_LOGIC;
    signal grp_ProjY_fu_635_ap_done : STD_LOGIC;
    signal grp_ProjY_fu_635_ap_idle : STD_LOGIC;
    signal grp_ProjY_fu_635_ap_ready : STD_LOGIC;
    signal grp_ProjY_fu_635_pt_V : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_ProjY_fu_635_phi_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_ProjY_fu_635_ap_return : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_res_phi_V_phi_fu_599_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln245_fu_2872_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_res_phi_V_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter0_res_phi_V_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage35 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal grp_ProjX_fu_611_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state37_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state38_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state39_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal ap_block_pp0_stage26 : BOOLEAN;
    signal ap_block_pp0_stage27 : BOOLEAN;
    signal ap_block_pp0_stage28 : BOOLEAN;
    signal ap_block_pp0_stage29 : BOOLEAN;
    signal ap_block_pp0_stage30 : BOOLEAN;
    signal grp_ProjX_fu_619_ap_start_reg : STD_LOGIC := '0';
    signal grp_ProjY_fu_627_ap_start_reg : STD_LOGIC := '0';
    signal grp_ProjY_fu_635_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln544_fu_2797_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_2845_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage13_01001 : BOOLEAN;
    signal sub_ln701_1_fu_839_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_fu_899_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_2_fu_904_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_5_fu_916_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_6_fu_975_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_9_fu_986_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_10_fu_1045_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_13_fu_1056_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_14_fu_1115_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_17_fu_1126_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_18_fu_1185_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_21_fu_1196_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_22_fu_1255_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_25_fu_1266_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_26_fu_1325_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_29_fu_1336_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_30_fu_1395_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_33_fu_1406_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_34_fu_1465_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_37_fu_1476_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_38_fu_1535_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_41_fu_1546_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_42_fu_1605_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_45_fu_1616_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_46_fu_1675_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_49_fu_1686_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_50_fu_1745_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_53_fu_1756_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_54_fu_1815_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_57_fu_1826_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_58_fu_1885_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_61_fu_1896_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_62_fu_1955_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_65_fu_1966_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_66_fu_2025_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_69_fu_2036_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_70_fu_2095_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_73_fu_2106_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_74_fu_2165_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_77_fu_2176_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_78_fu_2235_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_81_fu_2246_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_82_fu_2305_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_85_fu_2316_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_86_fu_2375_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_89_fu_2386_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_90_fu_2445_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_93_fu_2456_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_94_fu_2515_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_97_fu_2526_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_98_fu_2585_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_101_fu_2596_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_102_fu_2655_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_105_fu_2666_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_106_fu_2677_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_109_fu_2688_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage31 : BOOLEAN;
    signal sub_ln701_110_fu_2699_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_113_fu_2710_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage32 : BOOLEAN;
    signal sub_ln701_114_fu_2721_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_116_fu_2726_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sub_ln701_117_fu_2732_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage33 : BOOLEAN;
    signal ap_block_pp0_stage34 : BOOLEAN;
    signal icmp_ln879_1_fu_2761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln68_fu_2812_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln216_fu_2815_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal index_V_fu_2836_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln78_fu_2850_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln68_fu_2853_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln244_fu_2859_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln68_1_fu_2866_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal var_phi_V_fu_2880_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln214_fu_2894_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln214_fu_2755_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln214_fu_2894_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2900_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln214_1_fu_2758_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2900_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_block_pp0_stage26_subdone : BOOLEAN;
    signal ap_block_pp0_stage27_subdone : BOOLEAN;
    signal ap_block_pp0_stage28_subdone : BOOLEAN;
    signal ap_block_pp0_stage29_subdone : BOOLEAN;
    signal ap_block_pp0_stage30_subdone : BOOLEAN;
    signal ap_block_pp0_stage31_subdone : BOOLEAN;
    signal ap_block_pp0_stage32_subdone : BOOLEAN;
    signal ap_block_pp0_stage33_subdone : BOOLEAN;
    signal ap_block_pp0_stage34_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_76 : BOOLEAN;

    component sqrt_fixed_33_33_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        x_V : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (16 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ProjX IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        pt_V : IN STD_LOGIC_VECTOR (15 downto 0);
        phi_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component ProjY IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        pt_V : IN STD_LOGIC_VECTOR (15 downto 0);
        phi_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component met_hw_mul_mul_17cud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component met_hw_mac_muladddEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (16 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component met_hw_mul_mul_16eOg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component met_hw_inv_table3 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component met_hw_acos_table4 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    inv_table3_U : component met_hw_inv_table3
    generic map (
        DataWidth => 16,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inv_table3_address0,
        ce0 => inv_table3_ce0,
        q0 => inv_table3_q0);

    acos_table4_U : component met_hw_acos_table4
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acos_table4_address0,
        ce0 => acos_table4_ce0,
        q0 => acos_table4_q0);

    grp_sqrt_fixed_33_33_s_fu_606 : component sqrt_fixed_33_33_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        x_V => res_pt2_V_reg_3224,
        ap_return => grp_sqrt_fixed_33_33_s_fu_606_ap_return,
        ap_ce => grp_sqrt_fixed_33_33_s_fu_606_ap_ce);

    grp_ProjX_fu_611 : component ProjX
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ProjX_fu_611_ap_start,
        ap_done => grp_ProjX_fu_611_ap_done,
        ap_idle => grp_ProjX_fu_611_ap_idle,
        ap_ready => grp_ProjX_fu_611_ap_ready,
        ap_ce => ap_const_logic_1,
        pt_V => grp_ProjX_fu_611_pt_V,
        phi_V => grp_ProjX_fu_611_phi_V,
        ap_return => grp_ProjX_fu_611_ap_return);

    grp_ProjX_fu_619 : component ProjX
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ProjX_fu_619_ap_start,
        ap_done => grp_ProjX_fu_619_ap_done,
        ap_idle => grp_ProjX_fu_619_ap_idle,
        ap_ready => grp_ProjX_fu_619_ap_ready,
        ap_ce => ap_const_logic_1,
        pt_V => grp_ProjX_fu_619_pt_V,
        phi_V => grp_ProjX_fu_619_phi_V,
        ap_return => grp_ProjX_fu_619_ap_return);

    grp_ProjY_fu_627 : component ProjY
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ProjY_fu_627_ap_start,
        ap_done => grp_ProjY_fu_627_ap_done,
        ap_idle => grp_ProjY_fu_627_ap_idle,
        ap_ready => grp_ProjY_fu_627_ap_ready,
        ap_ce => ap_const_logic_1,
        pt_V => grp_ProjY_fu_627_pt_V,
        phi_V => grp_ProjY_fu_627_phi_V,
        ap_return => grp_ProjY_fu_627_ap_return);

    grp_ProjY_fu_635 : component ProjY
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ProjY_fu_635_ap_start,
        ap_done => grp_ProjY_fu_635_ap_done,
        ap_idle => grp_ProjY_fu_635_ap_idle,
        ap_ready => grp_ProjY_fu_635_ap_ready,
        ap_ce => ap_const_logic_1,
        pt_V => grp_ProjY_fu_635_pt_V,
        phi_V => grp_ProjY_fu_635_phi_V,
        ap_return => grp_ProjY_fu_635_ap_return);

    met_hw_mul_mul_17cud_U11 : component met_hw_mul_mul_17cud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        dout_WIDTH => 32)
    port map (
        din0 => mul_ln214_fu_2894_p0,
        din1 => mul_ln214_fu_2894_p1,
        dout => mul_ln214_fu_2894_p2);

    met_hw_mac_muladddEe_U12 : component met_hw_mac_muladddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 17,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_2900_p0,
        din1 => grp_fu_2900_p1,
        din2 => mul_ln214_reg_3219,
        dout => grp_fu_2900_p3);

    met_hw_mul_mul_16eOg_U13 : component met_hw_mul_mul_16eOg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        din0 => select_ln216_reg_3269,
        din1 => select_ln887_reg_3274,
        dout => ret_V_fu_2907_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage35_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ProjX_fu_611_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ProjX_fu_611_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_ProjX_fu_611_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ProjX_fu_611_ap_ready = ap_const_logic_1)) then 
                    grp_ProjX_fu_611_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ProjX_fu_619_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ProjX_fu_619_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_ProjX_fu_619_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ProjX_fu_619_ap_ready = ap_const_logic_1)) then 
                    grp_ProjX_fu_619_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ProjY_fu_627_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ProjY_fu_627_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_ProjY_fu_627_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ProjY_fu_627_ap_ready = ap_const_logic_1)) then 
                    grp_ProjY_fu_627_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ProjY_fu_635_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ProjY_fu_635_ap_start_reg <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    grp_ProjY_fu_635_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ProjY_fu_635_ap_ready = ap_const_logic_1)) then 
                    grp_ProjY_fu_635_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_res_phi_V_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_76)) then
                if ((ap_const_lv1_1 = and_ln214_fu_2766_p2)) then 
                    ap_phi_reg_pp0_iter1_res_phi_V_reg_595 <= ap_const_lv10_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_res_phi_V_reg_595 <= ap_phi_reg_pp0_iter0_res_phi_V_reg_595;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage32_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage32))) then
                absval_px_V_reg_3201 <= absval_px_V_fu_2737_p2;
                icmp_ln879_reg_3214 <= icmp_ln879_fu_2749_p2;
                sub_ln701_119_reg_3208 <= sub_ln701_119_fu_2743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln214_reg_3230) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                acos_table4_load_reg_3289 <= acos_table4_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35))) then
                and_ln214_reg_3230 <= and_ln214_fu_2766_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                call_ret2_reg_2911 <= grp_ProjX_fu_611_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln214_reg_3230) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                icmp_ln887_reg_3249 <= icmp_ln887_fu_2792_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage33_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage33))) then
                mul_ln214_reg_3219 <= mul_ln214_fu_2894_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln214_reg_3230) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                pt_V_reg_3239 <= pt_V_fu_2778_p1;
                tmp_30_reg_3244 <= grp_sqrt_fixed_33_33_s_fu_606_ap_return(15 downto 12);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31)) or ((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30)) or ((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29)) or ((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28)) or ((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27)) or ((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then
                reg_643 <= grp_ProjX_fu_619_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage34_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage34) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                res_pt2_V_reg_3224 <= grp_fu_2900_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln214_reg_3230) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                ret_V_reg_3279 <= ret_V_fu_2907_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_0 = and_ln214_reg_3230) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                select_ln216_reg_3269 <= select_ln216_fu_2821_p3;
                select_ln887_reg_3274 <= select_ln887_fu_2829_p3;
                tmp_reg_3264 <= absval_px_V_reg_3201(16 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage28_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage28))) then
                sub_ln701_100_reg_3161 <= sub_ln701_100_fu_2590_p2;
                sub_ln701_103_reg_3166 <= sub_ln701_103_fu_2601_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage29_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage29))) then
                sub_ln701_104_reg_3171 <= sub_ln701_104_fu_2660_p2;
                sub_ln701_107_reg_3176 <= sub_ln701_107_fu_2671_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage30_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage30))) then
                sub_ln701_108_reg_3181 <= sub_ln701_108_fu_2682_p2;
                sub_ln701_111_reg_3186 <= sub_ln701_111_fu_2693_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage31_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage31))) then
                sub_ln701_112_reg_3191 <= sub_ln701_112_fu_2704_p2;
                sub_ln701_115_reg_3196 <= sub_ln701_115_fu_2715_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001))) then
                sub_ln701_11_reg_2936 <= sub_ln701_11_fu_991_p2;
                sub_ln701_8_reg_2931 <= sub_ln701_8_fu_980_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                sub_ln701_12_reg_2941 <= sub_ln701_12_fu_1050_p2;
                sub_ln701_15_reg_2946 <= sub_ln701_15_fu_1061_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                sub_ln701_16_reg_2951 <= sub_ln701_16_fu_1120_p2;
                sub_ln701_19_reg_2956 <= sub_ln701_19_fu_1131_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                sub_ln701_20_reg_2961 <= sub_ln701_20_fu_1190_p2;
                sub_ln701_23_reg_2966 <= sub_ln701_23_fu_1201_p2;
                trunc_ln214_reg_3259 <= trunc_ln214_fu_2801_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                sub_ln701_24_reg_2971 <= sub_ln701_24_fu_1260_p2;
                sub_ln701_27_reg_2976 <= sub_ln701_27_fu_1271_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                sub_ln701_28_reg_2981 <= sub_ln701_28_fu_1330_p2;
                sub_ln701_31_reg_2986 <= sub_ln701_31_fu_1341_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                sub_ln701_32_reg_2991 <= sub_ln701_32_fu_1400_p2;
                sub_ln701_35_reg_2996 <= sub_ln701_35_fu_1411_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                sub_ln701_36_reg_3001 <= sub_ln701_36_fu_1470_p2;
                sub_ln701_39_reg_3006 <= sub_ln701_39_fu_1481_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                sub_ln701_3_reg_2916 <= sub_ln701_3_fu_845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                sub_ln701_40_reg_3011 <= sub_ln701_40_fu_1540_p2;
                sub_ln701_43_reg_3016 <= sub_ln701_43_fu_1551_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then
                sub_ln701_44_reg_3021 <= sub_ln701_44_fu_1610_p2;
                sub_ln701_47_reg_3026 <= sub_ln701_47_fu_1621_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                sub_ln701_48_reg_3031 <= sub_ln701_48_fu_1680_p2;
                sub_ln701_51_reg_3036 <= sub_ln701_51_fu_1691_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                sub_ln701_4_reg_2921 <= sub_ln701_4_fu_910_p2;
                sub_ln701_7_reg_2926 <= sub_ln701_7_fu_921_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then
                sub_ln701_52_reg_3041 <= sub_ln701_52_fu_1750_p2;
                sub_ln701_55_reg_3046 <= sub_ln701_55_fu_1761_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                sub_ln701_56_reg_3051 <= sub_ln701_56_fu_1820_p2;
                sub_ln701_59_reg_3056 <= sub_ln701_59_fu_1831_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                sub_ln701_60_reg_3061 <= sub_ln701_60_fu_1890_p2;
                sub_ln701_63_reg_3066 <= sub_ln701_63_fu_1901_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                sub_ln701_64_reg_3071 <= sub_ln701_64_fu_1960_p2;
                sub_ln701_67_reg_3076 <= sub_ln701_67_fu_1971_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                sub_ln701_68_reg_3081 <= sub_ln701_68_fu_2030_p2;
                sub_ln701_71_reg_3086 <= sub_ln701_71_fu_2041_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                sub_ln701_72_reg_3091 <= sub_ln701_72_fu_2100_p2;
                sub_ln701_75_reg_3096 <= sub_ln701_75_fu_2111_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                sub_ln701_76_reg_3101 <= sub_ln701_76_fu_2170_p2;
                sub_ln701_79_reg_3106 <= sub_ln701_79_fu_2181_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then
                sub_ln701_80_reg_3111 <= sub_ln701_80_fu_2240_p2;
                sub_ln701_83_reg_3116 <= sub_ln701_83_fu_2251_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then
                sub_ln701_84_reg_3121 <= sub_ln701_84_fu_2310_p2;
                sub_ln701_87_reg_3126 <= sub_ln701_87_fu_2321_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then
                sub_ln701_88_reg_3131 <= sub_ln701_88_fu_2380_p2;
                sub_ln701_91_reg_3136 <= sub_ln701_91_fu_2391_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage26_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage26))) then
                sub_ln701_92_reg_3141 <= sub_ln701_92_fu_2450_p2;
                sub_ln701_95_reg_3146 <= sub_ln701_95_fu_2461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage27_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage27))) then
                sub_ln701_96_reg_3151 <= sub_ln701_96_fu_2520_p2;
                sub_ln701_99_reg_3156 <= sub_ln701_99_fu_2531_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_lv1_0 = and_ln214_fu_2766_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35))) then
                tmp_31_reg_3234 <= sub_ln701_119_reg_3208(16 downto 16);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage13_subdone, ap_block_pp0_stage35_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_reset_idle_pp0, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_block_pp0_stage25_subdone, ap_block_pp0_stage26_subdone, ap_block_pp0_stage27_subdone, ap_block_pp0_stage28_subdone, ap_block_pp0_stage29_subdone, ap_block_pp0_stage30_subdone, ap_block_pp0_stage31_subdone, ap_block_pp0_stage32_subdone, ap_block_pp0_stage33_subdone, ap_block_pp0_stage34_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage13_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when ap_ST_fsm_pp0_stage26 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage26_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage26;
                end if;
            when ap_ST_fsm_pp0_stage27 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage27_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage27;
                end if;
            when ap_ST_fsm_pp0_stage28 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage28_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage28;
                end if;
            when ap_ST_fsm_pp0_stage29 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage29_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage29;
                end if;
            when ap_ST_fsm_pp0_stage30 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage30_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage30;
                end if;
            when ap_ST_fsm_pp0_stage31 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage31_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage31;
                end if;
            when ap_ST_fsm_pp0_stage32 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage32_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage32;
                end if;
            when ap_ST_fsm_pp0_stage33 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage33_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage33;
                end if;
            when ap_ST_fsm_pp0_stage34 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage34_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage34;
                end if;
            when ap_ST_fsm_pp0_stage35 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage35_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage35;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    absval_px_V_fu_2737_p2 <= std_logic_vector(unsigned(sub_ln701_116_fu_2726_p2) - unsigned(grp_ProjX_fu_619_ap_return));
    acos_table4_address0 <= zext_ln544_1_fu_2845_p1(8 - 1 downto 0);

    acos_table4_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            acos_table4_ce0 <= ap_const_logic_1;
        else 
            acos_table4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    and_ln214_fu_2766_p2 <= (icmp_ln879_reg_3214 and icmp_ln879_1_fu_2761_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage26 <= ap_CS_fsm(26);
    ap_CS_fsm_pp0_stage27 <= ap_CS_fsm(27);
    ap_CS_fsm_pp0_stage28 <= ap_CS_fsm(28);
    ap_CS_fsm_pp0_stage29 <= ap_CS_fsm(29);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage30 <= ap_CS_fsm(30);
    ap_CS_fsm_pp0_stage31 <= ap_CS_fsm(31);
    ap_CS_fsm_pp0_stage32 <= ap_CS_fsm(32);
    ap_CS_fsm_pp0_stage33 <= ap_CS_fsm(33);
    ap_CS_fsm_pp0_stage34 <= ap_CS_fsm(34);
    ap_CS_fsm_pp0_stage35 <= ap_CS_fsm(35);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp842_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp842 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage15_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage16_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage17_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage18_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage19_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001_ignoreCallOp844 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage21_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage22_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage23_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage24_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage25_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage26_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage27_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage28_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage29_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001_ignoreCallOp846 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage30_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage31_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage32_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage33_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage34_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_11001_ignoreCallOp840 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage35_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001_ignoreCallOp848 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001_ignoreCallOp850 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001_ignoreCallOp852 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001_ignoreCallOp854 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001_ignoreCallOp856 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001_ignoreCallOp864 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage15_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage16_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage17_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage18_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call4_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call4 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage19_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage20_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage21_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage22_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage23_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage24_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage25_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage26_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage27_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage28_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage29_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage30_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage31_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage32_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage33_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage34_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage35_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage35_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage0_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage1_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage2_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage3_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage4_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage5_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage6_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage7_iter1_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage8_iter1_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0_ignore_call4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_76_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35_11001)
    begin
                ap_condition_76 <= ((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_res_phi_V_phi_fu_599_p4_assign_proc : process(and_ln214_reg_3230, select_ln245_fu_2872_p3, ap_phi_reg_pp0_iter1_res_phi_V_reg_595)
    begin
        if ((ap_const_lv1_0 = and_ln214_reg_3230)) then 
            ap_phi_mux_res_phi_V_phi_fu_599_p4 <= select_ln245_fu_2872_p3;
        else 
            ap_phi_mux_res_phi_V_phi_fu_599_p4 <= ap_phi_reg_pp0_iter1_res_phi_V_reg_595;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_res_phi_V_reg_595 <= "XXXXXXXXXX";

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage35, ap_block_pp0_stage35_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage35_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    grp_ProjX_fu_611_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, grp_ProjX_fu_611_ap_start_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_ProjX_fu_611_ap_start <= ap_const_logic_1;
        else 
            grp_ProjX_fu_611_ap_start <= grp_ProjX_fu_611_ap_start_reg;
        end if; 
    end process;


    grp_ProjX_fu_611_phi_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_0_V, inputs_2_V, inputs_4_V, inputs_6_V, inputs_8_V, inputs_10_V, inputs_12_V, inputs_14_V, inputs_16_V, inputs_18_V, inputs_20_V, inputs_22_V, inputs_24_V, inputs_26_V, inputs_28_V, inputs_30_V, inputs_32_V, inputs_34_V, inputs_36_V, inputs_38_V, inputs_40_V, inputs_42_V, inputs_44_V, inputs_46_V, inputs_48_V, inputs_50_V, inputs_52_V, inputs_54_V, inputs_56_V, inputs_58_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjX_fu_611_phi_V <= inputs_58_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjX_fu_611_phi_V <= inputs_56_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjX_fu_611_phi_V <= inputs_54_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjX_fu_611_phi_V <= inputs_52_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjX_fu_611_phi_V <= inputs_50_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjX_fu_611_phi_V <= inputs_48_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjX_fu_611_phi_V <= inputs_46_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjX_fu_611_phi_V <= inputs_44_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjX_fu_611_phi_V <= inputs_42_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjX_fu_611_phi_V <= inputs_40_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjX_fu_611_phi_V <= inputs_38_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjX_fu_611_phi_V <= inputs_36_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjX_fu_611_phi_V <= inputs_34_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjX_fu_611_phi_V <= inputs_32_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjX_fu_611_phi_V <= inputs_30_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjX_fu_611_phi_V <= inputs_28_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjX_fu_611_phi_V <= inputs_26_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjX_fu_611_phi_V <= inputs_24_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjX_fu_611_phi_V <= inputs_22_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjX_fu_611_phi_V <= inputs_20_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjX_fu_611_phi_V <= inputs_18_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjX_fu_611_phi_V <= inputs_16_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjX_fu_611_phi_V <= inputs_14_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjX_fu_611_phi_V <= inputs_12_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjX_fu_611_phi_V <= inputs_10_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjX_fu_611_phi_V <= inputs_8_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjX_fu_611_phi_V <= inputs_6_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjX_fu_611_phi_V <= inputs_4_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjX_fu_611_phi_V <= inputs_2_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjX_fu_611_phi_V <= inputs_0_V(41 downto 32);
            else 
                grp_ProjX_fu_611_phi_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_ProjX_fu_611_phi_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_ProjX_fu_611_pt_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_0_V, inputs_2_V, inputs_4_V, inputs_6_V, inputs_8_V, inputs_10_V, inputs_12_V, inputs_14_V, inputs_16_V, inputs_18_V, inputs_20_V, inputs_22_V, inputs_24_V, inputs_26_V, inputs_28_V, inputs_30_V, inputs_32_V, inputs_34_V, inputs_36_V, inputs_38_V, inputs_40_V, inputs_42_V, inputs_44_V, inputs_46_V, inputs_48_V, inputs_50_V, inputs_52_V, inputs_54_V, inputs_56_V, inputs_58_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjX_fu_611_pt_V <= inputs_58_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjX_fu_611_pt_V <= inputs_56_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjX_fu_611_pt_V <= inputs_54_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjX_fu_611_pt_V <= inputs_52_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjX_fu_611_pt_V <= inputs_50_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjX_fu_611_pt_V <= inputs_48_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjX_fu_611_pt_V <= inputs_46_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjX_fu_611_pt_V <= inputs_44_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjX_fu_611_pt_V <= inputs_42_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjX_fu_611_pt_V <= inputs_40_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjX_fu_611_pt_V <= inputs_38_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjX_fu_611_pt_V <= inputs_36_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjX_fu_611_pt_V <= inputs_34_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjX_fu_611_pt_V <= inputs_32_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjX_fu_611_pt_V <= inputs_30_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjX_fu_611_pt_V <= inputs_28_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjX_fu_611_pt_V <= inputs_26_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjX_fu_611_pt_V <= inputs_24_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjX_fu_611_pt_V <= inputs_22_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjX_fu_611_pt_V <= inputs_20_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjX_fu_611_pt_V <= inputs_18_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjX_fu_611_pt_V <= inputs_16_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjX_fu_611_pt_V <= inputs_14_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjX_fu_611_pt_V <= inputs_12_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjX_fu_611_pt_V <= inputs_10_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjX_fu_611_pt_V <= inputs_8_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjX_fu_611_pt_V <= inputs_6_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjX_fu_611_pt_V <= inputs_4_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjX_fu_611_pt_V <= inputs_2_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjX_fu_611_pt_V <= inputs_0_V(63 downto 48);
            else 
                grp_ProjX_fu_611_pt_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_ProjX_fu_611_pt_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ProjX_fu_619_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, grp_ProjX_fu_619_ap_start_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_ProjX_fu_619_ap_start <= ap_const_logic_1;
        else 
            grp_ProjX_fu_619_ap_start <= grp_ProjX_fu_619_ap_start_reg;
        end if; 
    end process;


    grp_ProjX_fu_619_phi_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_1_V, inputs_3_V, inputs_5_V, inputs_7_V, inputs_9_V, inputs_11_V, inputs_13_V, inputs_15_V, inputs_17_V, inputs_19_V, inputs_21_V, inputs_23_V, inputs_25_V, inputs_27_V, inputs_29_V, inputs_31_V, inputs_33_V, inputs_35_V, inputs_37_V, inputs_39_V, inputs_41_V, inputs_43_V, inputs_45_V, inputs_47_V, inputs_49_V, inputs_51_V, inputs_53_V, inputs_55_V, inputs_57_V, inputs_59_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjX_fu_619_phi_V <= inputs_59_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjX_fu_619_phi_V <= inputs_57_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjX_fu_619_phi_V <= inputs_55_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjX_fu_619_phi_V <= inputs_53_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjX_fu_619_phi_V <= inputs_51_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjX_fu_619_phi_V <= inputs_49_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjX_fu_619_phi_V <= inputs_47_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjX_fu_619_phi_V <= inputs_45_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjX_fu_619_phi_V <= inputs_43_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjX_fu_619_phi_V <= inputs_41_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjX_fu_619_phi_V <= inputs_39_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjX_fu_619_phi_V <= inputs_37_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjX_fu_619_phi_V <= inputs_35_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjX_fu_619_phi_V <= inputs_33_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjX_fu_619_phi_V <= inputs_31_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjX_fu_619_phi_V <= inputs_29_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjX_fu_619_phi_V <= inputs_27_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjX_fu_619_phi_V <= inputs_25_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjX_fu_619_phi_V <= inputs_23_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjX_fu_619_phi_V <= inputs_21_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjX_fu_619_phi_V <= inputs_19_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjX_fu_619_phi_V <= inputs_17_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjX_fu_619_phi_V <= inputs_15_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjX_fu_619_phi_V <= inputs_13_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjX_fu_619_phi_V <= inputs_11_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjX_fu_619_phi_V <= inputs_9_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjX_fu_619_phi_V <= inputs_7_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjX_fu_619_phi_V <= inputs_5_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjX_fu_619_phi_V <= inputs_3_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjX_fu_619_phi_V <= inputs_1_V(41 downto 32);
            else 
                grp_ProjX_fu_619_phi_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_ProjX_fu_619_phi_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_ProjX_fu_619_pt_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_1_V, inputs_3_V, inputs_5_V, inputs_7_V, inputs_9_V, inputs_11_V, inputs_13_V, inputs_15_V, inputs_17_V, inputs_19_V, inputs_21_V, inputs_23_V, inputs_25_V, inputs_27_V, inputs_29_V, inputs_31_V, inputs_33_V, inputs_35_V, inputs_37_V, inputs_39_V, inputs_41_V, inputs_43_V, inputs_45_V, inputs_47_V, inputs_49_V, inputs_51_V, inputs_53_V, inputs_55_V, inputs_57_V, inputs_59_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjX_fu_619_pt_V <= inputs_59_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjX_fu_619_pt_V <= inputs_57_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjX_fu_619_pt_V <= inputs_55_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjX_fu_619_pt_V <= inputs_53_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjX_fu_619_pt_V <= inputs_51_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjX_fu_619_pt_V <= inputs_49_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjX_fu_619_pt_V <= inputs_47_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjX_fu_619_pt_V <= inputs_45_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjX_fu_619_pt_V <= inputs_43_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjX_fu_619_pt_V <= inputs_41_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjX_fu_619_pt_V <= inputs_39_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjX_fu_619_pt_V <= inputs_37_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjX_fu_619_pt_V <= inputs_35_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjX_fu_619_pt_V <= inputs_33_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjX_fu_619_pt_V <= inputs_31_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjX_fu_619_pt_V <= inputs_29_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjX_fu_619_pt_V <= inputs_27_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjX_fu_619_pt_V <= inputs_25_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjX_fu_619_pt_V <= inputs_23_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjX_fu_619_pt_V <= inputs_21_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjX_fu_619_pt_V <= inputs_19_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjX_fu_619_pt_V <= inputs_17_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjX_fu_619_pt_V <= inputs_15_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjX_fu_619_pt_V <= inputs_13_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjX_fu_619_pt_V <= inputs_11_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjX_fu_619_pt_V <= inputs_9_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjX_fu_619_pt_V <= inputs_7_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjX_fu_619_pt_V <= inputs_5_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjX_fu_619_pt_V <= inputs_3_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjX_fu_619_pt_V <= inputs_1_V(63 downto 48);
            else 
                grp_ProjX_fu_619_pt_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_ProjX_fu_619_pt_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ProjY_fu_627_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, grp_ProjY_fu_627_ap_start_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_ProjY_fu_627_ap_start <= ap_const_logic_1;
        else 
            grp_ProjY_fu_627_ap_start <= grp_ProjY_fu_627_ap_start_reg;
        end if; 
    end process;


    grp_ProjY_fu_627_phi_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_0_V, inputs_2_V, inputs_4_V, inputs_6_V, inputs_8_V, inputs_10_V, inputs_12_V, inputs_14_V, inputs_16_V, inputs_18_V, inputs_20_V, inputs_22_V, inputs_24_V, inputs_26_V, inputs_28_V, inputs_30_V, inputs_32_V, inputs_34_V, inputs_36_V, inputs_38_V, inputs_40_V, inputs_42_V, inputs_44_V, inputs_46_V, inputs_48_V, inputs_50_V, inputs_52_V, inputs_54_V, inputs_56_V, inputs_58_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjY_fu_627_phi_V <= inputs_58_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjY_fu_627_phi_V <= inputs_56_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjY_fu_627_phi_V <= inputs_54_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjY_fu_627_phi_V <= inputs_52_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjY_fu_627_phi_V <= inputs_50_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjY_fu_627_phi_V <= inputs_48_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjY_fu_627_phi_V <= inputs_46_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjY_fu_627_phi_V <= inputs_44_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjY_fu_627_phi_V <= inputs_42_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjY_fu_627_phi_V <= inputs_40_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjY_fu_627_phi_V <= inputs_38_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjY_fu_627_phi_V <= inputs_36_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjY_fu_627_phi_V <= inputs_34_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjY_fu_627_phi_V <= inputs_32_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjY_fu_627_phi_V <= inputs_30_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjY_fu_627_phi_V <= inputs_28_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjY_fu_627_phi_V <= inputs_26_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjY_fu_627_phi_V <= inputs_24_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjY_fu_627_phi_V <= inputs_22_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjY_fu_627_phi_V <= inputs_20_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjY_fu_627_phi_V <= inputs_18_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjY_fu_627_phi_V <= inputs_16_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjY_fu_627_phi_V <= inputs_14_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjY_fu_627_phi_V <= inputs_12_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjY_fu_627_phi_V <= inputs_10_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjY_fu_627_phi_V <= inputs_8_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjY_fu_627_phi_V <= inputs_6_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjY_fu_627_phi_V <= inputs_4_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjY_fu_627_phi_V <= inputs_2_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjY_fu_627_phi_V <= inputs_0_V(41 downto 32);
            else 
                grp_ProjY_fu_627_phi_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_ProjY_fu_627_phi_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_ProjY_fu_627_pt_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_0_V, inputs_2_V, inputs_4_V, inputs_6_V, inputs_8_V, inputs_10_V, inputs_12_V, inputs_14_V, inputs_16_V, inputs_18_V, inputs_20_V, inputs_22_V, inputs_24_V, inputs_26_V, inputs_28_V, inputs_30_V, inputs_32_V, inputs_34_V, inputs_36_V, inputs_38_V, inputs_40_V, inputs_42_V, inputs_44_V, inputs_46_V, inputs_48_V, inputs_50_V, inputs_52_V, inputs_54_V, inputs_56_V, inputs_58_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjY_fu_627_pt_V <= inputs_58_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjY_fu_627_pt_V <= inputs_56_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjY_fu_627_pt_V <= inputs_54_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjY_fu_627_pt_V <= inputs_52_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjY_fu_627_pt_V <= inputs_50_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjY_fu_627_pt_V <= inputs_48_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjY_fu_627_pt_V <= inputs_46_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjY_fu_627_pt_V <= inputs_44_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjY_fu_627_pt_V <= inputs_42_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjY_fu_627_pt_V <= inputs_40_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjY_fu_627_pt_V <= inputs_38_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjY_fu_627_pt_V <= inputs_36_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjY_fu_627_pt_V <= inputs_34_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjY_fu_627_pt_V <= inputs_32_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjY_fu_627_pt_V <= inputs_30_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjY_fu_627_pt_V <= inputs_28_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjY_fu_627_pt_V <= inputs_26_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjY_fu_627_pt_V <= inputs_24_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjY_fu_627_pt_V <= inputs_22_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjY_fu_627_pt_V <= inputs_20_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjY_fu_627_pt_V <= inputs_18_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjY_fu_627_pt_V <= inputs_16_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjY_fu_627_pt_V <= inputs_14_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjY_fu_627_pt_V <= inputs_12_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjY_fu_627_pt_V <= inputs_10_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjY_fu_627_pt_V <= inputs_8_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjY_fu_627_pt_V <= inputs_6_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjY_fu_627_pt_V <= inputs_4_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjY_fu_627_pt_V <= inputs_2_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjY_fu_627_pt_V <= inputs_0_V(63 downto 48);
            else 
                grp_ProjY_fu_627_pt_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_ProjY_fu_627_pt_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_ProjY_fu_635_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, grp_ProjY_fu_635_ap_start_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_ProjY_fu_635_ap_start <= ap_const_logic_1;
        else 
            grp_ProjY_fu_635_ap_start <= grp_ProjY_fu_635_ap_start_reg;
        end if; 
    end process;


    grp_ProjY_fu_635_phi_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_1_V, inputs_3_V, inputs_5_V, inputs_7_V, inputs_9_V, inputs_11_V, inputs_13_V, inputs_15_V, inputs_17_V, inputs_19_V, inputs_21_V, inputs_23_V, inputs_25_V, inputs_27_V, inputs_29_V, inputs_31_V, inputs_33_V, inputs_35_V, inputs_37_V, inputs_39_V, inputs_41_V, inputs_43_V, inputs_45_V, inputs_47_V, inputs_49_V, inputs_51_V, inputs_53_V, inputs_55_V, inputs_57_V, inputs_59_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjY_fu_635_phi_V <= inputs_59_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjY_fu_635_phi_V <= inputs_57_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjY_fu_635_phi_V <= inputs_55_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjY_fu_635_phi_V <= inputs_53_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjY_fu_635_phi_V <= inputs_51_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjY_fu_635_phi_V <= inputs_49_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjY_fu_635_phi_V <= inputs_47_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjY_fu_635_phi_V <= inputs_45_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjY_fu_635_phi_V <= inputs_43_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjY_fu_635_phi_V <= inputs_41_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjY_fu_635_phi_V <= inputs_39_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjY_fu_635_phi_V <= inputs_37_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjY_fu_635_phi_V <= inputs_35_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjY_fu_635_phi_V <= inputs_33_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjY_fu_635_phi_V <= inputs_31_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjY_fu_635_phi_V <= inputs_29_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjY_fu_635_phi_V <= inputs_27_V(41 downto 32);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjY_fu_635_phi_V <= inputs_25_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjY_fu_635_phi_V <= inputs_23_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjY_fu_635_phi_V <= inputs_21_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjY_fu_635_phi_V <= inputs_19_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjY_fu_635_phi_V <= inputs_17_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjY_fu_635_phi_V <= inputs_15_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjY_fu_635_phi_V <= inputs_13_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjY_fu_635_phi_V <= inputs_11_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjY_fu_635_phi_V <= inputs_9_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjY_fu_635_phi_V <= inputs_7_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjY_fu_635_phi_V <= inputs_5_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjY_fu_635_phi_V <= inputs_3_V(41 downto 32);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjY_fu_635_phi_V <= inputs_1_V(41 downto 32);
            else 
                grp_ProjY_fu_635_phi_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_ProjY_fu_635_phi_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_ProjY_fu_635_pt_V_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, inputs_1_V, inputs_3_V, inputs_5_V, inputs_7_V, inputs_9_V, inputs_11_V, inputs_13_V, inputs_15_V, inputs_17_V, inputs_19_V, inputs_21_V, inputs_23_V, inputs_25_V, inputs_27_V, inputs_29_V, inputs_31_V, inputs_33_V, inputs_35_V, inputs_37_V, inputs_39_V, inputs_41_V, inputs_43_V, inputs_45_V, inputs_47_V, inputs_49_V, inputs_51_V, inputs_53_V, inputs_55_V, inputs_57_V, inputs_59_V, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage26, ap_CS_fsm_pp0_stage27, ap_CS_fsm_pp0_stage28, ap_CS_fsm_pp0_stage29, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage5, ap_block_pp0_stage6, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_block_pp0_stage9, ap_block_pp0_stage10, ap_block_pp0_stage11, ap_block_pp0_stage12, ap_block_pp0_stage13, ap_block_pp0_stage14, ap_block_pp0_stage15, ap_block_pp0_stage16, ap_block_pp0_stage17, ap_block_pp0_stage18, ap_block_pp0_stage19, ap_block_pp0_stage20, ap_block_pp0_stage21, ap_block_pp0_stage22, ap_block_pp0_stage23, ap_block_pp0_stage24, ap_block_pp0_stage25, ap_block_pp0_stage26, ap_block_pp0_stage27, ap_block_pp0_stage28, ap_block_pp0_stage29)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage29) and (ap_const_boolean_0 = ap_block_pp0_stage29))) then 
                grp_ProjY_fu_635_pt_V <= inputs_59_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage28) and (ap_const_boolean_0 = ap_block_pp0_stage28))) then 
                grp_ProjY_fu_635_pt_V <= inputs_57_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage27) and (ap_const_boolean_0 = ap_block_pp0_stage27))) then 
                grp_ProjY_fu_635_pt_V <= inputs_55_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage26) and (ap_const_boolean_0 = ap_block_pp0_stage26))) then 
                grp_ProjY_fu_635_pt_V <= inputs_53_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage25) and (ap_const_boolean_0 = ap_block_pp0_stage25))) then 
                grp_ProjY_fu_635_pt_V <= inputs_51_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage24) and (ap_const_boolean_0 = ap_block_pp0_stage24))) then 
                grp_ProjY_fu_635_pt_V <= inputs_49_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage23) and (ap_const_boolean_0 = ap_block_pp0_stage23))) then 
                grp_ProjY_fu_635_pt_V <= inputs_47_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage22) and (ap_const_boolean_0 = ap_block_pp0_stage22))) then 
                grp_ProjY_fu_635_pt_V <= inputs_45_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage21) and (ap_const_boolean_0 = ap_block_pp0_stage21))) then 
                grp_ProjY_fu_635_pt_V <= inputs_43_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage20) and (ap_const_boolean_0 = ap_block_pp0_stage20))) then 
                grp_ProjY_fu_635_pt_V <= inputs_41_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage19) and (ap_const_boolean_0 = ap_block_pp0_stage19))) then 
                grp_ProjY_fu_635_pt_V <= inputs_39_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage18) and (ap_const_boolean_0 = ap_block_pp0_stage18))) then 
                grp_ProjY_fu_635_pt_V <= inputs_37_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage17) and (ap_const_boolean_0 = ap_block_pp0_stage17))) then 
                grp_ProjY_fu_635_pt_V <= inputs_35_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage16) and (ap_const_boolean_0 = ap_block_pp0_stage16))) then 
                grp_ProjY_fu_635_pt_V <= inputs_33_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage15) and (ap_const_boolean_0 = ap_block_pp0_stage15))) then 
                grp_ProjY_fu_635_pt_V <= inputs_31_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage14) and (ap_const_boolean_0 = ap_block_pp0_stage14))) then 
                grp_ProjY_fu_635_pt_V <= inputs_29_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage13) and (ap_const_boolean_0 = ap_block_pp0_stage13))) then 
                grp_ProjY_fu_635_pt_V <= inputs_27_V(63 downto 48);
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage12) and (ap_const_boolean_0 = ap_block_pp0_stage12))) then 
                grp_ProjY_fu_635_pt_V <= inputs_25_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                grp_ProjY_fu_635_pt_V <= inputs_23_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                grp_ProjY_fu_635_pt_V <= inputs_21_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                grp_ProjY_fu_635_pt_V <= inputs_19_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                grp_ProjY_fu_635_pt_V <= inputs_17_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                grp_ProjY_fu_635_pt_V <= inputs_15_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                grp_ProjY_fu_635_pt_V <= inputs_13_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                grp_ProjY_fu_635_pt_V <= inputs_11_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_ProjY_fu_635_pt_V <= inputs_9_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_ProjY_fu_635_pt_V <= inputs_7_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_ProjY_fu_635_pt_V <= inputs_5_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_ProjY_fu_635_pt_V <= inputs_3_V(63 downto 48);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_ProjY_fu_635_pt_V <= inputs_1_V(63 downto 48);
            else 
                grp_ProjY_fu_635_pt_V <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_ProjY_fu_635_pt_V <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_2900_p0 <= sext_ln214_1_fu_2758_p1(17 - 1 downto 0);
    grp_fu_2900_p1 <= sext_ln214_1_fu_2758_p1(17 - 1 downto 0);

    grp_sqrt_fixed_33_33_s_fu_606_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage35, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001_ignoreCallOp864, ap_block_pp0_stage35_11001_ignoreCallOp840, ap_block_pp0_stage0_11001_ignoreCallOp842, ap_block_pp0_stage1_11001_ignoreCallOp844, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage2_11001_ignoreCallOp846, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage3_11001_ignoreCallOp848, ap_block_pp0_stage4_11001_ignoreCallOp850, ap_block_pp0_stage5_11001_ignoreCallOp852, ap_block_pp0_stage6_11001_ignoreCallOp854, ap_block_pp0_stage7_11001_ignoreCallOp856)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp846) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp844) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage35_11001_ignoreCallOp840) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage35)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp842) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp864) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp856) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp854) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001_ignoreCallOp852) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001_ignoreCallOp850) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp848) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_sqrt_fixed_33_33_s_fu_606_ap_ce <= ap_const_logic_1;
        else 
            grp_sqrt_fixed_33_33_s_fu_606_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln879_1_fu_2761_p2 <= "1" when (res_pt2_V_reg_3224 = ap_const_lv32_0) else "0";
    icmp_ln879_fu_2749_p2 <= "1" when (sub_ln701_116_fu_2726_p2 = grp_ProjX_fu_619_ap_return) else "0";
    icmp_ln887_fu_2792_p2 <= "1" when (tmp_30_reg_3244 = ap_const_lv4_0) else "0";
    index_V_fu_2836_p4 <= ret_V_reg_3279(15 downto 8);
    inv_table3_address0 <= zext_ln544_fu_2797_p1(12 - 1 downto 0);

    inv_table3_ce0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            inv_table3_ce0 <= ap_const_logic_1;
        else 
            inv_table3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln214_fu_2894_p0 <= sext_ln214_fu_2755_p1(17 - 1 downto 0);
    mul_ln214_fu_2894_p1 <= sext_ln214_fu_2755_p1(17 - 1 downto 0);
    output_V <= ((trunc_ln214_reg_3259 & var_phi_V_fu_2880_p1) & ap_const_lv32_0);
    pt_V_fu_2778_p1 <= grp_sqrt_fixed_33_33_s_fu_606_ap_return(16 - 1 downto 0);
    select_ln216_fu_2821_p3 <= 
        sub_ln216_fu_2815_p2 when (tmp_fu_2805_p3(0) = '1') else 
        trunc_ln68_fu_2812_p1;
    select_ln244_fu_2859_p3 <= 
        sub_ln68_fu_2853_p2 when (tmp_reg_3264(0) = '1') else 
        zext_ln78_fu_2850_p1;
    select_ln245_fu_2872_p3 <= 
        sub_ln68_1_fu_2866_p2 when (tmp_31_reg_3234(0) = '1') else 
        select_ln244_fu_2859_p3;
    select_ln887_fu_2829_p3 <= 
        inv_table3_q0 when (icmp_ln887_reg_3249(0) = '1') else 
        ap_const_lv16_1;
        sext_ln214_1_fu_2758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln701_119_reg_3208),32));

        sext_ln214_fu_2755_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(absval_px_V_reg_3201),32));

    sub_ln216_fu_2815_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(trunc_ln68_fu_2812_p1));
    sub_ln68_1_fu_2866_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(select_ln244_fu_2859_p3));
    sub_ln68_fu_2853_p2 <= std_logic_vector(signed(ap_const_lv10_200) - signed(zext_ln78_fu_2850_p1));
    sub_ln701_100_fu_2590_p2 <= std_logic_vector(unsigned(sub_ln701_98_fu_2585_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_101_fu_2596_p2 <= std_logic_vector(unsigned(sub_ln701_99_reg_3156) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_102_fu_2655_p2 <= std_logic_vector(unsigned(sub_ln701_100_reg_3161) - unsigned(reg_643));
    sub_ln701_103_fu_2601_p2 <= std_logic_vector(unsigned(sub_ln701_101_fu_2596_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_104_fu_2660_p2 <= std_logic_vector(unsigned(sub_ln701_102_fu_2655_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_105_fu_2666_p2 <= std_logic_vector(unsigned(sub_ln701_103_reg_3166) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_106_fu_2677_p2 <= std_logic_vector(unsigned(sub_ln701_104_reg_3171) - unsigned(reg_643));
    sub_ln701_107_fu_2671_p2 <= std_logic_vector(unsigned(sub_ln701_105_fu_2666_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_108_fu_2682_p2 <= std_logic_vector(unsigned(sub_ln701_106_fu_2677_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_109_fu_2688_p2 <= std_logic_vector(unsigned(sub_ln701_107_reg_3176) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_10_fu_1045_p2 <= std_logic_vector(unsigned(sub_ln701_8_reg_2931) - unsigned(reg_643));
    sub_ln701_110_fu_2699_p2 <= std_logic_vector(unsigned(sub_ln701_108_reg_3181) - unsigned(reg_643));
    sub_ln701_111_fu_2693_p2 <= std_logic_vector(unsigned(sub_ln701_109_fu_2688_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_112_fu_2704_p2 <= std_logic_vector(unsigned(sub_ln701_110_fu_2699_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_113_fu_2710_p2 <= std_logic_vector(unsigned(sub_ln701_111_reg_3186) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_114_fu_2721_p2 <= std_logic_vector(unsigned(sub_ln701_112_reg_3191) - unsigned(reg_643));
    sub_ln701_115_fu_2715_p2 <= std_logic_vector(unsigned(sub_ln701_113_fu_2710_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_116_fu_2726_p2 <= std_logic_vector(unsigned(sub_ln701_114_fu_2721_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_117_fu_2732_p2 <= std_logic_vector(unsigned(sub_ln701_115_reg_3196) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_119_fu_2743_p2 <= std_logic_vector(unsigned(sub_ln701_117_fu_2732_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_11_fu_991_p2 <= std_logic_vector(unsigned(sub_ln701_9_fu_986_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_12_fu_1050_p2 <= std_logic_vector(unsigned(sub_ln701_10_fu_1045_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_13_fu_1056_p2 <= std_logic_vector(unsigned(sub_ln701_11_reg_2936) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_14_fu_1115_p2 <= std_logic_vector(unsigned(sub_ln701_12_reg_2941) - unsigned(reg_643));
    sub_ln701_15_fu_1061_p2 <= std_logic_vector(unsigned(sub_ln701_13_fu_1056_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_16_fu_1120_p2 <= std_logic_vector(unsigned(sub_ln701_14_fu_1115_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_17_fu_1126_p2 <= std_logic_vector(unsigned(sub_ln701_15_reg_2946) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_18_fu_1185_p2 <= std_logic_vector(unsigned(sub_ln701_16_reg_2951) - unsigned(reg_643));
    sub_ln701_19_fu_1131_p2 <= std_logic_vector(unsigned(sub_ln701_17_fu_1126_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_1_fu_839_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_20_fu_1190_p2 <= std_logic_vector(unsigned(sub_ln701_18_fu_1185_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_21_fu_1196_p2 <= std_logic_vector(unsigned(sub_ln701_19_reg_2956) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_22_fu_1255_p2 <= std_logic_vector(unsigned(sub_ln701_20_reg_2961) - unsigned(reg_643));
    sub_ln701_23_fu_1201_p2 <= std_logic_vector(unsigned(sub_ln701_21_fu_1196_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_24_fu_1260_p2 <= std_logic_vector(unsigned(sub_ln701_22_fu_1255_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_25_fu_1266_p2 <= std_logic_vector(unsigned(sub_ln701_23_reg_2966) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_26_fu_1325_p2 <= std_logic_vector(unsigned(sub_ln701_24_reg_2971) - unsigned(reg_643));
    sub_ln701_27_fu_1271_p2 <= std_logic_vector(unsigned(sub_ln701_25_fu_1266_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_28_fu_1330_p2 <= std_logic_vector(unsigned(sub_ln701_26_fu_1325_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_29_fu_1336_p2 <= std_logic_vector(unsigned(sub_ln701_27_reg_2976) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_2_fu_904_p2 <= std_logic_vector(unsigned(sub_ln701_fu_899_p2) - unsigned(reg_643));
    sub_ln701_30_fu_1395_p2 <= std_logic_vector(unsigned(sub_ln701_28_reg_2981) - unsigned(reg_643));
    sub_ln701_31_fu_1341_p2 <= std_logic_vector(unsigned(sub_ln701_29_fu_1336_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_32_fu_1400_p2 <= std_logic_vector(unsigned(sub_ln701_30_fu_1395_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_33_fu_1406_p2 <= std_logic_vector(unsigned(sub_ln701_31_reg_2986) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_34_fu_1465_p2 <= std_logic_vector(unsigned(sub_ln701_32_reg_2991) - unsigned(reg_643));
    sub_ln701_35_fu_1411_p2 <= std_logic_vector(unsigned(sub_ln701_33_fu_1406_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_36_fu_1470_p2 <= std_logic_vector(unsigned(sub_ln701_34_fu_1465_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_37_fu_1476_p2 <= std_logic_vector(unsigned(sub_ln701_35_reg_2996) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_38_fu_1535_p2 <= std_logic_vector(unsigned(sub_ln701_36_reg_3001) - unsigned(reg_643));
    sub_ln701_39_fu_1481_p2 <= std_logic_vector(unsigned(sub_ln701_37_fu_1476_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_3_fu_845_p2 <= std_logic_vector(unsigned(sub_ln701_1_fu_839_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_40_fu_1540_p2 <= std_logic_vector(unsigned(sub_ln701_38_fu_1535_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_41_fu_1546_p2 <= std_logic_vector(unsigned(sub_ln701_39_reg_3006) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_42_fu_1605_p2 <= std_logic_vector(unsigned(sub_ln701_40_reg_3011) - unsigned(reg_643));
    sub_ln701_43_fu_1551_p2 <= std_logic_vector(unsigned(sub_ln701_41_fu_1546_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_44_fu_1610_p2 <= std_logic_vector(unsigned(sub_ln701_42_fu_1605_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_45_fu_1616_p2 <= std_logic_vector(unsigned(sub_ln701_43_reg_3016) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_46_fu_1675_p2 <= std_logic_vector(unsigned(sub_ln701_44_reg_3021) - unsigned(reg_643));
    sub_ln701_47_fu_1621_p2 <= std_logic_vector(unsigned(sub_ln701_45_fu_1616_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_48_fu_1680_p2 <= std_logic_vector(unsigned(sub_ln701_46_fu_1675_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_49_fu_1686_p2 <= std_logic_vector(unsigned(sub_ln701_47_reg_3026) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_4_fu_910_p2 <= std_logic_vector(unsigned(sub_ln701_2_fu_904_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_50_fu_1745_p2 <= std_logic_vector(unsigned(sub_ln701_48_reg_3031) - unsigned(reg_643));
    sub_ln701_51_fu_1691_p2 <= std_logic_vector(unsigned(sub_ln701_49_fu_1686_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_52_fu_1750_p2 <= std_logic_vector(unsigned(sub_ln701_50_fu_1745_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_53_fu_1756_p2 <= std_logic_vector(unsigned(sub_ln701_51_reg_3036) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_54_fu_1815_p2 <= std_logic_vector(unsigned(sub_ln701_52_reg_3041) - unsigned(reg_643));
    sub_ln701_55_fu_1761_p2 <= std_logic_vector(unsigned(sub_ln701_53_fu_1756_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_56_fu_1820_p2 <= std_logic_vector(unsigned(sub_ln701_54_fu_1815_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_57_fu_1826_p2 <= std_logic_vector(unsigned(sub_ln701_55_reg_3046) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_58_fu_1885_p2 <= std_logic_vector(unsigned(sub_ln701_56_reg_3051) - unsigned(reg_643));
    sub_ln701_59_fu_1831_p2 <= std_logic_vector(unsigned(sub_ln701_57_fu_1826_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_5_fu_916_p2 <= std_logic_vector(unsigned(sub_ln701_3_reg_2916) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_60_fu_1890_p2 <= std_logic_vector(unsigned(sub_ln701_58_fu_1885_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_61_fu_1896_p2 <= std_logic_vector(unsigned(sub_ln701_59_reg_3056) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_62_fu_1955_p2 <= std_logic_vector(unsigned(sub_ln701_60_reg_3061) - unsigned(reg_643));
    sub_ln701_63_fu_1901_p2 <= std_logic_vector(unsigned(sub_ln701_61_fu_1896_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_64_fu_1960_p2 <= std_logic_vector(unsigned(sub_ln701_62_fu_1955_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_65_fu_1966_p2 <= std_logic_vector(unsigned(sub_ln701_63_reg_3066) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_66_fu_2025_p2 <= std_logic_vector(unsigned(sub_ln701_64_reg_3071) - unsigned(reg_643));
    sub_ln701_67_fu_1971_p2 <= std_logic_vector(unsigned(sub_ln701_65_fu_1966_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_68_fu_2030_p2 <= std_logic_vector(unsigned(sub_ln701_66_fu_2025_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_69_fu_2036_p2 <= std_logic_vector(unsigned(sub_ln701_67_reg_3076) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_6_fu_975_p2 <= std_logic_vector(unsigned(sub_ln701_4_reg_2921) - unsigned(reg_643));
    sub_ln701_70_fu_2095_p2 <= std_logic_vector(unsigned(sub_ln701_68_reg_3081) - unsigned(reg_643));
    sub_ln701_71_fu_2041_p2 <= std_logic_vector(unsigned(sub_ln701_69_fu_2036_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_72_fu_2100_p2 <= std_logic_vector(unsigned(sub_ln701_70_fu_2095_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_73_fu_2106_p2 <= std_logic_vector(unsigned(sub_ln701_71_reg_3086) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_74_fu_2165_p2 <= std_logic_vector(unsigned(sub_ln701_72_reg_3091) - unsigned(reg_643));
    sub_ln701_75_fu_2111_p2 <= std_logic_vector(unsigned(sub_ln701_73_fu_2106_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_76_fu_2170_p2 <= std_logic_vector(unsigned(sub_ln701_74_fu_2165_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_77_fu_2176_p2 <= std_logic_vector(unsigned(sub_ln701_75_reg_3096) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_78_fu_2235_p2 <= std_logic_vector(unsigned(sub_ln701_76_reg_3101) - unsigned(reg_643));
    sub_ln701_79_fu_2181_p2 <= std_logic_vector(unsigned(sub_ln701_77_fu_2176_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_7_fu_921_p2 <= std_logic_vector(unsigned(sub_ln701_5_fu_916_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_80_fu_2240_p2 <= std_logic_vector(unsigned(sub_ln701_78_fu_2235_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_81_fu_2246_p2 <= std_logic_vector(unsigned(sub_ln701_79_reg_3106) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_82_fu_2305_p2 <= std_logic_vector(unsigned(sub_ln701_80_reg_3111) - unsigned(reg_643));
    sub_ln701_83_fu_2251_p2 <= std_logic_vector(unsigned(sub_ln701_81_fu_2246_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_84_fu_2310_p2 <= std_logic_vector(unsigned(sub_ln701_82_fu_2305_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_85_fu_2316_p2 <= std_logic_vector(unsigned(sub_ln701_83_reg_3116) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_86_fu_2375_p2 <= std_logic_vector(unsigned(sub_ln701_84_reg_3121) - unsigned(reg_643));
    sub_ln701_87_fu_2321_p2 <= std_logic_vector(unsigned(sub_ln701_85_fu_2316_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_88_fu_2380_p2 <= std_logic_vector(unsigned(sub_ln701_86_fu_2375_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_89_fu_2386_p2 <= std_logic_vector(unsigned(sub_ln701_87_reg_3126) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_8_fu_980_p2 <= std_logic_vector(unsigned(sub_ln701_6_fu_975_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_90_fu_2445_p2 <= std_logic_vector(unsigned(sub_ln701_88_reg_3131) - unsigned(reg_643));
    sub_ln701_91_fu_2391_p2 <= std_logic_vector(unsigned(sub_ln701_89_fu_2386_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_92_fu_2450_p2 <= std_logic_vector(unsigned(sub_ln701_90_fu_2445_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_93_fu_2456_p2 <= std_logic_vector(unsigned(sub_ln701_91_reg_3136) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_94_fu_2515_p2 <= std_logic_vector(unsigned(sub_ln701_92_reg_3141) - unsigned(reg_643));
    sub_ln701_95_fu_2461_p2 <= std_logic_vector(unsigned(sub_ln701_93_fu_2456_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_96_fu_2520_p2 <= std_logic_vector(unsigned(sub_ln701_94_fu_2515_p2) - unsigned(grp_ProjX_fu_611_ap_return));
    sub_ln701_97_fu_2526_p2 <= std_logic_vector(unsigned(sub_ln701_95_reg_3146) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_98_fu_2585_p2 <= std_logic_vector(unsigned(sub_ln701_96_reg_3151) - unsigned(reg_643));
    sub_ln701_99_fu_2531_p2 <= std_logic_vector(unsigned(sub_ln701_97_fu_2526_p2) - unsigned(grp_ProjY_fu_635_ap_return));
    sub_ln701_9_fu_986_p2 <= std_logic_vector(unsigned(sub_ln701_7_reg_2926) - unsigned(grp_ProjY_fu_627_ap_return));
    sub_ln701_fu_899_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(call_ret2_reg_2911));
    tmp_fu_2805_p3 <= absval_px_V_reg_3201(16 downto 16);
    trunc_ln214_fu_2801_p1 <= grp_sqrt_fixed_33_33_s_fu_606_ap_return(16 - 1 downto 0);
    trunc_ln68_fu_2812_p1 <= absval_px_V_reg_3201(16 - 1 downto 0);
        var_phi_V_fu_2880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_res_phi_V_phi_fu_599_p4),16));

    zext_ln544_1_fu_2845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_V_fu_2836_p4),64));
    zext_ln544_fu_2797_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(pt_V_reg_3239),64));
    zext_ln78_fu_2850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acos_table4_load_reg_3289),10));
end behav;
