// Seed: 3592293627
module module_0 (
    input  uwire id_0,
    input  tri0  id_1,
    output tri1  id_2,
    input  uwire id_3,
    input  tri0  id_4
);
  always @(id_3 or posedge id_1) $signed(60);
  ;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output tri0 id_3
);
  if (1) wire id_5;
  ;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_0
  );
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(negedge 1)
    if (1) begin : LABEL_0
      wait (1'b0 == id_4);
    end
  wire id_19;
endmodule
module module_3 #(
    parameter id_1 = 32'd53,
    parameter id_2 = 32'd26
) (
    output wire id_0,
    output supply1 _id_1,
    input supply1 _id_2
);
  logic [id_1 : id_2] id_4;
  ;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
