ISim log file
Running: E:\FILES\ISE File\test7\test_7_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/FILES/ISE File/test7/test_7_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
WARNING: File "E:/FILES/ISE File/test7/ipcore_dir/Inst_ROM.v" Line 122.  For instance your_instance_name/inst/, width 32 of formal port DINA is not equal to width 1 of actual signal dina.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
 Block Memory Generator CORE Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator CORE Generator module test_7.uut.instance_name.your_instance_name.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
