// Seed: 4019822959
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    output id_5
);
  reg   id_6;
  logic id_7;
  logic id_8 = (1);
  logic id_9;
  assign id_4 = 1'b0;
  logic id_10;
  logic id_11;
  always @(posedge {1 != 1{id_9}}) begin
    SystemTFIdentifier(id_3);
    id_6 <= 1'h0;
  end
endmodule
