{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1676985991841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1676985991842 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 21:26:31 2023 " "Processing started: Tue Feb 21 21:26:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1676985991842 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1676985991842 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1676985991842 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1676985992849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1676985992934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1676985992934 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1676985992972 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "start main.v(22) " "Verilog HDL Always Construct warning at main.v(22): variable \"start\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992974 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop main.v(22) " "Verilog HDL Always Construct warning at main.v(22): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 22 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992974 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEWG main.v(45) " "Verilog HDL Always Construct warning at main.v(45): variable \"LEWG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992974 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LSNG main.v(45) " "Verilog HDL Always Construct warning at main.v(45): variable \"LSNG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992974 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LSNG main.v(46) " "Verilog HDL Always Construct warning at main.v(46): variable \"LSNG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992974 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEWG main.v(46) " "Verilog HDL Always Construct warning at main.v(46): variable \"LEWG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEWG main.v(47) " "Verilog HDL Always Construct warning at main.v(47): variable \"LEWG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LSNG main.v(47) " "Verilog HDL Always Construct warning at main.v(47): variable \"LSNG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LSNG main.v(48) " "Verilog HDL Always Construct warning at main.v(48): variable \"LSNG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LEWG main.v(48) " "Verilog HDL Always Construct warning at main.v(48): variable \"LEWG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "turn_out main.v(42) " "Verilog HDL Always Construct warning at main.v(42): inferring latch(es) for variable \"turn_out\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "left main.v(42) " "Verilog HDL Always Construct warning at main.v(42): inferring latch(es) for variable \"left\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(67) " "Verilog HDL assignment warning at main.v(67): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676985992975 "|main"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 main.v(72) " "Verilog HDL assignment warning at main.v(72): truncated value with size 32 to match size of target (6)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1676985992976 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r main.v(107) " "Verilog HDL Always Construct warning at main.v(107): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "y main.v(109) " "Verilog HDL Always Construct warning at main.v(109): variable \"y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "n_state main.v(103) " "Verilog HDL Always Construct warning at main.v(103): inferring latch(es) for variable \"n_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1676985992977 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[0\] main.v(116) " "Inferred latch for \"n_state\[0\]\" at main.v(116)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676985992979 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[1\] main.v(116) " "Inferred latch for \"n_state\[1\]\" at main.v(116)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676985992979 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "n_state\[2\] main.v(116) " "Inferred latch for \"n_state\[2\]\" at main.v(116)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 116 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676985992979 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "left main.v(42) " "Inferred latch for \"left\" at main.v(42)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676985992980 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn_out\[0\] main.v(42) " "Inferred latch for \"turn_out\[0\]\" at main.v(42)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676985992980 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "turn_out\[1\] main.v(42) " "Inferred latch for \"turn_out\[1\]\" at main.v(42)" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1676985992980 "|main"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state\[0\]\$latch " "Latch n_state\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal c_state\[2\]~reg0" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993544 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE start " "Ports ENA and PRE on the latch are fed by the same signal start" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993544 ""}  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 116 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676985993544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state\[1\]\$latch " "Latch n_state\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal c_state\[0\]~reg0" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993544 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE start " "Ports ENA and PRE on the latch are fed by the same signal start" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993544 ""}  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 116 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676985993544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "n_state\[2\]\$latch " "Latch n_state\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA c_state\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal c_state\[2\]~reg0" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 119 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993544 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE start " "Ports ENA and PRE on the latch are fed by the same signal start" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993544 ""}  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 116 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676985993544 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "turn_out\[0\]\$latch " "Latch turn_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rules\[0\] " "Ports D and ENA on the latch are fed by the same signal rules\[0\]" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993545 ""}  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676985993545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "turn_out\[1\]\$latch " "Latch turn_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rules\[1\] " "Ports D and ENA on the latch are fed by the same signal rules\[1\]" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993545 ""}  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676985993545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "left\$latch " "Latch left\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rules\[0\] " "Ports D and ENA on the latch are fed by the same signal rules\[0\]" {  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1676985993545 ""}  } { { "main.v" "" { Text "C:/altera/Experiment7/machine/main.v" 42 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1676985993545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1676985993796 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1676985994160 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1676985994160 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1676985994218 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1676985994218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1676985994218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1676985994218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4586 " "Peak virtual memory: 4586 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1676985994251 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 21:26:34 2023 " "Processing ended: Tue Feb 21 21:26:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1676985994251 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1676985994251 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1676985994251 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1676985994251 ""}
