/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -o objects/sky130hd/riscv_v_shifter/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/sky130hd/riscv_v_shifter/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
mkdir -p results/sky130hd/riscv_v_shifter/base/
echo 60.0 > results/sky130hd/riscv_v_shifter/base/clock_period.txt
mkdir -p ./results/sky130hd/riscv_v_shifter/base ./logs/sky130hd/riscv_v_shifter/base ./reports/sky130hd/riscv_v_shifter/base ./objects/sky130hd/riscv_v_shifter/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_shifter/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_shifter/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/sky130hd/riscv_v_shifter/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_shifter/base/clock_period.txt
Setting clock period to 60.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_shifter'.
Warning: Replacing memory \mux_shift_block with list of registers. See ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_shifter.v:171, ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_shifter.v:158, ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_shifter.v:138, ./designs/src/riscv_v_shifter/convert_to_v/riscv_v_shifter.v:125
60.1. Analyzing design hierarchy..
60.2. Executing AST frontend in derive mode using pre-parsed AST for module `\shifter'.
60.3. Analyzing design hierarchy..
60.4. Analyzing design hierarchy..
60.5. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module $paramod\shifter\WIDTH=s32'00000000000000000000000000001000 because it contains processes (run 'proc' command first).
Warning: Ignoring module riscv_v_shifter because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 3 unique messages, 4 total
End of script. Logfile hash: 1492638b69, CPU: user 0.41s system 0.02s, MEM: 53.50 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 54% 1x hierarchy (0 sec), 30% 2x read_liberty (0 sec), ...
Elapsed time: 0:00.49[h:]min:sec. CPU time: user 0.47 sys 0.02 (100%). Peak memory: 55936KB.
mkdir -p ./results/sky130hd/riscv_v_shifter/base ./logs/sky130hd/riscv_v_shifter/base ./reports/sky130hd/riscv_v_shifter/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_shifter/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_shifter/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12800KB.
mkdir -p ./results/sky130hd/riscv_v_shifter/base ./logs/sky130hd/riscv_v_shifter/base ./reports/sky130hd/riscv_v_shifter/base ./objects/sky130hd/riscv_v_shifter/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_shifter/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_shifter/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/sky130hd/riscv_v_shifter/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_shifter/base/clock_period.txt
Setting clock period to 60.0
synth -top riscv_v_shifter -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Rerunning OPT passes. (Maybe there is more to do..)
4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.12. Executing OPT_MERGE pass (detect identical cells).
4.7.13. Executing OPT_DFF pass (perform DFF optimizations).
4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.15. Executing OPT_EXPR pass (perform const folding).
4.7.16. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Rerunning OPT passes. (Maybe there is more to do..)
5.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.13. Executing OPT_MERGE pass (detect identical cells).
5.3.14. Executing OPT_SHARE pass.
5.3.15. Executing OPT_DFF pass (perform DFF optimizations).
5.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.17. Executing OPT_EXPR pass (perform const folding).
5.3.18. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.4.9. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.10. Executing OPT_EXPR pass (perform const folding).
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_shifter' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_latch_hd.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/sky130hd/riscv_v_shifter/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -constr ./objects/sky130hd/riscv_v_shifter/base/abc.constr -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -D 60.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_shifter' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/sky130hd/riscv_v_shifter/constraint.sdc ./results/sky130hd/riscv_v_shifter/base/1_synth.sdc
Warnings: 26 unique messages, 234 total
End of script. Logfile hash: 55f746dd37, CPU: user 1.40s system 0.04s, MEM: 56.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 88% 2x abc (10 sec), 2% 19x opt_clean (0 sec), ...
Elapsed time: 0:12.06[h:]min:sec. CPU time: user 11.96 sys 0.09 (99%). Peak memory: 58496KB.
mkdir -p ./results/sky130hd/riscv_v_shifter/base ./logs/sky130hd/riscv_v_shifter/base ./reports/sky130hd/riscv_v_shifter/base
cp ./results/sky130hd/riscv_v_shifter/base/1_1_yosys.v ./results/sky130hd/riscv_v_shifter/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/sky130hd/riscv_v_shifter/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef, created 441 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
Master sky130_ef_sc_hd__decap_12 is loaded but not used in the design

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 4310
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.100, 201.280).
[INFO IFP-0001] Added 514 rows of 3043 site unithd.
[INFO RSZ-0026] Removed 339 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 26971 u^2 1% utilization.
Elapsed time: 0:01.38[h:]min:sec. CPU time: user 1.32 sys 0.06 (100%). Peak memory: 149592KB.
Running io_placement_random.tcl, stage 2_2_floorp[NesterovSolve] Iter:   70 overflow: 0.940 HPWL: 10767
 top cell not supported.
[WARNING STA-0366] port 'clk' not found.
place_pins -hor_layers met3 -ver_layers met2 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.44[h:]min:sec. CPU time: user 0.38 sys 0.06 (100%). Peak memory: 136672KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/sky130hd/riscv_v_shifter/base/2_2_floorplan_io.odb ./results/sky130hd/riscv_v_shifter/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.04 (100%). Peak memory: 100576KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
No macros found: Skipping macro_placement
Elapsed time: 0:00.45[h:]min:sec. CPU time: user 0.39 sys 0.05 (99%). Peak memory: 136028KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO TAP-0005] Inserted 26058 tapcells.
Elapsed time: 0:00.48[h:]min:sec. CPU time: user 0.43 sys 0.05 (100%). Peak memory: 143916KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[WARNING STA-0366] port 'clk' not found.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:01.87[h:]min:sec. CPU time: user 1.77 sys 0.10 (100%). Peak memory: 234072KB.
cp ./results/sky130hd/riscv_v_shifter/base/2_6_floorplan_pdn.odb ./results/sky130hd/riscv_v_shifter/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             30029
[INFO GPL-0007] NumPlaceInstances:         3971
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   4304
[INFO GPL-0011] NumPins:                  16941
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       26970.867 um^2
[INFO GPL-0019] Util:                     1.402 %
[INFO GPL-0020] StdInstsArea:         26970.867 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    295969
[INFO GPL-0032] FillerInit:NumGNets:       4304
[INFO GPL-0033] FillerInit:NumGPins:      16941
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        6.792 um^2
[INFO GPL-0025] IdealBinArea:             6.792 um^2
[INFO GPL-0026] IdealBinCnt:             288135
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  2.734  2.731 )
[INFO GPL-0030] NumBins: 262144
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             30029
[INFO GPL-0007] NumPlaceInstances:         3971
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   4304
[INFO GPL-0011] NumPins:                  16480
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       26970.867 um^2
[INFO GPL-0019] Util:                     1.402 %
[INFO GPL-0020] StdInstsArea:         26970.867 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    152931
[INFO GPL-0032] FillerInit:NumGNets:       4304
[INFO GPL-0033] FillerInit:NumGPins:      16480
[INFO GPL-0023] TargetDensity:            0.517
[INFO GPL-0024] AvrgPlaceInstArea:        6.792 um^2
[INFO GPL-0025] IdealBinArea:            13.137 um^2
[INFO GPL-0026] IdealBinCnt:             148968
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.997 HPWL: 8848913
[NesterovSolve] Iter:   10 overflow: 0.996 HPWL: 5005574
[NesterovSolve] Iter:   20 overflow: 0.996 HPWL: 4969168
[NesterovSolve] Iter:   30 overflow: 0.996 HPWL: 4964848
[NesterovSolve] Iter:   40 overflow: 0.996 HPWL: 4964061
[NesterovSolve] Iter:   50 overflow: 0.996 HPWL: 4964572
[NesterovSolve] Iter:   60 overflow: 0.996 HPWL: 4965183
[NesterovSolve] Iter:   70 overflow: 0.996 HPWL: 4966014
[NesterovSolve] Iter:   80 overflow: 0.996 HPWL: 4968317
[NesterovSolve] Iter:   90 overflow: 0.996 HPWL: 4973137
[NesterovSolve] Iter:  100 overflow: 0.996 HPWL: 4981997
[NesterovSolve] Iter:  110 overflow: 0.996 HPWL: 4997320
[NesterovSolve] Iter:  120 overflow: 0.996 HPWL: 5023487
[NesterovSolve] Iter:  130 overflow: 0.995 HPWL: 5070210
[NesterovSolve] Iter:  140 overflow: 0.995 HPWL: 5161625
[NesterovSolve] Iter:  150 overflow: 0.994 HPWL: 5409910
[NesterovSolve] Iter:  160 overflow: 0.991 HPWL: 6389113
[NesterovSolve] Iter:  170 overflow: 0.986 HPWL: 10229320
[NesterovSolve] Iter:  180 overflow: 0.976 HPWL: 15361264
[NesterovSolve] Iter:  190 overflow: 0.971 HPWL: 17862959
[NesterovSolve] Iter:  200 overflow: 0.962 HPWL: 21050216
[NesterovSolve] Iter:  210 overflow: 0.943 HPWL: 26278179
[NesterovSolve] Iter:  220 overflow: 0.926 HPWL: 30522001
[NesterovSolve] Iter:  230 overflow: 0.904 HPWL: 36460125
[NesterovSolve] Iter:  240 overflow: 0.875 HPWL: 43198806
[NesterovSolve] Iter:  250 overflow: 0.841 HPWL: 48717196
[NesterovSolve] Iter:  260 overflow: 0.804 HPWL: 55974114
[NesterovSolve] Iter:  270 overflow: 0.760 HPWL: 61839050
[NesterovSolve] Iter:  280 overflow: 0.716 HPWL: 67971364
[NesterovSolve] Iter:  290 overflow: 0.667 HPWL: 74468844
[NesterovSolve] Iter:  300 overflow: 0.621 HPWL: 80796988
[NesterovSolve] Iter:  310 overflow: 0.567 HPWL: 86333881
[NesterovSolve] Iter:  320 overflow: 0.513 HPWL: 91462818
[NesterovSolve] Iter:  330 overflow: 0.458 HPWL: 96875234
[NesterovSolve] Iter:  340 overflow: 0.403 HPWL: 101589599
[NesterovSolve] Iter:  350 overflow: 0.354 HPWL: 105027902
[NesterovSolve] Iter:  360 overflow: 0.320 HPWL: 107007070
[NesterovSolve] Iter:  370 overflow: 0.286 HPWL: 108245219
[NesterovSolve] Iter:  380 overflow: 0.257 HPWL: 109435767
[NesterovSolve] Iter:  390 overflow: 0.224 HPWL: 110640615
[NesterovSolve] Iter:  400 overflow: 0.194 HPWL: 111979472
[NesterovSolve] Iter:  410 overflow: 0.166 HPWL: 113172423
[NesterovSolve] Iter:  420 overflow: 0.140 HPWL: 114311897
[NesterovSolve] Iter:  430 overflow: 0.119 HPWL: 115172612
[NesterovSolve] Iter:  440 overflow: 0.103 HPWL: 112686613
[NesterovSolve] Finished with Overflow: 0.098837
Elapsed time: 0:35.24[h:]min:sec. CPU time: user 165.89 sys 0.21 (471%). Peak memory: 254348KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers met3 -ver_layers met2
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           5828
[INFO PPL-0002] Number of I/O             461
[INFO PPL-0003] Number of I/O w/sink      395
[INFO PPL-0004] Number of I/O w/o sink    66
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 274393.72 um.
Elapsed time: 0:00.62[h:]min:sec. CPU time: user 0.55 sys 0.07 (100%). Peak memory: 169316KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             30029
[INFO GPL-0007] NumPlaceInstances:         3971
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   4304
[INFO GPL-0011] NumPins:                  16941
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       26970.867 um^2
[INFO GPL-0019] Util:                     1.402 %
[INFO GPL-0020] StdInstsArea:         26970.867 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    295969
[INFO GPL-0032] FillerInit:NumGNets:       4304
[INFO GPL-0033] FillerInit:NumGPins:      16941
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        6.792 um^2
[INFO GPL-0025] IdealBinArea:             6.792 um^2
[INFO GPL-0026] IdealBinCnt:             288135
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       512    512
[INFO GPL-0029] BinSize: (  2.734  2.731 )
[INFO GPL-0030] NumBins: 262144
global_placement -density 0.5170076021365821 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             30029
[INFO GPL-0007] NumPlaceInstances:         3971
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                   4304
[INFO GPL-0011] NumPins:                  16941
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:       26970.867 um^2
[INFO GPL-0019] Util:                     1.402 %
[INFO GPL-0020] StdInstsArea:         26970.867 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00000007 HPWL: 402511902
[InitialPlace]  Iter: 2 CG residual: 0.00000009 HPWL: 335030913
[InitialPlace]  Iter: 3 CG residual: 0.00000009 HPWL: 332556163
[InitialPlace]  Iter: 4 CG residual: 0.00000012 HPWL: 331155134
[InitialPlace]  Iter: 5 CG residual: 0.00000012 HPWL: 330134397
[INFO GPL-0031] FillerInit:NumGCells:    152931
[INFO GPL-0032] FillerInit:NumGNets:       4304
[INFO GPL-0033] FillerInit:NumGPins:      16941
[INFO GPL-0023] TargetDensity:            0.517
[INFO GPL-0024] AvrgPlaceInstArea:        6.792 um^2
[INFO GPL-0025] IdealBinArea:            13.137 um^2
[INFO GPL-0026] IdealBinCnt:             148968
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.868 HPWL: 344928883
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.71e-08
[INFO GPL-0103] Timing-driven: weighted 430 nets.
[NesterovSolve] Iter:   10 overflow: 0.639 HPWL: 359689928
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.83e-08
[INFO GPL-0103] Timing-driven: weighted 430 nets.
[NesterovSolve] Iter:   20 overflow: 0.611 HPWL: 357039566
[NesterovSolve] Iter:   30 overflow: 0.615 HPWL: 356237332
[NesterovSolve] Iter:   40 overflow: 0.615 HPWL: 356395110
[NesterovSolve] Iter:   50 overflow: 0.616 HPWL: 356949453
[NesterovSolve] Iter:   60 overflow: 0.620 HPWL: 357412231
[NesterovSolve] Iter:   70 overflow: 0.619 HPWL: 358363971
[NesterovSolve] Iter:   80 overflow: 0.620 HPWL: 358765651
[NesterovSolve] Iter:   90 overflow: 0.622 HPWL: 359003987
[NesterovSolve] Iter:  100 overflow: 0.625 HPWL: 359302053
[NesterovSolve] Iter:  110 overflow: 0.627 HPWL: 359682403
[NesterovSolve] Iter:  120 overflow: 0.629 HPWL: 359912980
[NesterovSolve] Iter:  130 overflow: 0.631 HPWL: 359821669
[NesterovSolve] Iter:  140 overflow: 0.632 HPWL: 359564945
[NesterovSolve] Iter:  150 overflow: 0.633 HPWL: 359457139
[NesterovSolve] Iter:  160 overflow: 0.633 HPWL: 359025768
[NesterovSolve] Iter:  170 overflow: 0.633 HPWL: 358564704
[NesterovSolve] Iter:  180 overflow: 0.629 HPWL: 358036471
[NesterovSolve] Iter:  190 overflow: 0.623 HPWL: 357068827
[NesterovSolve] Iter:  200 overflow: 0.617 HPWL: 355575912
[NesterovSolve] Iter:  210 overflow: 0.609 HPWL: 353609565
[NesterovSolve] Snapshot saved at iter = 215
[NesterovSolve] Iter:  220 overflow: 0.594 HPWL: 352899729
[NesterovSolve] Iter:  230 overflow: 0.574 HPWL: 356471503
[NesterovSolve] Iter:  240 overflow: 0.554 HPWL: 354708824
[NesterovSolve] Iter:  250 overflow: 0.524 HPWL: 351495976
[NesterovSolve] Iter:  260 overflow: 0.494 HPWL: 350235668
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.89e-08
[INFO GPL-0103] Timing-driven: weighted 421 nets.
[NesterovSolve] Iter:  270 overflow: 0.448 HPWL: 352906454
[NesterovSolve] Iter:  280 overflow: 0.404 HPWL: 351219990
[NesterovSolve] Iter:  290 overflow: 0.367 HPWL: 352433177
[NesterovSolve] Iter:  300 overflow: 0.335 HPWL: 350381097
[NesterovSolve] Iter:  310 overflow: 0.316 HPWL: 350235955
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU
[INFO GPL-0038] TileCnt:     231  231
[INFO GPL-0040] NumTiles: 53361
[INFO GPL-0081] TotalRouteOverflow: 23.986820340156555
[INFO GPL-0082] OverflowTileCnt: 202
[INFO GPL-0083] 0.5%RC: 1.0849356669165222
[INFO GPL-0084] 1.0%RC: 0.9838470125689489
[INFO GPL-0085] 2.0%RC: 0.8328457987598712
[INFO GPL-0086] 5.0%RC: 0.6681231782873188
[INFO GPL-0087] FinalRC: 1.0343913
[INFO GPL-0078] FinalRC lower than minRC (1e+30), min RC updated.
[INFO GPL-0045] InflatedAreaDelta:     8654.659 um^2
[INFO GPL-0046] TargetDensity:            0.517
[INFO GPL-0049] WhiteSpaceArea:      1924400.653 um^2
[INFO GPL-0050] NesterovInstsArea:    26970.867 um^2
[INFO GPL-0051] TotalFillerArea:     967958.871 um^2
[INFO GPL-0052] TotalGCellsArea:     994929.738 um^2
[INFO GPL-0053] ExpectedGCellsArea:  1003584.396 um^2
[INFO GPL-0054] NewTargetDensity:         0.522
[INFO GPL-0055] NewWhiteSpaceArea:   1924400.653 um^2
[INFO GPL-0056] MovableArea:         1003584.487 um^2
[INFO GPL-0057] NewNesterovInstArea:  35625.526 um^2
[INFO GPL-0058] NewTotalFillerArea:  967958.962 um^2
[INFO GPL-0059] NewTotalGCellsArea:  1003584.487 um^2
[NesterovSolve] Revert back to snapshot coordi
[NesterovSolve] Iter:  320 overflow: 0.686 HPWL: 352606907
[NesterovSolve] Iter:  330 overflow: 0.547 HPWL: 374925282
[NesterovSolve] Iter:  340 overflow: 0.575 HPWL: 365043535
[NesterovSolve] Iter:  350 overflow: 0.565 HPWL: 361899949
[NesterovSolve] Iter:  360 overflow: 0.521 HPWL: 360756697
[NesterovSolve] Iter:  370 overflow: 0.498 HPWL: 360790333
[NesterovSolve] Iter:  380 overflow: 0.467 HPWL: 363301336
[NesterovSolve] Iter:  390 overflow: 0.438 HPWL: 361822478
[NesterovSolve] Iter:  400 overflow: 0.413 HPWL: 361287803
[NesterovSolve] Iter:  410 overflow: 0.388 HPWL: 361627499
[NesterovSolve] Iter:  420 overflow: 0.358 HPWL: 362431666
[NesterovSolve] Iter:  430 overflow: 0.331 HPWL: 362483932
[NesterovSolve] Iter:  440 overflow: 0.300 HPWL: 362980827
[INFO GPL-0075] Routability numCall: 2 inflationIterCnt: 2 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU
[INFO GPL-0038] TileCnt:     231  231
[INFO GPL-0040] NumTiles: 53361
[INFO GPL-0081] TotalRouteOverflow: 3.6455342769622803
[INFO GPL-0082] OverflowTileCnt: 95
[INFO GPL-0083] 0.5%RC: 0.9842442917020133
[INFO GPL-0084] 1.0%RC: 0.9337419008047839
[INFO GPL-0085] 2.0%RC: 0.851877063122135
[INFO GPL-0086] 5.0%RC: 0.6855569460187435
[INFO GPL-0087] FinalRC: 0.9589931
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3e-08
[INFO GPL-0103] Timing-driven: weighted 424 nets.
[NesterovSolve] Iter:  450 overflow: 0.274 HPWL: 363512317
[NesterovSolve] Iter:  460 overflow: 0.241 HPWL: 364257105
[NesterovSolve] Iter:  470 overflow: 0.216 HPWL: 364984884
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.02e-08
[INFO GPL-0103] Timing-driven: weighted 427 nets.
[NesterovSolve] Iter:  480 overflow: 0.183 HPWL: 366464292
[NesterovSolve] Iter:  490 overflow: 0.162 HPWL: 364345432
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 2.99e-08
[INFO GPL-0103] Timing-driven: weighted 426 nets.
[NesterovSolve] Iter:  500 overflow: 0.140 HPWL: 363242855
[NesterovSolve] Iter:  510 overflow: 0.118 HPWL: 362236950
[NesterovSolve] Iter:  520 overflow: 0.104 HPWL: 361437546
[NesterovSolve] Finished with Overflow: 0.099424
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 59575 u^2 3% utilization.
Elapsed time: 0:57.27[h:]min:sec. CPU time: user 216.82 sys 0.42 (379%). Peak memory: 821508KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 267 input buffers.
[INFO RSZ-0028] Inserted 128 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 2154um.
[INFO RSZ-0034] Found 518 slew violations.
[INFO RSZ-0036] Found 13 capacitance violations.
[INFO RSZ-0038] Inserted 49 buffers in 518 nets.
[INFO RSZ-0039] Resized 2659 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...
No registers in design

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 81533 u^2 4% utilization.
Instance count before 30029, after 30473
Pin count before 16480, after 17368
Elapsed time: 0:03.91[h:]min:sec. CPU time: user 3.54 sys 0.37 (99%). Peak memory: 659832KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      14820.6 u
average displacement        0.5 u
max displacement           25.3 u
original HPWL          366302.5 u
legalized HPWL         376808.1 u
delta HPWL                    3 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 30473 cells, 461 terminals, 4748 edges, 17829 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 30934, edges 4748, pins 17829
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 13600 2720 units.
[INFO DPO-0320] Collected 26519 fixed cells.
[INFO DPO-0318] Collected 4415 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200100, 201280) - (1599420, 1599360)
[INFO DPO-0310] Assigned 4415 cells into segments.  Movement in X-direction is 42780.000000, movement in Y-direction is 24480.000000.
[WARNING DPO-0200] Unexpected displacement during legalization.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 53 site alignment problems.
[INFO DPO-0311] Found 29 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[WARNING DPO-0201] Placement check failure during legalization.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 3.757609e+08.
[INFO DPO-0302] End of matching; objective is 3.755881e+08, improvement is 0.05 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 3.730329e+08.
[INFO DPO-0307] End of global swaps; objective is 3.730329e+08, improvement is 0.68 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 3.725122e+08.
[INFO DPO-0309] End of vertical swaps; objective is 3.725122e+08, improvement is 0.14 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 3.719258e+08.
[INFO DPO-0305] End of reordering; objective is 3.719258e+08, improvement is 0.16 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 88300 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 88300, swaps 14089, moves 16793 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.701432e+08, Scratch cost 3.677001e+08, Incremental cost 3.677001e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.677001e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.66 percent.
[INFO DPO-0328] End of random improver; improvement is 0.660055 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 2221 cell orientations for row compatibility.
[INFO DPO-0383] Performed 1679 cell flips.
[INFO DPO-0384] End of flipping; objective is 3.676818e+08, improvement is 0.49 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 11 site alignment problems.
[INFO DPO-0311] Found 10 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL           376808.1 u
Final HPWL              367022.0 u
Delta HPWL                  -2.6 %

[INFO DPL-0020] Mirrored 355 instances
[INFO DPL-0021] HPWL before          367022.0 u
[INFO DPL-0022] HPWL after           366845.9 u
[INFO DPL-0023] HPWL delta               -0.0 %
[WARNING DPL-0004] Placed in rows check failed (1).
 _7729_
[WARNING DPL-0005] Overlap check failed (3).
 _8444_ overlaps _8052_
 TAP_TAPCELL_ROW_253_12876 overlaps _8390_
 input201 overlaps _8390_
[WARNING DPL-0006] Site aligned check failed (11).
 _4732_
 _5796_
 _6007_
 _8004_
 _8042_
 input11
 input42
 input54
 input66
 input121
 output294
[ERROR DPL-0033] detailed placement checks failed.
Error: detail_place.tcl, 37 DPL-0033
Command exited with non-zero status 1
Elapsed time: 0:01.98[h:]min:sec. CPU time: user 1.79 sys 0.17 (99%). Peak memory: 411484KB.
