Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc.qsys --block-symbol-file --output-directory=/home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clarvi_fpga/clarvi_soc.qsys
Progress: Reading input file
Progress: Adding PixelStream_0 [PixelStream 1.0]
Progress: Parameterizing module PixelStream_0
Progress: Adding RotaryCtl_left [RotaryCtl 1.0]
Progress: Parameterizing module RotaryCtl_left
Progress: Adding RotaryCtl_right [RotaryCtl 1.0]
Progress: Parameterizing module RotaryCtl_right
Progress: Adding ShiftRegCtl_0 [ShiftRegCtl 1.0]
Progress: Parameterizing module ShiftRegCtl_0
Progress: Adding buttons_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module buttons_pio
Progress: Adding clarvi_0 [clarvi 1.0]
Progress: Parameterizing module clarvi_0
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding hex_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module hex_pio
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding leftdial_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module leftdial_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll [altera_pll 16.1]
Progress: Parameterizing module pll
Progress: Adding rightdial_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module rightdial_pio
Progress: Adding video_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module video_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: clarvi_soc.buttons_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clarvi_soc.leftdial_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clarvi_soc.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: clarvi_soc.pll: Able to implement PLL with user settings
Info: clarvi_soc.rightdial_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: clarvi_soc.clarvi_0: clarvi_0.debug must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc.qsys --synthesis=VERILOG --output-directory=/home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading clarvi_fpga/clarvi_soc.qsys
Progress: Reading input file
Progress: Adding PixelStream_0 [PixelStream 1.0]
Progress: Parameterizing module PixelStream_0
Progress: Adding RotaryCtl_left [RotaryCtl 1.0]
Progress: Parameterizing module RotaryCtl_left
Progress: Adding RotaryCtl_right [RotaryCtl 1.0]
Progress: Parameterizing module RotaryCtl_right
Progress: Adding ShiftRegCtl_0 [ShiftRegCtl 1.0]
Progress: Parameterizing module ShiftRegCtl_0
Progress: Adding buttons_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module buttons_pio
Progress: Adding clarvi_0 [clarvi 1.0]
Progress: Parameterizing module clarvi_0
Progress: Adding clk_50 [clock_source 16.1]
Progress: Parameterizing module clk_50
Progress: Adding hex_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module hex_pio
Progress: Adding led_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module led_pio
Progress: Adding leftdial_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module leftdial_pio
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding pll [altera_pll 16.1]
Progress: Parameterizing module pll
Progress: Adding rightdial_pio [altera_avalon_pio 16.1]
Progress: Parameterizing module rightdial_pio
Progress: Adding video_memory [altera_avalon_onchip_memory2 16.1]
Progress: Parameterizing module video_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: clarvi_soc.buttons_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clarvi_soc.leftdial_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: clarvi_soc.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: clarvi_soc.pll: Able to implement PLL with user settings
Info: clarvi_soc.rightdial_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: clarvi_soc.clarvi_0: clarvi_0.debug must be exported, or connected to a matching conduit.
Info: clarvi_soc: Generating clarvi_soc "clarvi_soc" for QUARTUS_SYNTH
Info: Interconnect is inserted between master clarvi_0.instr and slave onchip_memory2_0.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master clarvi_0.instr and slave onchip_memory2_0.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master clarvi_0.instr and slave onchip_memory2_0.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Warning: clarvi_0.interrupt_receiver_0: Cannot connect clock for irq_mapper.sender
Warning: clarvi_0.interrupt_receiver_0: Cannot connect reset for irq_mapper.sender
Info: PixelStream_0: "clarvi_soc" instantiated PixelStream "PixelStream_0"
Info: RotaryCtl_left: "clarvi_soc" instantiated RotaryCtl "RotaryCtl_left"
Info: ShiftRegCtl_0: "clarvi_soc" instantiated ShiftRegCtl "ShiftRegCtl_0"
Info: buttons_pio: Starting RTL generation for module 'clarvi_soc_buttons_pio'
Info: buttons_pio:   Generation command is [exec /opt/altera_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.1/quartus/linux64/perl/lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=clarvi_soc_buttons_pio --dir=/tmp/alt7489_2604651978383980199.dir/0004_buttons_pio_gen/ --quartus_dir=/opt/altera_lite/16.1/quartus --verilog --config=/tmp/alt7489_2604651978383980199.dir/0004_buttons_pio_gen//clarvi_soc_buttons_pio_component_configuration.pl  --do_build_sim=0  ]
Info: buttons_pio: Done RTL generation for module 'clarvi_soc_buttons_pio'
Info: buttons_pio: "clarvi_soc" instantiated altera_avalon_pio "buttons_pio"
Info: clarvi_0: "clarvi_soc" instantiated clarvi "clarvi_0"
Info: hex_pio: Starting RTL generation for module 'clarvi_soc_hex_pio'
Info: hex_pio:   Generation command is [exec /opt/altera_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.1/quartus/linux64/perl/lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=clarvi_soc_hex_pio --dir=/tmp/alt7489_2604651978383980199.dir/0006_hex_pio_gen/ --quartus_dir=/opt/altera_lite/16.1/quartus --verilog --config=/tmp/alt7489_2604651978383980199.dir/0006_hex_pio_gen//clarvi_soc_hex_pio_component_configuration.pl  --do_build_sim=0  ]
Info: hex_pio: Done RTL generation for module 'clarvi_soc_hex_pio'
Info: hex_pio: "clarvi_soc" instantiated altera_avalon_pio "hex_pio"
Info: led_pio: Starting RTL generation for module 'clarvi_soc_led_pio'
Info: led_pio:   Generation command is [exec /opt/altera_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.1/quartus/linux64/perl/lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=clarvi_soc_led_pio --dir=/tmp/alt7489_2604651978383980199.dir/0007_led_pio_gen/ --quartus_dir=/opt/altera_lite/16.1/quartus --verilog --config=/tmp/alt7489_2604651978383980199.dir/0007_led_pio_gen//clarvi_soc_led_pio_component_configuration.pl  --do_build_sim=0  ]
Info: led_pio: Done RTL generation for module 'clarvi_soc_led_pio'
Info: led_pio: "clarvi_soc" instantiated altera_avalon_pio "led_pio"
Info: leftdial_pio: Starting RTL generation for module 'clarvi_soc_leftdial_pio'
Info: leftdial_pio:   Generation command is [exec /opt/altera_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.1/quartus/linux64/perl/lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=clarvi_soc_leftdial_pio --dir=/tmp/alt7489_2604651978383980199.dir/0008_leftdial_pio_gen/ --quartus_dir=/opt/altera_lite/16.1/quartus --verilog --config=/tmp/alt7489_2604651978383980199.dir/0008_leftdial_pio_gen//clarvi_soc_leftdial_pio_component_configuration.pl  --do_build_sim=0  ]
Info: leftdial_pio: Done RTL generation for module 'clarvi_soc_leftdial_pio'
Info: leftdial_pio: "clarvi_soc" instantiated altera_avalon_pio "leftdial_pio"
Info: onchip_memory2_0: Starting RTL generation for module 'clarvi_soc_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/altera_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.1/quartus/linux64/perl/lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=clarvi_soc_onchip_memory2_0 --dir=/tmp/alt7489_2604651978383980199.dir/0009_onchip_memory2_0_gen/ --quartus_dir=/opt/altera_lite/16.1/quartus --verilog --config=/tmp/alt7489_2604651978383980199.dir/0009_onchip_memory2_0_gen//clarvi_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'clarvi_soc_onchip_memory2_0'
Info: onchip_memory2_0: "clarvi_soc" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: pll: "clarvi_soc" instantiated altera_pll "pll"
Info: video_memory: Starting RTL generation for module 'clarvi_soc_video_memory'
Info: video_memory:   Generation command is [exec /opt/altera_lite/16.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/16.1/quartus/linux64/perl/lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/16.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/16.1/quartus/sopc_builder/bin -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=clarvi_soc_video_memory --dir=/tmp/alt7489_2604651978383980199.dir/0011_video_memory_gen/ --quartus_dir=/opt/altera_lite/16.1/quartus --verilog --config=/tmp/alt7489_2604651978383980199.dir/0011_video_memory_gen//clarvi_soc_video_memory_component_configuration.pl  --do_build_sim=0  ]
Info: video_memory: Done RTL generation for module 'clarvi_soc_video_memory'
Info: video_memory: "clarvi_soc" instantiated altera_avalon_onchip_memory2 "video_memory"
Info: mm_interconnect_0: "clarvi_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "clarvi_soc" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "clarvi_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "clarvi_soc" instantiated altera_reset_controller "rst_controller"
Info: clarvi_0_instr_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "clarvi_0_instr_translator"
Info: onchip_memory2_0_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory2_0_s2_translator"
Info: clarvi_0_main_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "clarvi_0_main_agent"
Info: onchip_memory2_0_s1_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "onchip_memory2_0_s1_agent"
Info: onchip_memory2_0_s1_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "onchip_memory2_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: clarvi_0_main_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "clarvi_0_main_limiter"
Info: Reusing file /home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/ecad/git/ECAD/exercise5/clarvi_fpga/clarvi_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: clarvi_soc: Done "clarvi_soc" with 35 modules, 53 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
