Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_util_adcfifo_0.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_util_adcfifo_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_util_adcfifo_0.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\mcu_subsystem_util_adcfifo_0 --family="Cyclone 10 GX" --part=10CX220YF780I5G
: util_adcfifo_0.alt_mem_asym.alt_mem: Targeting device family: Cyclone 10 GX.
: util_adcfifo_0.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
: util_adcfifo_0.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'. Defaulted to Don't care.
: util_adcfifo_0.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
Info: mcu_subsystem_util_adcfifo_0: "Transforming system: mcu_subsystem_util_adcfifo_0"
Info: mcu_subsystem_util_adcfifo_0: "Naming system components in system: mcu_subsystem_util_adcfifo_0"
Info: mcu_subsystem_util_adcfifo_0: "Processing generation queue"
Info: mcu_subsystem_util_adcfifo_0: "Generating: mcu_subsystem_util_adcfifo_0"
Info: mcu_subsystem_util_adcfifo_0: "Generating: util_adcfifo"
Info: alt_mem_asym: "Generating: alt_mem_asym"
Info: mcu_subsystem_util_adcfifo_0: "Generating: alt_mem_asym"
Info: mcu_subsystem_util_adcfifo_0: "Generating: mcu_subsystem_util_adcfifo_0_alt_mem_asym_10_ngt5uda"
Info: mcu_subsystem_util_adcfifo_0: "Generating: mcu_subsystem_util_adcfifo_0_ram_2port_181_5dibq2a"
Info: mcu_subsystem_util_adcfifo_0: Done "mcu_subsystem_util_adcfifo_0" with 5 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
