
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -302.91

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.43

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.43

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3595.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.74    1.42    1.86 ^ gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.86   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.36    2.36   library removal time
                                  2.36   data required time
-----------------------------------------------------------------------------
                                  2.36   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 -0.50   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.60    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.22    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3595.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.74    1.42    1.86 ^ gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.86   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.36    1.84   library recovery time
                                  1.84   data required time
-----------------------------------------------------------------------------
                                  1.84   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.39    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   52.51    0.03    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.04    0.02    0.19 ^ _16526_/A (BUF_X2)
    10   42.51    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.27 ^ _16527_/A (BUF_X2)
    19   59.01    0.06    0.09    0.36 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.02    0.37 ^ _18242_/A (BUF_X2)
    10   20.72    0.03    0.05    0.43 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.43 ^ _18263_/A (BUF_X2)
    10   41.72    0.05    0.07    0.50 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.50 ^ _18344_/A (BUF_X2)
    10   28.45    0.03    0.06    0.56 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.56 ^ _18468_/S (MUX2_X1)
     1    1.34    0.01    0.06    0.62 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.62 v _18469_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.68 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.68 v _18470_/B (MUX2_X1)
     1    2.59    0.01    0.06    0.74 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.74 v _18471_/B1 (AOI21_X1)
     8   32.28    0.15    0.17    0.91 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.02    0.93 ^ _20600_/A (MUX2_X1)
     7   23.48    0.05    0.11    1.04 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.05 ^ _20998_/A (BUF_X1)
    10   24.10    0.06    0.08    1.13 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.06    0.00    1.13 ^ _21009_/A2 (NAND2_X1)
     1    3.66    0.02    0.03    1.16 v _21009_/ZN (NAND2_X1)
                                         _15241_ (net)
                  0.02    0.00    1.16 v _30261_/A (FA_X1)
     1    4.09    0.02    0.12    1.28 ^ _30261_/S (FA_X1)
                                         _15245_ (net)
                  0.02    0.00    1.28 ^ _30263_/CI (FA_X1)
     1    5.85    0.02    0.10    1.38 v _30263_/S (FA_X1)
                                         _15253_ (net)
                  0.02    0.00    1.38 v _30266_/B (FA_X1)
     1    3.79    0.02    0.13    1.51 ^ _30266_/S (FA_X1)
                                         _15263_ (net)
                  0.02    0.00    1.51 ^ _30270_/CI (FA_X1)
     1    3.77    0.02    0.10    1.61 v _30270_/S (FA_X1)
                                         _15274_ (net)
                  0.02    0.00    1.61 v _30274_/A (FA_X1)
     1    3.80    0.02    0.11    1.71 v _30274_/S (FA_X1)
                                         _15290_ (net)
                  0.02    0.00    1.71 v _30275_/A (FA_X1)
     1    5.60    0.02    0.11    1.82 v _30275_/S (FA_X1)
                                         _15293_ (net)
                  0.02    0.00    1.82 v _21512_/A (INV_X1)
     1    3.33    0.01    0.02    1.84 ^ _21512_/ZN (INV_X1)
                                         _16162_ (net)
                  0.01    0.00    1.84 ^ _30546_/A (HA_X1)
     4    7.25    0.05    0.08    1.92 ^ _30546_/S (HA_X1)
                                         _16165_ (net)
                  0.05    0.00    1.92 ^ _23767_/A1 (AND3_X1)
     3    5.40    0.02    0.06    1.98 ^ _23767_/ZN (AND3_X1)
                                         _06269_ (net)
                  0.02    0.00    1.98 ^ _23845_/A2 (NAND2_X1)
     1    1.66    0.01    0.02    2.00 v _23845_/ZN (NAND2_X1)
                                         _06344_ (net)
                  0.01    0.00    2.00 v _23847_/A (AOI21_X1)
     3    4.71    0.03    0.06    2.06 ^ _23847_/ZN (AOI21_X1)
                                         _06346_ (net)
                  0.03    0.00    2.06 ^ _23877_/A2 (AND2_X1)
     1    1.66    0.01    0.04    2.09 ^ _23877_/ZN (AND2_X1)
                                         _06375_ (net)
                  0.01    0.00    2.09 ^ _23878_/B2 (AOI221_X1)
     2    4.24    0.02    0.03    2.12 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.02    0.00    2.12 v _23931_/B1 (OAI21_X1)
     1    1.86    0.02    0.03    2.16 ^ _23931_/ZN (OAI21_X1)
                                         _06427_ (net)
                  0.02    0.00    2.16 ^ _23932_/B1 (AOI21_X1)
     2    4.00    0.01    0.02    2.18 v _23932_/ZN (AOI21_X1)
                                         _06428_ (net)
                  0.01    0.00    2.18 v _23933_/B (XNOR2_X1)
     1    4.76    0.02    0.05    2.23 v _23933_/ZN (XNOR2_X1)
                                         _06429_ (net)
                  0.02    0.00    2.23 v _23934_/B1 (AOI21_X1)
     2    6.05    0.04    0.05    2.28 ^ _23934_/ZN (AOI21_X1)
                                         _06430_ (net)
                  0.04    0.00    2.28 ^ _23936_/A2 (NOR3_X1)
     1    5.54    0.02    0.02    2.30 v _23936_/ZN (NOR3_X1)
                                         _06432_ (net)
                  0.02    0.00    2.30 v _23955_/A2 (NOR4_X1)
     1    8.28    0.10    0.14    2.44 ^ _23955_/ZN (NOR4_X1)
                                         _06451_ (net)
                  0.10    0.00    2.44 ^ _23960_/A1 (OR2_X1)
     4   15.29    0.04    0.07    2.51 ^ _23960_/ZN (OR2_X1)
                                         _06456_ (net)
                  0.04    0.00    2.51 ^ _23961_/A (BUF_X2)
    10   23.88    0.03    0.05    2.56 ^ _23961_/Z (BUF_X2)
                                         _06457_ (net)
                  0.03    0.00    2.56 ^ _24292_/B2 (OAI21_X1)
     1    1.20    0.02    0.02    2.58 v _24292_/ZN (OAI21_X1)
                                         _01416_ (net)
                  0.02    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3595.59    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.74    1.42    1.86 ^ gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.86   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[796]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.36    1.84   library recovery time
                                  1.84   data required time
-----------------------------------------------------------------------------
                                  1.84   data required time
                                 -1.86   data arrival time
-----------------------------------------------------------------------------
                                 -0.02   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[20]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[0] (net)
                  0.01    0.00    0.09 ^ _16524_/A (BUF_X4)
     9   24.39    0.02    0.03    0.12 ^ _16524_/Z (BUF_X4)
                                         _10708_ (net)
                  0.02    0.00    0.12 ^ _16525_/A (BUF_X4)
    10   52.51    0.03    0.04    0.17 ^ _16525_/Z (BUF_X4)
                                         _10709_ (net)
                  0.04    0.02    0.19 ^ _16526_/A (BUF_X2)
    10   42.51    0.05    0.07    0.25 ^ _16526_/Z (BUF_X2)
                                         _10710_ (net)
                  0.05    0.02    0.27 ^ _16527_/A (BUF_X2)
    19   59.01    0.06    0.09    0.36 ^ _16527_/Z (BUF_X2)
                                         _10711_ (net)
                  0.07    0.02    0.37 ^ _18242_/A (BUF_X2)
    10   20.72    0.03    0.05    0.43 ^ _18242_/Z (BUF_X2)
                                         _12359_ (net)
                  0.03    0.00    0.43 ^ _18263_/A (BUF_X2)
    10   41.72    0.05    0.07    0.50 ^ _18263_/Z (BUF_X2)
                                         _12380_ (net)
                  0.05    0.00    0.50 ^ _18344_/A (BUF_X2)
    10   28.45    0.03    0.06    0.56 ^ _18344_/Z (BUF_X2)
                                         _12459_ (net)
                  0.03    0.00    0.56 ^ _18468_/S (MUX2_X1)
     1    1.34    0.01    0.06    0.62 v _18468_/Z (MUX2_X1)
                                         _12577_ (net)
                  0.01    0.00    0.62 v _18469_/B (MUX2_X1)
     1    1.74    0.01    0.06    0.68 v _18469_/Z (MUX2_X1)
                                         _12578_ (net)
                  0.01    0.00    0.68 v _18470_/B (MUX2_X1)
     1    2.59    0.01    0.06    0.74 v _18470_/Z (MUX2_X1)
                                         _12579_ (net)
                  0.01    0.00    0.74 v _18471_/B1 (AOI21_X1)
     8   32.28    0.15    0.17    0.91 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.16    0.02    0.93 ^ _20600_/A (MUX2_X1)
     7   23.48    0.05    0.11    1.04 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.05    0.01    1.05 ^ _20998_/A (BUF_X1)
    10   24.10    0.06    0.08    1.13 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.06    0.00    1.13 ^ _21009_/A2 (NAND2_X1)
     1    3.66    0.02    0.03    1.16 v _21009_/ZN (NAND2_X1)
                                         _15241_ (net)
                  0.02    0.00    1.16 v _30261_/A (FA_X1)
     1    4.09    0.02    0.12    1.28 ^ _30261_/S (FA_X1)
                                         _15245_ (net)
                  0.02    0.00    1.28 ^ _30263_/CI (FA_X1)
     1    5.85    0.02    0.10    1.38 v _30263_/S (FA_X1)
                                         _15253_ (net)
                  0.02    0.00    1.38 v _30266_/B (FA_X1)
     1    3.79    0.02    0.13    1.51 ^ _30266_/S (FA_X1)
                                         _15263_ (net)
                  0.02    0.00    1.51 ^ _30270_/CI (FA_X1)
     1    3.77    0.02    0.10    1.61 v _30270_/S (FA_X1)
                                         _15274_ (net)
                  0.02    0.00    1.61 v _30274_/A (FA_X1)
     1    3.80    0.02    0.11    1.71 v _30274_/S (FA_X1)
                                         _15290_ (net)
                  0.02    0.00    1.71 v _30275_/A (FA_X1)
     1    5.60    0.02    0.11    1.82 v _30275_/S (FA_X1)
                                         _15293_ (net)
                  0.02    0.00    1.82 v _21512_/A (INV_X1)
     1    3.33    0.01    0.02    1.84 ^ _21512_/ZN (INV_X1)
                                         _16162_ (net)
                  0.01    0.00    1.84 ^ _30546_/A (HA_X1)
     4    7.25    0.05    0.08    1.92 ^ _30546_/S (HA_X1)
                                         _16165_ (net)
                  0.05    0.00    1.92 ^ _23767_/A1 (AND3_X1)
     3    5.40    0.02    0.06    1.98 ^ _23767_/ZN (AND3_X1)
                                         _06269_ (net)
                  0.02    0.00    1.98 ^ _23845_/A2 (NAND2_X1)
     1    1.66    0.01    0.02    2.00 v _23845_/ZN (NAND2_X1)
                                         _06344_ (net)
                  0.01    0.00    2.00 v _23847_/A (AOI21_X1)
     3    4.71    0.03    0.06    2.06 ^ _23847_/ZN (AOI21_X1)
                                         _06346_ (net)
                  0.03    0.00    2.06 ^ _23877_/A2 (AND2_X1)
     1    1.66    0.01    0.04    2.09 ^ _23877_/ZN (AND2_X1)
                                         _06375_ (net)
                  0.01    0.00    2.09 ^ _23878_/B2 (AOI221_X1)
     2    4.24    0.02    0.03    2.12 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.02    0.00    2.12 v _23931_/B1 (OAI21_X1)
     1    1.86    0.02    0.03    2.16 ^ _23931_/ZN (OAI21_X1)
                                         _06427_ (net)
                  0.02    0.00    2.16 ^ _23932_/B1 (AOI21_X1)
     2    4.00    0.01    0.02    2.18 v _23932_/ZN (AOI21_X1)
                                         _06428_ (net)
                  0.01    0.00    2.18 v _23933_/B (XNOR2_X1)
     1    4.76    0.02    0.05    2.23 v _23933_/ZN (XNOR2_X1)
                                         _06429_ (net)
                  0.02    0.00    2.23 v _23934_/B1 (AOI21_X1)
     2    6.05    0.04    0.05    2.28 ^ _23934_/ZN (AOI21_X1)
                                         _06430_ (net)
                  0.04    0.00    2.28 ^ _23936_/A2 (NOR3_X1)
     1    5.54    0.02    0.02    2.30 v _23936_/ZN (NOR3_X1)
                                         _06432_ (net)
                  0.02    0.00    2.30 v _23955_/A2 (NOR4_X1)
     1    8.28    0.10    0.14    2.44 ^ _23955_/ZN (NOR4_X1)
                                         _06451_ (net)
                  0.10    0.00    2.44 ^ _23960_/A1 (OR2_X1)
     4   15.29    0.04    0.07    2.51 ^ _23960_/ZN (OR2_X1)
                                         _06456_ (net)
                  0.04    0.00    2.51 ^ _23961_/A (BUF_X2)
    10   23.88    0.03    0.05    2.56 ^ _23961_/Z (BUF_X2)
                                         _06457_ (net)
                  0.03    0.00    2.56 ^ _24292_/B2 (OAI21_X1)
     1    1.20    0.02    0.02    2.58 v _24292_/ZN (OAI21_X1)
                                         _01416_ (net)
                  0.02    0.00    2.58 v gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.58   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[222]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.58   data arrival time
-----------------------------------------------------------------------------
                                 -0.43   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.14e-02   1.48e-03   1.56e-04   1.30e-02  15.9%
Combinational          3.00e-02   3.78e-02   4.29e-04   6.83e-02  83.6%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-02   3.96e-02   5.85e-04   8.16e-02 100.0%
                          50.7%      48.6%       0.7%
