PASS 0
PASS 1 - name gt_ini gt_fni: input list
 IB1					link count = 0
 IX0					link count = 1
 IX0.0					link count = 1
 IX0.3					link count = 3
 _f1_1      ARN   F_SW:	IB1,		link count = 6
 del1       ARN  ARITH:	del1_1,	IB1,		link count = 8
 del1_1      OR  ARITH:	 IX0.0,		link count = 10
 del2					link count = 11
 iClock					link count = 11
 iConst					link count = 11
 ib1					link count = 12
 t					link count = 12
 t1					link count = 12
 t_1         OR   TIMR:	 t_2,		link count = 13
 t_2					link count = 13
 t_3         OR CH_BIT:	 IX0.3,		link count = 16
 link count = 16
PASS 2 - symbol table: name inputs outputs delay-references
 IB1       -1   2
 IX0        0   9
 IX0.0      0   1
 IX0.3      0   1
 _f1_1      1   1
 del1       2   0   1
 del1_1     1   1
 del2@	 del1
 iClock    -1   2
 iConst     1   0 - DELETED
 ib1@	 IB1
 t          1   1
 t1@	 t
 t_1        1   1
 t_2        1   1
 t_3        1   1
PASS 3
PASS 4
PASS 5
PASS 6 - name gt_ini gt_fni: output list
 IB1       INPW  ARITH:	_f1_1,	del1,
 IX0       INPW   TRAB:
 IX0.0     INPX   GATE:	del1_1,
 IX0.3     INPX   GATE:	t_3,
 _f1_1      ARN   F_SW:	0x0()	0x0(),	!t,	<del1,
 del1       ARN  ARITH:	0x0()
 del1_1      OR  ARITH:	del1,
 del2     ALIAS  ARITH:	del1
 iClock     CLK  CLCKL:
 ib1      ALIAS  ARITH:	IB1
 t          TIM  TIMRL:
 t1       ALIAS  TIMRL:	t
 t_1         OR   TIMR:	t,	:iClock,
 t_2         VF   GATE:	t_1,
 t_3         OR CH_BIT:	t_2,	:iClock,
