digraph Project {
  // Introduction
  graph [splines=ortho];
  node[shape=record];

  // Blocks
  subgraph "cluster MPSoC" { label = "MPSoC";
    subgraph "cluster FPGA" { label = "FPGA";
      FPGA3[shape=box, label="FPGA-3"];
      FPGA2[shape=box, label="FPGA-2"];
      FPGA1[shape=box, label="FPGA-1"];
      FPGA0[shape=box, label="FPGA-0"];
    }
    subgraph "cluster ASIC" { label = "ASIC";
      subgraph "cluster SoC3" { label = "SoC-3";
        subgraph "cluster Memory3" {label = "Memory-3";
          MPRAM3[shape=box, label="MPRAM-3"];
        }
        subgraph "cluster PU" { label = "PU-3";
          RISCV33[shape=box, label="RISC-V-3-3"];
          RISCV32[shape=box, label="RISC-V-3-2"];
          RISCV31[shape=box, label="RISC-V-3-1"];
          RISCV30[shape=box, label="RISC-V-3-0"];
        }
      }
      subgraph "cluster SoC2" { label = "SoC-2";
        subgraph "cluster Memory2" {label = "Memory-2";
          MPRAM2[shape=box, label="MPRAM-2"];
        }
        subgraph "cluster PU" { label = "PU-2";
          RISCV23[shape=box, label="RISC-V-2-3"];
          RISCV22[shape=box, label="RISC-V-2-2"];
          RISCV21[shape=box, label="RISC-V-2-1"];
          RISCV20[shape=box, label="RISC-V-2-0"];
        }
      }
      subgraph "cluster SoC1" { label = "SoC-1";
        subgraph "cluster Memory1" {label = "Memory-1";
          MPRAM1[shape=box, label="MPRAM-1"];
        }
        subgraph "cluster PU" { label = "PU-1";
          RISCV13[shape=box, label="RISC-V-1-3"];
          RISCV12[shape=box, label="RISC-V-1-2"];
          RISCV11[shape=box, label="RISC-V-1-1"];
          RISCV10[shape=box, label="RISC-V-1-0"];
        }
      }
      subgraph "cluster SoC0" { label = "SoC-0";
        subgraph "cluster Memory0" { label = "Memory-0";
          MPRAM0[shape=box, label="MPRAM-0"];
        }
        subgraph "cluster PU0" { label = "PU-0";
          RISCV03[shape=box, label="RISC-V-0-3"];
          RISCV02[shape=box, label="RISC-V-0-2"];
          RISCV01[shape=box, label="RISC-V-0-1"];
          RISCV00[shape=box, label="RISC-V-0-0"];
        }
      }
    }
  }

  // Sequence
}
