// Seed: 1875817672
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wand  id_0,
    input  wire  id_1,
    output tri0  id_2,
    input  tri0  id_3,
    input  logic id_4
);
  supply0 id_6;
  always @(posedge 1 or posedge 1) id_2 = id_1;
  module_0(
      id_6, id_6, id_6, id_6, id_6, id_6, id_6
  );
  assign id_6 = 1'b0;
  wire id_7;
  assign id_6 = 1;
  assign id_2 = id_3;
  reg  id_8;
  wire id_9;
  always @(negedge 1) begin
    id_7 = 1 / id_8;
    id_8 <= id_4;
  end
endmodule
