\doxysection{interface\+\_\+hcsr04 Entity Reference}
\hypertarget{classinterface__hcsr04}{}\label{classinterface__hcsr04}\index{interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classinterface__hcsr04_aac50963e8f8fb044f7dab1d0700ad7f7}{ieee}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classinterface__hcsr04_a62401b0ccddc078eeb6220a883db4e7b}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classinterface__hcsr04_ad62fb965b40f90458271e0cf97f48ab8}{numeric\+\_\+std}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classinterface__hcsr04_a7e1791f552bb26c4d7f4683048695885}{clock}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_a64554b3590c4986af33015c23177637c}{reset}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_a292cdf82a32a34bd87e32ea7d299efbb}{medir}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_a4f489fe1b3060106fcdd99753508b03b}{echo}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_ab88ddf2b091e03c5b8ca8eae7fd621d5}{trigger}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_aa3a82c57500a4453978f0ab6a77bc3fb}{medida}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_a7aa6c4df8d1c447fe2f19a405cab1ebf}{pronto}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classinterface__hcsr04_a7725116581c82d5a797a787b1225d243}{db\+\_\+estado}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{classinterface__hcsr04_a7e1791f552bb26c4d7f4683048695885}\label{classinterface__hcsr04_a7e1791f552bb26c4d7f4683048695885} 
\index{interface\_hcsr04@{interface\_hcsr04}!clock@{clock}}
\index{clock@{clock}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{clock}{clock}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a7e1791f552bb26c4d7f4683048695885}{clock}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_a7725116581c82d5a797a787b1225d243}\label{classinterface__hcsr04_a7725116581c82d5a797a787b1225d243} 
\index{interface\_hcsr04@{interface\_hcsr04}!db\_estado@{db\_estado}}
\index{db\_estado@{db\_estado}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{db\_estado}{db\_estado}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a7725116581c82d5a797a787b1225d243}{db\+\_\+estado}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_a4f489fe1b3060106fcdd99753508b03b}\label{classinterface__hcsr04_a4f489fe1b3060106fcdd99753508b03b} 
\index{interface\_hcsr04@{interface\_hcsr04}!echo@{echo}}
\index{echo@{echo}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{echo}{echo}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a4f489fe1b3060106fcdd99753508b03b}{echo}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_aac50963e8f8fb044f7dab1d0700ad7f7}\label{classinterface__hcsr04_aac50963e8f8fb044f7dab1d0700ad7f7} 
\index{interface\_hcsr04@{interface\_hcsr04}!ieee@{ieee}}
\index{ieee@{ieee}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_aac50963e8f8fb044f7dab1d0700ad7f7}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classinterface__hcsr04_aa3a82c57500a4453978f0ab6a77bc3fb}\label{classinterface__hcsr04_aa3a82c57500a4453978f0ab6a77bc3fb} 
\index{interface\_hcsr04@{interface\_hcsr04}!medida@{medida}}
\index{medida@{medida}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{medida}{medida}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_aa3a82c57500a4453978f0ab6a77bc3fb}{medida}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic\_vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_a292cdf82a32a34bd87e32ea7d299efbb}\label{classinterface__hcsr04_a292cdf82a32a34bd87e32ea7d299efbb} 
\index{interface\_hcsr04@{interface\_hcsr04}!medir@{medir}}
\index{medir@{medir}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{medir}{medir}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a292cdf82a32a34bd87e32ea7d299efbb}{medir}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_ad62fb965b40f90458271e0cf97f48ab8}\label{classinterface__hcsr04_ad62fb965b40f90458271e0cf97f48ab8} 
\index{interface\_hcsr04@{interface\_hcsr04}!numeric\_std@{numeric\_std}}
\index{numeric\_std@{numeric\_std}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{numeric\_std}{numeric\_std}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_ad62fb965b40f90458271e0cf97f48ab8}{numeric\+\_\+std}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classinterface__hcsr04_a7aa6c4df8d1c447fe2f19a405cab1ebf}\label{classinterface__hcsr04_a7aa6c4df8d1c447fe2f19a405cab1ebf} 
\index{interface\_hcsr04@{interface\_hcsr04}!pronto@{pronto}}
\index{pronto@{pronto}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{pronto}{pronto}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a7aa6c4df8d1c447fe2f19a405cab1ebf}{pronto}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_a64554b3590c4986af33015c23177637c}\label{classinterface__hcsr04_a64554b3590c4986af33015c23177637c} 
\index{interface\_hcsr04@{interface\_hcsr04}!reset@{reset}}
\index{reset@{reset}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{reset}{reset}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a64554b3590c4986af33015c23177637c}{reset}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classinterface__hcsr04_a62401b0ccddc078eeb6220a883db4e7b}\label{classinterface__hcsr04_a62401b0ccddc078eeb6220a883db4e7b} 
\index{interface\_hcsr04@{interface\_hcsr04}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_a62401b0ccddc078eeb6220a883db4e7b}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classinterface__hcsr04_ab88ddf2b091e03c5b8ca8eae7fd621d5}\label{classinterface__hcsr04_ab88ddf2b091e03c5b8ca8eae7fd621d5} 
\index{interface\_hcsr04@{interface\_hcsr04}!trigger@{trigger}}
\index{trigger@{trigger}!interface\_hcsr04@{interface\_hcsr04}}
\doxysubsubsection{\texorpdfstring{trigger}{trigger}}
{\footnotesize\ttfamily \mbox{\hyperlink{classinterface__hcsr04_ab88ddf2b091e03c5b8ca8eae7fd621d5}{trigger}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{std\_logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
exp3/rtl/\mbox{\hyperlink{interface__hcsr04_8vhdl}{interface\+\_\+hcsr04.\+vhdl}}\end{DoxyCompactItemize}
