vendor_name = ModelSim
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/Synchronizers.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/HexDriver.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/tristate.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/test_memory.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/SLC3_2.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/slc3.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/memory_contents.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/Mem2IO.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/lab6_toplevel.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/ISDU.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/datapath.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/testbench.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/clock.sdc
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/reg_unit.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/'a.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/sext.sv
source_file = 1, D:/Users/Dean/Documents/ECE 385/lab6_slc3/db/lab6_slc3.cbx.xml
design_name = lab6_toplevel
instance = comp, \Data[0]~output , Data[0]~output, lab6_toplevel, 1
instance = comp, \Data[1]~output , Data[1]~output, lab6_toplevel, 1
instance = comp, \Data[2]~output , Data[2]~output, lab6_toplevel, 1
instance = comp, \Data[3]~output , Data[3]~output, lab6_toplevel, 1
instance = comp, \Data[4]~output , Data[4]~output, lab6_toplevel, 1
instance = comp, \Data[5]~output , Data[5]~output, lab6_toplevel, 1
instance = comp, \Data[6]~output , Data[6]~output, lab6_toplevel, 1
instance = comp, \Data[7]~output , Data[7]~output, lab6_toplevel, 1
instance = comp, \Data[8]~output , Data[8]~output, lab6_toplevel, 1
instance = comp, \Data[9]~output , Data[9]~output, lab6_toplevel, 1
instance = comp, \Data[10]~output , Data[10]~output, lab6_toplevel, 1
instance = comp, \Data[11]~output , Data[11]~output, lab6_toplevel, 1
instance = comp, \Data[12]~output , Data[12]~output, lab6_toplevel, 1
instance = comp, \Data[13]~output , Data[13]~output, lab6_toplevel, 1
instance = comp, \Data[14]~output , Data[14]~output, lab6_toplevel, 1
instance = comp, \Data[15]~output , Data[15]~output, lab6_toplevel, 1
instance = comp, \LED[0]~output , LED[0]~output, lab6_toplevel, 1
instance = comp, \LED[1]~output , LED[1]~output, lab6_toplevel, 1
instance = comp, \LED[2]~output , LED[2]~output, lab6_toplevel, 1
instance = comp, \LED[3]~output , LED[3]~output, lab6_toplevel, 1
instance = comp, \LED[4]~output , LED[4]~output, lab6_toplevel, 1
instance = comp, \LED[5]~output , LED[5]~output, lab6_toplevel, 1
instance = comp, \LED[6]~output , LED[6]~output, lab6_toplevel, 1
instance = comp, \LED[7]~output , LED[7]~output, lab6_toplevel, 1
instance = comp, \LED[8]~output , LED[8]~output, lab6_toplevel, 1
instance = comp, \LED[9]~output , LED[9]~output, lab6_toplevel, 1
instance = comp, \LED[10]~output , LED[10]~output, lab6_toplevel, 1
instance = comp, \LED[11]~output , LED[11]~output, lab6_toplevel, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, lab6_toplevel, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, lab6_toplevel, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, lab6_toplevel, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, lab6_toplevel, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, lab6_toplevel, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, lab6_toplevel, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, lab6_toplevel, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, lab6_toplevel, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, lab6_toplevel, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, lab6_toplevel, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, lab6_toplevel, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, lab6_toplevel, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, lab6_toplevel, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, lab6_toplevel, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, lab6_toplevel, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, lab6_toplevel, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, lab6_toplevel, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, lab6_toplevel, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, lab6_toplevel, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, lab6_toplevel, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, lab6_toplevel, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, lab6_toplevel, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, lab6_toplevel, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, lab6_toplevel, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, lab6_toplevel, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, lab6_toplevel, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, lab6_toplevel, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, lab6_toplevel, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, lab6_toplevel, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, lab6_toplevel, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, lab6_toplevel, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, lab6_toplevel, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, lab6_toplevel, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, lab6_toplevel, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, lab6_toplevel, 1
instance = comp, \HEX5[0]~output , HEX5[0]~output, lab6_toplevel, 1
instance = comp, \HEX5[1]~output , HEX5[1]~output, lab6_toplevel, 1
instance = comp, \HEX5[2]~output , HEX5[2]~output, lab6_toplevel, 1
instance = comp, \HEX5[3]~output , HEX5[3]~output, lab6_toplevel, 1
instance = comp, \HEX5[4]~output , HEX5[4]~output, lab6_toplevel, 1
instance = comp, \HEX5[5]~output , HEX5[5]~output, lab6_toplevel, 1
instance = comp, \HEX5[6]~output , HEX5[6]~output, lab6_toplevel, 1
instance = comp, \HEX6[0]~output , HEX6[0]~output, lab6_toplevel, 1
instance = comp, \HEX6[1]~output , HEX6[1]~output, lab6_toplevel, 1
instance = comp, \HEX6[2]~output , HEX6[2]~output, lab6_toplevel, 1
instance = comp, \HEX6[3]~output , HEX6[3]~output, lab6_toplevel, 1
instance = comp, \HEX6[4]~output , HEX6[4]~output, lab6_toplevel, 1
instance = comp, \HEX6[5]~output , HEX6[5]~output, lab6_toplevel, 1
instance = comp, \HEX6[6]~output , HEX6[6]~output, lab6_toplevel, 1
instance = comp, \HEX7[0]~output , HEX7[0]~output, lab6_toplevel, 1
instance = comp, \HEX7[1]~output , HEX7[1]~output, lab6_toplevel, 1
instance = comp, \HEX7[2]~output , HEX7[2]~output, lab6_toplevel, 1
instance = comp, \HEX7[3]~output , HEX7[3]~output, lab6_toplevel, 1
instance = comp, \HEX7[4]~output , HEX7[4]~output, lab6_toplevel, 1
instance = comp, \HEX7[5]~output , HEX7[5]~output, lab6_toplevel, 1
instance = comp, \HEX7[6]~output , HEX7[6]~output, lab6_toplevel, 1
instance = comp, \CE~output , CE~output, lab6_toplevel, 1
instance = comp, \UB~output , UB~output, lab6_toplevel, 1
instance = comp, \LB~output , LB~output, lab6_toplevel, 1
instance = comp, \OE~output , OE~output, lab6_toplevel, 1
instance = comp, \WE~output , WE~output, lab6_toplevel, 1
instance = comp, \ADDR[0]~output , ADDR[0]~output, lab6_toplevel, 1
instance = comp, \ADDR[1]~output , ADDR[1]~output, lab6_toplevel, 1
instance = comp, \ADDR[2]~output , ADDR[2]~output, lab6_toplevel, 1
instance = comp, \ADDR[3]~output , ADDR[3]~output, lab6_toplevel, 1
instance = comp, \ADDR[4]~output , ADDR[4]~output, lab6_toplevel, 1
instance = comp, \ADDR[5]~output , ADDR[5]~output, lab6_toplevel, 1
instance = comp, \ADDR[6]~output , ADDR[6]~output, lab6_toplevel, 1
instance = comp, \ADDR[7]~output , ADDR[7]~output, lab6_toplevel, 1
instance = comp, \ADDR[8]~output , ADDR[8]~output, lab6_toplevel, 1
instance = comp, \ADDR[9]~output , ADDR[9]~output, lab6_toplevel, 1
instance = comp, \ADDR[10]~output , ADDR[10]~output, lab6_toplevel, 1
instance = comp, \ADDR[11]~output , ADDR[11]~output, lab6_toplevel, 1
instance = comp, \ADDR[12]~output , ADDR[12]~output, lab6_toplevel, 1
instance = comp, \ADDR[13]~output , ADDR[13]~output, lab6_toplevel, 1
instance = comp, \ADDR[14]~output , ADDR[14]~output, lab6_toplevel, 1
instance = comp, \ADDR[15]~output , ADDR[15]~output, lab6_toplevel, 1
instance = comp, \ADDR[16]~output , ADDR[16]~output, lab6_toplevel, 1
instance = comp, \ADDR[17]~output , ADDR[17]~output, lab6_toplevel, 1
instance = comp, \ADDR[18]~output , ADDR[18]~output, lab6_toplevel, 1
instance = comp, \ADDR[19]~output , ADDR[19]~output, lab6_toplevel, 1
instance = comp, \Clk~input , Clk~input, lab6_toplevel, 1
instance = comp, \Clk~inputclkctrl , Clk~inputclkctrl, lab6_toplevel, 1
instance = comp, \Reset~input , Reset~input, lab6_toplevel, 1
instance = comp, \Continue~input , Continue~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[0]~16 , my_slc|d0|PC_out[0]~16, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[12]~feeder , my_slc|reg_unit|R6[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[14]~feeder , my_slc|reg_unit|R1[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~4 , my_slc|state_controller|Decoder0~4, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~46 , my_slc|state_controller|State~46, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_05 , my_slc|state_controller|State.S_05, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~2 , my_slc|state_controller|Decoder0~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~41 , my_slc|state_controller|State~41, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_07 , my_slc|state_controller|State.S_07, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~45 , my_slc|state_controller|State~45, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_23 , my_slc|state_controller|State.S_23, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~86 , my_slc|d0|d_bus[0]~86, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~88 , my_slc|d0|d_bus[0]~88, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~89 , my_slc|d0|d_bus[0]~89, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr23~0 , my_slc|state_controller|WideOr23~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~38 , my_slc|state_controller|State~38, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_1 , my_slc|state_controller|State.S_16_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~39 , my_slc|state_controller|State~39, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_16_2 , my_slc|state_controller|State.S_16_2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~38 , my_slc|d0|MDR_out~38, lab6_toplevel, 1
instance = comp, \Data[11]~input , Data[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[11] , my_slc|tr0|Data_read_buffer[11], lab6_toplevel, 1
instance = comp, \S[11]~input , S[11]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~27 , my_slc|d0|MDR_out~27, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~28 , my_slc|d0|MDR_out~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[9]~6 , my_slc|d0|MDR_out[9]~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[11] , my_slc|d0|MDR_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~137 , my_slc|d0|d_bus[11]~137, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~6 , my_slc|state_controller|Decoder0~6, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~48 , my_slc|state_controller|State~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_01 , my_slc|state_controller|State.S_01, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~90 , my_slc|d0|d_bus[0]~90, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~92 , my_slc|d0|d_bus[0]~92, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~127 , my_slc|d0|d_bus[9]~127, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[10] , my_slc|reg_unit|R3[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[10]~feeder , my_slc|reg_unit|R1[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[10] , my_slc|reg_unit|R1[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[9]~0 , my_slc|reg_unit|R0[9]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[10] , my_slc|reg_unit|R0[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[9]~feeder , my_slc|reg_unit|R1[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[9] , my_slc|reg_unit|R1[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[9] , my_slc|reg_unit|R0[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~47 , my_slc|reg_unit|SR1_out~47, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[9] , my_slc|reg_unit|R3[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[7]~0 , my_slc|reg_unit|R2[7]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[9] , my_slc|reg_unit|R2[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~48 , my_slc|reg_unit|SR1_out~48, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~42 , my_slc|state_controller|State~42, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_21 , my_slc|state_controller|State.S_21, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr29 , my_slc|state_controller|WideOr29, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[2]~0 , my_slc|d0|IR_out[2]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[5] , my_slc|d0|IR_out[5], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[8]~8 , my_slc|sext_addr_adder|ADDR2_out[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[8]~feeder , my_slc|reg_unit|R1[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[8] , my_slc|reg_unit|R1[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[8] , my_slc|reg_unit|R0[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~42 , my_slc|reg_unit|SR1_out~42, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[8] , my_slc|reg_unit|R3[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[8] , my_slc|reg_unit|R2[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~43 , my_slc|reg_unit|SR1_out~43, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[8]~feeder , my_slc|reg_unit|R5[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[10]~0 , my_slc|reg_unit|R5[10]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[10]~1 , my_slc|reg_unit|R5[10]~1, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[8] , my_slc|reg_unit|R5[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[1]~0 , my_slc|reg_unit|R7[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[8] , my_slc|reg_unit|R7[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[8]~feeder , my_slc|reg_unit|R6[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[8] , my_slc|reg_unit|R6[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[11]~0 , my_slc|reg_unit|R4[11]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[8] , my_slc|reg_unit|R4[8], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~40 , my_slc|reg_unit|SR1_out~40, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~41 , my_slc|reg_unit|SR1_out~41, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~44 , my_slc|reg_unit|SR1_out~44, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[8] , my_slc|reg_unit|SR1_out[8], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[8]~8 , my_slc|sext_addr_adder|ADDR1_out[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[7]~feeder , my_slc|reg_unit|R6[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[7] , my_slc|reg_unit|R6[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[7] , my_slc|reg_unit|R4[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~35 , my_slc|reg_unit|SR1_out~35, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[7]~feeder , my_slc|reg_unit|R5[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[7] , my_slc|reg_unit|R5[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[7] , my_slc|reg_unit|R7[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~36 , my_slc|reg_unit|SR1_out~36, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[7]~feeder , my_slc|reg_unit|R1[7]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[7] , my_slc|reg_unit|R1[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[7] , my_slc|reg_unit|R0[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~37 , my_slc|reg_unit|SR1_out~37, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[7] , my_slc|reg_unit|R3[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[7] , my_slc|reg_unit|R2[7], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~38 , my_slc|reg_unit|SR1_out~38, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~39 , my_slc|reg_unit|SR1_out~39, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[7] , my_slc|reg_unit|SR1_out[7], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[7]~7 , my_slc|sext_addr_adder|ADDR1_out[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[6] , my_slc|d0|IR_out[6], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[6]~6 , my_slc|sext_addr_adder|ADDR2_out[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[5]~feeder , my_slc|reg_unit|R5[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[5] , my_slc|reg_unit|R5[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[5] , my_slc|reg_unit|R7[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[5]~feeder , my_slc|reg_unit|R6[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[5] , my_slc|reg_unit|R6[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[5] , my_slc|reg_unit|R4[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~25 , my_slc|reg_unit|SR1_out~25, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~26 , my_slc|reg_unit|SR1_out~26, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[5] , my_slc|reg_unit|R3[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[5] , my_slc|reg_unit|R2[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[5]~feeder , my_slc|reg_unit|R1[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[5] , my_slc|reg_unit|R1[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[5] , my_slc|reg_unit|R0[5], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~27 , my_slc|reg_unit|SR1_out~27, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~28 , my_slc|reg_unit|SR1_out~28, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~29 , my_slc|reg_unit|SR1_out~29, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[5] , my_slc|reg_unit|SR1_out[5], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[5]~5 , my_slc|sext_addr_adder|ADDR1_out[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[5]~5 , my_slc|sext_addr_adder|ADDR2_out[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[4]~4 , my_slc|sext_addr_adder|ADDR2_out[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[3] , my_slc|d0|IR_out[3], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[3]~3 , my_slc|sext_addr_adder|ADDR2_out[3]~3, lab6_toplevel, 1
instance = comp, \S[2]~input , S[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~37 , my_slc|d0|MDR_out~37, lab6_toplevel, 1
instance = comp, \Data[2]~input , Data[2]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[2] , my_slc|tr0|Data_read_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~9 , my_slc|d0|MDR_out~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~10 , my_slc|d0|MDR_out~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[2] , my_slc|d0|MDR_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[2]~101 , my_slc|d0|d_bus[2]~101, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[2]~feeder , my_slc|reg_unit|R1[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[2] , my_slc|reg_unit|R1[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[2] , my_slc|reg_unit|R0[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~12 , my_slc|reg_unit|SR1_out~12, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[2] , my_slc|reg_unit|R2[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[2] , my_slc|reg_unit|R3[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~13 , my_slc|reg_unit|SR1_out~13, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[2]~feeder , my_slc|reg_unit|R6[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[2] , my_slc|reg_unit|R6[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[2] , my_slc|reg_unit|R4[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~10 , my_slc|reg_unit|SR1_out~10, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[2] , my_slc|reg_unit|R7[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[2]~feeder , my_slc|reg_unit|R5[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[2] , my_slc|reg_unit|R5[2], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~11 , my_slc|reg_unit|SR1_out~11, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~14 , my_slc|reg_unit|SR1_out~14, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[2] , my_slc|reg_unit|SR1_out[2], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[2]~2 , my_slc|sext_addr_adder|ADDR1_out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|ALUK[1] , my_slc|state_controller|ALUK[1], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|ALUK[0] , my_slc|state_controller|ALUK[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[1] , my_slc|d0|IR_out[1], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|SR2MUX~0 , my_slc|state_controller|SR2MUX~0, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[1]~1 , my_slc|arithlu|SR2_MUX_out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[1]~94 , my_slc|d0|d_bus[1]~94, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[1]~95 , my_slc|d0|d_bus[1]~95, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~93 , my_slc|d0|d_bus[0]~93, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~0 , my_slc|arithlu|Add0~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~85 , my_slc|d0|d_bus[0]~85, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~84 , my_slc|d0|d_bus[0]~84, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~87 , my_slc|d0|d_bus[0]~87, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0] , my_slc|d0|d_bus[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~0 , my_slc|d0|MAR_out~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[0] , my_slc|d0|IR_out[0], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[0]~0 , my_slc|arithlu|SR2_MUX_out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~2 , my_slc|arithlu|Add0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[1]~96 , my_slc|d0|d_bus[1]~96, lab6_toplevel, 1
instance = comp, \S[1]~input , S[1]~input, lab6_toplevel, 1
instance = comp, \Data[1]~input , Data[1]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[1] , my_slc|tr0|Data_read_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~7 , my_slc|d0|MDR_out~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~8 , my_slc|d0|MDR_out~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[1] , my_slc|d0|MDR_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[1]~97 , my_slc|d0|d_bus[1]~97, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[1]~1 , my_slc|sext_addr_adder|ADDR2_out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[0]~0 , my_slc|sext_addr_adder|ADDR2_out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[0]~0 , my_slc|sext_addr_adder|marmux[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[1]~2 , my_slc|sext_addr_adder|marmux[1]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[1] , my_slc|d0|d_bus[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~2 , my_slc|d0|MAR_out~2, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[1]~feeder , my_slc|reg_unit|R6[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[1] , my_slc|reg_unit|R6[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[1] , my_slc|reg_unit|R4[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~5 , my_slc|reg_unit|SR1_out~5, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[1] , my_slc|reg_unit|R7[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[1]~feeder , my_slc|reg_unit|R5[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[1] , my_slc|reg_unit|R5[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~6 , my_slc|reg_unit|SR1_out~6, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[1]~feeder , my_slc|reg_unit|R1[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[1] , my_slc|reg_unit|R1[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[1] , my_slc|reg_unit|R0[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~7 , my_slc|reg_unit|SR1_out~7, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[1]~feeder , my_slc|reg_unit|R3[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[1] , my_slc|reg_unit|R3[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[1] , my_slc|reg_unit|R2[1], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~8 , my_slc|reg_unit|SR1_out~8, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~9 , my_slc|reg_unit|SR1_out~9, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[1] , my_slc|reg_unit|SR1_out[1], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[1]~1 , my_slc|sext_addr_adder|ADDR1_out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[2]~4 , my_slc|sext_addr_adder|marmux[2]~4, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[2]~2 , my_slc|arithlu|SR2_MUX_out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[2]~98 , my_slc|d0|d_bus[2]~98, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[2]~99 , my_slc|d0|d_bus[2]~99, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~4 , my_slc|arithlu|Add0~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[2]~100 , my_slc|d0|d_bus[2]~100, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[2] , my_slc|d0|d_bus[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~3 , my_slc|d0|MAR_out~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[2] , my_slc|d0|IR_out[2], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[2]~2 , my_slc|sext_addr_adder|ADDR2_out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[3]~6 , my_slc|sext_addr_adder|marmux[3]~6, lab6_toplevel, 1
instance = comp, \S[3]~input , S[3]~input, lab6_toplevel, 1
instance = comp, \Data[3]~input , Data[3]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[3] , my_slc|tr0|Data_read_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~11 , my_slc|d0|MDR_out~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~12 , my_slc|d0|MDR_out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[3] , my_slc|d0|MDR_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[3]~105 , my_slc|d0|d_bus[3]~105, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[3]~103 , my_slc|d0|d_bus[3]~103, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[3]~3 , my_slc|arithlu|SR2_MUX_out[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~6 , my_slc|arithlu|Add0~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[3]~102 , my_slc|d0|d_bus[3]~102, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[3]~104 , my_slc|d0|d_bus[3]~104, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[3] , my_slc|d0|d_bus[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~4 , my_slc|d0|MAR_out~4, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[3] , my_slc|reg_unit|R3[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[3]~feeder , my_slc|reg_unit|R1[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[3] , my_slc|reg_unit|R1[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[3] , my_slc|reg_unit|R0[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~17 , my_slc|reg_unit|SR1_out~17, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[3] , my_slc|reg_unit|R2[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~18 , my_slc|reg_unit|SR1_out~18, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[3]~feeder , my_slc|reg_unit|R5[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[3] , my_slc|reg_unit|R5[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[3] , my_slc|reg_unit|R7[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[3]~feeder , my_slc|reg_unit|R6[3]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[3] , my_slc|reg_unit|R6[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[3] , my_slc|reg_unit|R4[3], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~15 , my_slc|reg_unit|SR1_out~15, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~16 , my_slc|reg_unit|SR1_out~16, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~19 , my_slc|reg_unit|SR1_out~19, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[3] , my_slc|reg_unit|SR1_out[3], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[3]~3 , my_slc|sext_addr_adder|ADDR1_out[3]~3, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[4]~8 , my_slc|sext_addr_adder|marmux[4]~8, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[5]~10 , my_slc|sext_addr_adder|marmux[5]~10, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[6]~12 , my_slc|sext_addr_adder|marmux[6]~12, lab6_toplevel, 1
instance = comp, \S[6]~input , S[6]~input, lab6_toplevel, 1
instance = comp, \Data[6]~input , Data[6]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[6] , my_slc|tr0|Data_read_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~17 , my_slc|d0|MDR_out~17, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~18 , my_slc|d0|MDR_out~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[6] , my_slc|d0|MDR_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[6]~117 , my_slc|d0|d_bus[6]~117, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[6]~6 , my_slc|arithlu|SR2_MUX_out[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[5]~5 , my_slc|arithlu|SR2_MUX_out[5]~5, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[4]~feeder , my_slc|reg_unit|R6[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[4] , my_slc|reg_unit|R6[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[4] , my_slc|reg_unit|R4[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~20 , my_slc|reg_unit|SR1_out~20, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[4] , my_slc|reg_unit|R7[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[4]~feeder , my_slc|reg_unit|R5[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[4] , my_slc|reg_unit|R5[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~21 , my_slc|reg_unit|SR1_out~21, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[4] , my_slc|reg_unit|R3[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[4]~feeder , my_slc|reg_unit|R1[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[4] , my_slc|reg_unit|R1[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[4] , my_slc|reg_unit|R0[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~22 , my_slc|reg_unit|SR1_out~22, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[4] , my_slc|reg_unit|R2[4], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~23 , my_slc|reg_unit|SR1_out~23, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~24 , my_slc|reg_unit|SR1_out~24, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[4] , my_slc|reg_unit|SR1_out[4], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[4]~4 , my_slc|arithlu|SR2_MUX_out[4]~4, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~8 , my_slc|arithlu|Add0~8, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~10 , my_slc|arithlu|Add0~10, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~12 , my_slc|arithlu|Add0~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[6]~115 , my_slc|d0|d_bus[6]~115, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[6]~114 , my_slc|d0|d_bus[6]~114, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[6]~116 , my_slc|d0|d_bus[6]~116, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[6] , my_slc|d0|d_bus[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~7 , my_slc|d0|MAR_out~7, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[6]~feeder , my_slc|reg_unit|R6[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[6] , my_slc|reg_unit|R6[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[6] , my_slc|reg_unit|R4[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~30 , my_slc|reg_unit|SR1_out~30, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[6] , my_slc|reg_unit|R7[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[6]~feeder , my_slc|reg_unit|R5[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[6] , my_slc|reg_unit|R5[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~31 , my_slc|reg_unit|SR1_out~31, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[6]~feeder , my_slc|reg_unit|R1[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[6] , my_slc|reg_unit|R1[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[6] , my_slc|reg_unit|R0[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~32 , my_slc|reg_unit|SR1_out~32, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[6] , my_slc|reg_unit|R3[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[6] , my_slc|reg_unit|R2[6], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~33 , my_slc|reg_unit|SR1_out~33, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~34 , my_slc|reg_unit|SR1_out~34, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[6] , my_slc|reg_unit|SR1_out[6], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[6]~6 , my_slc|sext_addr_adder|ADDR1_out[6]~6, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[7]~14 , my_slc|sext_addr_adder|marmux[7]~14, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[8]~16 , my_slc|sext_addr_adder|marmux[8]~16, lab6_toplevel, 1
instance = comp, \S[8]~input , S[8]~input, lab6_toplevel, 1
instance = comp, \Data[8]~input , Data[8]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[8] , my_slc|tr0|Data_read_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~21 , my_slc|d0|MDR_out~21, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~22 , my_slc|d0|MDR_out~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[8] , my_slc|d0|MDR_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[8]~125 , my_slc|d0|d_bus[8]~125, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[8]~8 , my_slc|arithlu|SR2_MUX_out[8]~8, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[7]~7 , my_slc|arithlu|SR2_MUX_out[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~14 , my_slc|arithlu|Add0~14, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~16 , my_slc|arithlu|Add0~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[8]~122 , my_slc|d0|d_bus[8]~122, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[8]~123 , my_slc|d0|d_bus[8]~123, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[8]~124 , my_slc|d0|d_bus[8]~124, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[8] , my_slc|d0|d_bus[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~9 , my_slc|d0|MAR_out~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[8] , my_slc|d0|IR_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR1_MUX_out[2]~2 , my_slc|d0|SR1_MUX_out[2]~2, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[9]~feeder , my_slc|reg_unit|R5[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[9] , my_slc|reg_unit|R5[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[9]~feeder , my_slc|reg_unit|R6[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[9] , my_slc|reg_unit|R6[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[9] , my_slc|reg_unit|R4[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~45 , my_slc|reg_unit|SR1_out~45, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[9] , my_slc|reg_unit|R7[9], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~46 , my_slc|reg_unit|SR1_out~46, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~49 , my_slc|reg_unit|SR1_out~49, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[9] , my_slc|reg_unit|SR1_out[9], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[9]~9 , my_slc|arithlu|SR2_MUX_out[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~18 , my_slc|arithlu|Add0~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~162 , my_slc|d0|d_bus[9]~162, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~128 , my_slc|d0|d_bus[9]~128, lab6_toplevel, 1
instance = comp, \Data[9]~input , Data[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[9] , my_slc|tr0|Data_read_buffer[9], lab6_toplevel, 1
instance = comp, \S[9]~input , S[9]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~23 , my_slc|d0|MDR_out~23, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~24 , my_slc|d0|MDR_out~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[9] , my_slc|d0|MDR_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~126 , my_slc|d0|d_bus[9]~126, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~129 , my_slc|d0|d_bus[9]~129, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~169 , my_slc|d0|d_bus[9]~169, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~130 , my_slc|d0|d_bus[9]~130, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9]~131 , my_slc|d0|d_bus[9]~131, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[9]~9 , my_slc|sext_addr_adder|ADDR2_out[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[9]~10 , my_slc|sext_addr_adder|ADDR2_out[9]~10, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[9]~9 , my_slc|sext_addr_adder|ADDR1_out[9]~9, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[9]~18 , my_slc|sext_addr_adder|marmux[9]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[9] , my_slc|d0|d_bus[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~10 , my_slc|d0|MAR_out~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[9] , my_slc|d0|IR_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR1_MUX_out[0]~0 , my_slc|d0|SR1_MUX_out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~52 , my_slc|reg_unit|SR1_out~52, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[10] , my_slc|reg_unit|R2[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~53 , my_slc|reg_unit|SR1_out~53, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[10]~feeder , my_slc|reg_unit|R5[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[10] , my_slc|reg_unit|R5[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[10]~feeder , my_slc|reg_unit|R6[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[10] , my_slc|reg_unit|R6[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[10] , my_slc|reg_unit|R4[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~50 , my_slc|reg_unit|SR1_out~50, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[10] , my_slc|reg_unit|R7[10], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~51 , my_slc|reg_unit|SR1_out~51, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~54 , my_slc|reg_unit|SR1_out~54, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[10] , my_slc|reg_unit|SR1_out[10], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[10]~10 , my_slc|arithlu|SR2_MUX_out[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~20 , my_slc|arithlu|Add0~20, lab6_toplevel, 1
instance = comp, \Data[10]~input , Data[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[10] , my_slc|tr0|Data_read_buffer[10], lab6_toplevel, 1
instance = comp, \S[10]~input , S[10]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~25 , my_slc|d0|MDR_out~25, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~26 , my_slc|d0|MDR_out~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[10] , my_slc|d0|MDR_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~132 , my_slc|d0|d_bus[10]~132, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~170 , my_slc|d0|d_bus[10]~170, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~135 , my_slc|d0|d_bus[10]~135, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~136 , my_slc|d0|d_bus[10]~136, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[10]~10 , my_slc|sext_addr_adder|ADDR1_out[10]~10, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[15]~11 , my_slc|sext_addr_adder|ADDR2_out[15]~11, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[15]~12 , my_slc|sext_addr_adder|ADDR2_out[15]~12, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[10]~20 , my_slc|sext_addr_adder|marmux[10]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~163 , my_slc|d0|d_bus[10]~163, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~133 , my_slc|d0|d_bus[10]~133, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10]~134 , my_slc|d0|d_bus[10]~134, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[10] , my_slc|d0|d_bus[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~11 , my_slc|d0|MAR_out~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[10] , my_slc|d0|IR_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|DR_MUX_out[1]~0 , my_slc|d0|DR_MUX_out[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[8]~0 , my_slc|reg_unit|R3[8]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[11] , my_slc|reg_unit|R3[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[11] , my_slc|reg_unit|R2[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[11]~feeder , my_slc|reg_unit|R1[11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[11] , my_slc|reg_unit|R1[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[11] , my_slc|reg_unit|R0[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~57 , my_slc|reg_unit|SR1_out~57, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~58 , my_slc|reg_unit|SR1_out~58, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[11]~feeder , my_slc|reg_unit|R6[11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[11] , my_slc|reg_unit|R6[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[11] , my_slc|reg_unit|R4[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~55 , my_slc|reg_unit|SR1_out~55, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[11]~feeder , my_slc|reg_unit|R5[11]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[11] , my_slc|reg_unit|R5[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[11] , my_slc|reg_unit|R7[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~56 , my_slc|reg_unit|SR1_out~56, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~59 , my_slc|reg_unit|SR1_out~59, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[11] , my_slc|reg_unit|SR1_out[11], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[11]~11 , my_slc|arithlu|SR2_MUX_out[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~164 , my_slc|d0|d_bus[11]~164, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~138 , my_slc|d0|d_bus[11]~138, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~139 , my_slc|d0|d_bus[11]~139, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[11]~11 , my_slc|sext_addr_adder|ADDR1_out[11]~11, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[11]~22 , my_slc|sext_addr_adder|marmux[11]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~171 , my_slc|d0|d_bus[11]~171, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~140 , my_slc|d0|d_bus[11]~140, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11]~141 , my_slc|d0|d_bus[11]~141, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~22 , my_slc|arithlu|Add0~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[11] , my_slc|d0|d_bus[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~12 , my_slc|d0|MAR_out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[11] , my_slc|d0|IR_out[11], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[11]~0 , my_slc|reg_unit|R1[11]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[11]~1 , my_slc|reg_unit|R1[11]~1, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[14] , my_slc|reg_unit|R1[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[14] , my_slc|reg_unit|R0[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~72 , my_slc|reg_unit|SR1_out~72, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[14] , my_slc|reg_unit|R2[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[14] , my_slc|reg_unit|R3[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~73 , my_slc|reg_unit|SR1_out~73, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[14]~feeder , my_slc|reg_unit|R5[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[14] , my_slc|reg_unit|R5[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[14]~feeder , my_slc|reg_unit|R6[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[14] , my_slc|reg_unit|R6[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[14] , my_slc|reg_unit|R4[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~70 , my_slc|reg_unit|SR1_out~70, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[14] , my_slc|reg_unit|R7[14], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~71 , my_slc|reg_unit|SR1_out~71, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~74 , my_slc|reg_unit|SR1_out~74, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[14] , my_slc|reg_unit|SR1_out[14], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[14]~14 , my_slc|arithlu|SR2_MUX_out[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[13]~feeder , my_slc|reg_unit|R6[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[13] , my_slc|reg_unit|R6[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[13] , my_slc|reg_unit|R4[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~65 , my_slc|reg_unit|SR1_out~65, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[13] , my_slc|reg_unit|R7[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[13]~feeder , my_slc|reg_unit|R5[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[13] , my_slc|reg_unit|R5[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~66 , my_slc|reg_unit|SR1_out~66, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[13]~feeder , my_slc|reg_unit|R3[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[13] , my_slc|reg_unit|R3[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[13]~feeder , my_slc|reg_unit|R1[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[13] , my_slc|reg_unit|R1[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[13] , my_slc|reg_unit|R0[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~67 , my_slc|reg_unit|SR1_out~67, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[13] , my_slc|reg_unit|R2[13], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~68 , my_slc|reg_unit|SR1_out~68, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~69 , my_slc|reg_unit|SR1_out~69, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[13] , my_slc|reg_unit|SR1_out[13], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[12]~12 , my_slc|arithlu|SR2_MUX_out[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~24 , my_slc|arithlu|Add0~24, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~26 , my_slc|arithlu|Add0~26, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~28 , my_slc|arithlu|Add0~28, lab6_toplevel, 1
instance = comp, \Data[14]~input , Data[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[14] , my_slc|tr0|Data_read_buffer[14], lab6_toplevel, 1
instance = comp, \S[14]~input , S[14]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~33 , my_slc|d0|MDR_out~33, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~34 , my_slc|d0|MDR_out~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[14] , my_slc|d0|MDR_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~152 , my_slc|d0|d_bus[14]~152, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~174 , my_slc|d0|d_bus[14]~174, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~155 , my_slc|d0|d_bus[14]~155, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~156 , my_slc|d0|d_bus[14]~156, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~167 , my_slc|d0|d_bus[14]~167, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~153 , my_slc|d0|d_bus[14]~153, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14]~154 , my_slc|d0|d_bus[14]~154, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[14]~14 , my_slc|sext_addr_adder|ADDR1_out[14]~14, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[13]~13 , my_slc|sext_addr_adder|ADDR1_out[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[12]~12 , my_slc|sext_addr_adder|ADDR1_out[12]~12, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[12]~24 , my_slc|sext_addr_adder|marmux[12]~24, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[13]~26 , my_slc|sext_addr_adder|marmux[13]~26, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[14]~28 , my_slc|sext_addr_adder|marmux[14]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[14] , my_slc|d0|d_bus[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~15 , my_slc|d0|MAR_out~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[14] , my_slc|d0|IR_out[14], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~7 , my_slc|state_controller|Decoder0~7, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~49 , my_slc|state_controller|State~49, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_04 , my_slc|state_controller|State.S_04, lab6_toplevel, 1
instance = comp, \my_slc|d0|DR_MUX_out[0]~1 , my_slc|d0|DR_MUX_out[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[12]~0 , my_slc|reg_unit|R6[12]~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[12] , my_slc|reg_unit|R6[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[12] , my_slc|reg_unit|R4[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~60 , my_slc|reg_unit|SR1_out~60, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[12] , my_slc|reg_unit|R5[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[12] , my_slc|reg_unit|R7[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~61 , my_slc|reg_unit|SR1_out~61, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[12]~feeder , my_slc|reg_unit|R3[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[12] , my_slc|reg_unit|R3[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[12]~feeder , my_slc|reg_unit|R1[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[12] , my_slc|reg_unit|R1[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[12] , my_slc|reg_unit|R0[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~62 , my_slc|reg_unit|SR1_out~62, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[12] , my_slc|reg_unit|R2[12], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~63 , my_slc|reg_unit|SR1_out~63, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~64 , my_slc|reg_unit|SR1_out~64, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[12] , my_slc|reg_unit|SR1_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~172 , my_slc|d0|d_bus[12]~172, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~145 , my_slc|d0|d_bus[12]~145, lab6_toplevel, 1
instance = comp, \Data[12]~input , Data[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[12] , my_slc|tr0|Data_read_buffer[12], lab6_toplevel, 1
instance = comp, \S[12]~input , S[12]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~29 , my_slc|d0|MDR_out~29, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~30 , my_slc|d0|MDR_out~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[12] , my_slc|d0|MDR_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~142 , my_slc|d0|d_bus[12]~142, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~146 , my_slc|d0|d_bus[12]~146, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~165 , my_slc|d0|d_bus[12]~165, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~143 , my_slc|d0|d_bus[12]~143, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12]~144 , my_slc|d0|d_bus[12]~144, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[12] , my_slc|d0|d_bus[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~13 , my_slc|d0|MAR_out~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[12] , my_slc|d0|IR_out[12], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~8 , my_slc|state_controller|Decoder0~8, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~53 , my_slc|state_controller|State~53, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_00 , my_slc|state_controller|State.S_00, lab6_toplevel, 1
instance = comp, \my_slc|d0|z_next~4 , my_slc|d0|z_next~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|z_next~0 , my_slc|d0|z_next~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|z_next~1 , my_slc|d0|z_next~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|z_next~2 , my_slc|d0|z_next~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|z_next~3 , my_slc|d0|z_next~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|z_next~5 , my_slc|d0|z_next~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|z , my_slc|d0|z, lab6_toplevel, 1
instance = comp, \my_slc|d0|n_next~0 , my_slc|d0|n_next~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|n , my_slc|d0|n, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_next~1 , my_slc|d0|BEN_next~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|p_next~0 , my_slc|d0|p_next~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|p_next~1 , my_slc|d0|p_next~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|p , my_slc|d0|p, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_next~0 , my_slc|d0|BEN_next~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_next~2 , my_slc|d0|BEN_next~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|BEN_out , my_slc|d0|BEN_out, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~43 , my_slc|state_controller|State~43, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_22 , my_slc|state_controller|State.S_22, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|ADDR2MUX[1]~0 , my_slc|state_controller|ADDR2MUX[1]~0, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR2_out[7]~7 , my_slc|sext_addr_adder|ADDR2_out[7]~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[7]~119 , my_slc|d0|d_bus[7]~119, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[7]~118 , my_slc|d0|d_bus[7]~118, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[7]~120 , my_slc|d0|d_bus[7]~120, lab6_toplevel, 1
instance = comp, \S[7]~input , S[7]~input, lab6_toplevel, 1
instance = comp, \Data[7]~input , Data[7]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[7] , my_slc|tr0|Data_read_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~19 , my_slc|d0|MDR_out~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~20 , my_slc|d0|MDR_out~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[7] , my_slc|d0|MDR_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[7]~121 , my_slc|d0|d_bus[7]~121, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[7] , my_slc|d0|d_bus[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~8 , my_slc|d0|MAR_out~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[7] , my_slc|d0|IR_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|SR1_MUX_out[1]~1 , my_slc|d0|SR1_MUX_out[1]~1, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[0]~feeder , my_slc|reg_unit|R1[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[0] , my_slc|reg_unit|R1[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[0] , my_slc|reg_unit|R0[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~2 , my_slc|reg_unit|SR1_out~2, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[0] , my_slc|reg_unit|R2[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[0]~feeder , my_slc|reg_unit|R3[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[0] , my_slc|reg_unit|R3[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~3 , my_slc|reg_unit|SR1_out~3, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[0]~feeder , my_slc|reg_unit|R6[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[0] , my_slc|reg_unit|R6[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[0] , my_slc|reg_unit|R4[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~0 , my_slc|reg_unit|SR1_out~0, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[0] , my_slc|reg_unit|R7[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[0]~feeder , my_slc|reg_unit|R5[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[0] , my_slc|reg_unit|R5[0], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~1 , my_slc|reg_unit|SR1_out~1, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~4 , my_slc|reg_unit|SR1_out~4, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[0] , my_slc|reg_unit|SR1_out[0], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[0]~0 , my_slc|sext_addr_adder|ADDR1_out[0]~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[2]~18 , my_slc|d0|PC_out[2]~18, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[2]~19 , my_slc|d0|PC_out[2]~19, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[0] , my_slc|d0|PC_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[1]~20 , my_slc|d0|PC_out[1]~20, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[1] , my_slc|d0|PC_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[2]~22 , my_slc|d0|PC_out[2]~22, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[2] , my_slc|d0|PC_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[3]~24 , my_slc|d0|PC_out[3]~24, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[3] , my_slc|d0|PC_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[4]~26 , my_slc|d0|PC_out[4]~26, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[4] , my_slc|d0|PC_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[5]~28 , my_slc|d0|PC_out[5]~28, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[5] , my_slc|d0|PC_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[6]~30 , my_slc|d0|PC_out[6]~30, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[6] , my_slc|d0|PC_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[7]~32 , my_slc|d0|PC_out[7]~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[7] , my_slc|d0|PC_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[8]~34 , my_slc|d0|PC_out[8]~34, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[8] , my_slc|d0|PC_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[9]~36 , my_slc|d0|PC_out[9]~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[9] , my_slc|d0|PC_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[10]~38 , my_slc|d0|PC_out[10]~38, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[10] , my_slc|d0|PC_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[11]~40 , my_slc|d0|PC_out[11]~40, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[11] , my_slc|d0|PC_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[12]~42 , my_slc|d0|PC_out[12]~42, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[12] , my_slc|d0|PC_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[13]~44 , my_slc|d0|PC_out[13]~44, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[13] , my_slc|d0|PC_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[14]~46 , my_slc|d0|PC_out[14]~46, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[14] , my_slc|d0|PC_out[14], lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[15]~48 , my_slc|d0|PC_out[15]~48, lab6_toplevel, 1
instance = comp, \my_slc|d0|PC_out[15] , my_slc|d0|PC_out[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[15]~feeder , my_slc|reg_unit|R5[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R5[15] , my_slc|reg_unit|R5[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[15]~feeder , my_slc|reg_unit|R6[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R6[15] , my_slc|reg_unit|R6[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R4[15] , my_slc|reg_unit|R4[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~75 , my_slc|reg_unit|SR1_out~75, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R7[15] , my_slc|reg_unit|R7[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~76 , my_slc|reg_unit|SR1_out~76, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[15]~feeder , my_slc|reg_unit|R3[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R3[15] , my_slc|reg_unit|R3[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[15]~feeder , my_slc|reg_unit|R1[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R1[15] , my_slc|reg_unit|R1[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R0[15] , my_slc|reg_unit|R0[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~77 , my_slc|reg_unit|SR1_out~77, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|R2[15] , my_slc|reg_unit|R2[15], lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~78 , my_slc|reg_unit|SR1_out~78, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out~79 , my_slc|reg_unit|SR1_out~79, lab6_toplevel, 1
instance = comp, \my_slc|reg_unit|SR1_out[15] , my_slc|reg_unit|SR1_out[15], lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[15]~15 , my_slc|sext_addr_adder|ADDR1_out[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|marmux[15]~30 , my_slc|sext_addr_adder|marmux[15]~30, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[15]~15 , my_slc|arithlu|SR2_MUX_out[15]~15, lab6_toplevel, 1
instance = comp, \my_slc|arithlu|Add0~30 , my_slc|arithlu|Add0~30, lab6_toplevel, 1
instance = comp, \Data[15]~input , Data[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[15] , my_slc|tr0|Data_read_buffer[15], lab6_toplevel, 1
instance = comp, \S[15]~input , S[15]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~35 , my_slc|d0|MDR_out~35, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~36 , my_slc|d0|MDR_out~36, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[15] , my_slc|d0|MDR_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~157 , my_slc|d0|d_bus[15]~157, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~175 , my_slc|d0|d_bus[15]~175, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~160 , my_slc|d0|d_bus[15]~160, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~161 , my_slc|d0|d_bus[15]~161, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~168 , my_slc|d0|d_bus[15]~168, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~158 , my_slc|d0|d_bus[15]~158, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15]~159 , my_slc|d0|d_bus[15]~159, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[15] , my_slc|d0|d_bus[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~16 , my_slc|d0|MAR_out~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[15] , my_slc|d0|IR_out[15], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~3 , my_slc|state_controller|Decoder0~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~44 , my_slc|state_controller|State~44, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_12 , my_slc|state_controller|State.S_12, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr28 , my_slc|state_controller|WideOr28, lab6_toplevel, 1
instance = comp, \my_slc|sext_addr_adder|ADDR1_out[4]~4 , my_slc|sext_addr_adder|ADDR1_out[4]~4, lab6_toplevel, 1
instance = comp, \S[4]~input , S[4]~input, lab6_toplevel, 1
instance = comp, \Data[4]~input , Data[4]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[4] , my_slc|tr0|Data_read_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~13 , my_slc|d0|MDR_out~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~14 , my_slc|d0|MDR_out~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[4] , my_slc|d0|MDR_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[4]~109 , my_slc|d0|d_bus[4]~109, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[4]~107 , my_slc|d0|d_bus[4]~107, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[4]~106 , my_slc|d0|d_bus[4]~106, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[4]~108 , my_slc|d0|d_bus[4]~108, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[4] , my_slc|d0|d_bus[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~5 , my_slc|d0|MAR_out~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[4] , my_slc|d0|IR_out[4], lab6_toplevel, 1
instance = comp, \my_slc|arithlu|SR2_MUX_out[13]~13 , my_slc|arithlu|SR2_MUX_out[13]~13, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~166 , my_slc|d0|d_bus[13]~166, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~148 , my_slc|d0|d_bus[13]~148, lab6_toplevel, 1
instance = comp, \Data[13]~input , Data[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[13] , my_slc|tr0|Data_read_buffer[13], lab6_toplevel, 1
instance = comp, \S[13]~input , S[13]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~31 , my_slc|d0|MDR_out~31, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~32 , my_slc|d0|MDR_out~32, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[13] , my_slc|d0|MDR_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~147 , my_slc|d0|d_bus[13]~147, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~149 , my_slc|d0|d_bus[13]~149, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~173 , my_slc|d0|d_bus[13]~173, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~150 , my_slc|d0|d_bus[13]~150, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13]~151 , my_slc|d0|d_bus[13]~151, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[13] , my_slc|d0|d_bus[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~14 , my_slc|d0|MAR_out~14, lab6_toplevel, 1
instance = comp, \my_slc|d0|IR_out[13] , my_slc|d0|IR_out[13], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~5 , my_slc|state_controller|Decoder0~5, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~47 , my_slc|state_controller|State~47, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_09 , my_slc|state_controller|State.S_09, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr26~0 , my_slc|state_controller|WideOr26~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~0 , my_slc|state_controller|Decoder0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector23~0 , my_slc|state_controller|Selector23~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_PAUSE_1 , my_slc|state_controller|State.S_PAUSE_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~54 , my_slc|state_controller|State~54, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_PAUSE_2 , my_slc|state_controller|State.S_PAUSE_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~0 , my_slc|state_controller|Selector2~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~1 , my_slc|state_controller|Selector2~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|WideOr0~0 , my_slc|state_controller|WideOr0~0, lab6_toplevel, 1
instance = comp, \Run~input , Run~input, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~55 , my_slc|state_controller|State~55, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.Halted , my_slc|state_controller|State.Halted, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~2 , my_slc|state_controller|Selector2~2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector2~3 , my_slc|state_controller|Selector2~3, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_18 , my_slc|state_controller|State.S_18, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~36 , my_slc|state_controller|State~36, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_1 , my_slc|state_controller|State.S_33_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~34 , my_slc|state_controller|State~34, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_33_2 , my_slc|state_controller|State.S_33_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~50 , my_slc|state_controller|State~50, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_35 , my_slc|state_controller|State.S_35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Selector0~0 , my_slc|state_controller|Selector0~0, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR1 , my_slc|state_controller|State.PauseIR1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~56 , my_slc|state_controller|State~56, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.PauseIR2 , my_slc|state_controller|State.PauseIR2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~52 , my_slc|state_controller|State~52, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_32 , my_slc|state_controller|State.S_32, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Decoder0~1 , my_slc|state_controller|Decoder0~1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~40 , my_slc|state_controller|State~40, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_06 , my_slc|state_controller|State.S_06, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~37 , my_slc|state_controller|State~37, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_1 , my_slc|state_controller|State.S_25_1, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~35 , my_slc|state_controller|State~35, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_25_2 , my_slc|state_controller|State.S_25_2, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State~51 , my_slc|state_controller|State~51, lab6_toplevel, 1
instance = comp, \my_slc|state_controller|State.S_27 , my_slc|state_controller|State.S_27, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[0]~91 , my_slc|d0|d_bus[0]~91, lab6_toplevel, 1
instance = comp, \Data[5]~input , Data[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[5] , my_slc|tr0|Data_read_buffer[5], lab6_toplevel, 1
instance = comp, \S[5]~input , S[5]~input, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~15 , my_slc|d0|MDR_out~15, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~16 , my_slc|d0|MDR_out~16, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[5] , my_slc|d0|MDR_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[5]~113 , my_slc|d0|d_bus[5]~113, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[5]~111 , my_slc|d0|d_bus[5]~111, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[5]~110 , my_slc|d0|d_bus[5]~110, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[5]~112 , my_slc|d0|d_bus[5]~112, lab6_toplevel, 1
instance = comp, \my_slc|d0|d_bus[5] , my_slc|d0|d_bus[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out~6 , my_slc|d0|MAR_out~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[5]~feeder , my_slc|d0|MAR_out[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[0]~1 , my_slc|d0|MAR_out[0]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[5] , my_slc|d0|MAR_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[6]~feeder , my_slc|d0|MAR_out[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[6] , my_slc|d0|MAR_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[7] , my_slc|d0|MAR_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[4]~feeder , my_slc|d0|MAR_out[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[4] , my_slc|d0|MAR_out[4], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~1 , my_slc|memory_subsystem|Equal0~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[10]~feeder , my_slc|d0|MAR_out[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[10] , my_slc|d0|MAR_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[9]~feeder , my_slc|d0|MAR_out[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[9] , my_slc|d0|MAR_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[11] , my_slc|d0|MAR_out[11], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[8]~feeder , my_slc|d0|MAR_out[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[8] , my_slc|d0|MAR_out[8], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~2 , my_slc|memory_subsystem|Equal0~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[13]~feeder , my_slc|d0|MAR_out[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[13] , my_slc|d0|MAR_out[13], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[12]~feeder , my_slc|d0|MAR_out[12]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[12] , my_slc|d0|MAR_out[12], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[15] , my_slc|d0|MAR_out[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[14]~feeder , my_slc|d0|MAR_out[14]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[14] , my_slc|d0|MAR_out[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~3 , my_slc|memory_subsystem|Equal0~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[1]~feeder , my_slc|d0|MAR_out[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[1] , my_slc|d0|MAR_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[2]~feeder , my_slc|d0|MAR_out[2]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[2] , my_slc|d0|MAR_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[3] , my_slc|d0|MAR_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[0]~feeder , my_slc|d0|MAR_out[0]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|d0|MAR_out[0] , my_slc|d0|MAR_out[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~0 , my_slc|memory_subsystem|Equal0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|Equal0~4 , my_slc|memory_subsystem|Equal0~4, lab6_toplevel, 1
instance = comp, \S[0]~input , S[0]~input, lab6_toplevel, 1
instance = comp, \Data[0]~input , Data[0]~input, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_read_buffer[0] , my_slc|tr0|Data_read_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~4 , my_slc|d0|MDR_out~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out~5 , my_slc|d0|MDR_out~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|MDR_out[0] , my_slc|d0|MDR_out[0], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[0] , my_slc|tr0|Data_write_buffer[0], lab6_toplevel, 1
instance = comp, \my_slc|state_controller|Mem_WE~0 , my_slc|state_controller|Mem_WE~0, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1]~feeder , my_slc|tr0|Data_write_buffer[1]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[1] , my_slc|tr0|Data_write_buffer[1], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[2] , my_slc|tr0|Data_write_buffer[2], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[3] , my_slc|tr0|Data_write_buffer[3], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4]~feeder , my_slc|tr0|Data_write_buffer[4]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[4] , my_slc|tr0|Data_write_buffer[4], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5]~feeder , my_slc|tr0|Data_write_buffer[5]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[5] , my_slc|tr0|Data_write_buffer[5], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6]~feeder , my_slc|tr0|Data_write_buffer[6]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[6] , my_slc|tr0|Data_write_buffer[6], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[7] , my_slc|tr0|Data_write_buffer[7], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8]~feeder , my_slc|tr0|Data_write_buffer[8]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[8] , my_slc|tr0|Data_write_buffer[8], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9]~feeder , my_slc|tr0|Data_write_buffer[9]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[9] , my_slc|tr0|Data_write_buffer[9], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10]~feeder , my_slc|tr0|Data_write_buffer[10]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[10] , my_slc|tr0|Data_write_buffer[10], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[11] , my_slc|tr0|Data_write_buffer[11], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[12] , my_slc|tr0|Data_write_buffer[12], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13]~feeder , my_slc|tr0|Data_write_buffer[13]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[13] , my_slc|tr0|Data_write_buffer[13], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[14] , my_slc|tr0|Data_write_buffer[14], lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15]~feeder , my_slc|tr0|Data_write_buffer[15]~feeder, lab6_toplevel, 1
instance = comp, \my_slc|tr0|Data_write_buffer[15] , my_slc|tr0|Data_write_buffer[15], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~0 , my_slc|d0|LED_out~0, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[10]~1 , my_slc|d0|LED_out[10]~1, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[0] , my_slc|d0|LED_out[0], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~2 , my_slc|d0|LED_out~2, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[1] , my_slc|d0|LED_out[1], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~3 , my_slc|d0|LED_out~3, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[2] , my_slc|d0|LED_out[2], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~4 , my_slc|d0|LED_out~4, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[3] , my_slc|d0|LED_out[3], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~5 , my_slc|d0|LED_out~5, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[4] , my_slc|d0|LED_out[4], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~6 , my_slc|d0|LED_out~6, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[5] , my_slc|d0|LED_out[5], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~7 , my_slc|d0|LED_out~7, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[6] , my_slc|d0|LED_out[6], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~8 , my_slc|d0|LED_out~8, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[7] , my_slc|d0|LED_out[7], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~9 , my_slc|d0|LED_out~9, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[8] , my_slc|d0|LED_out[8], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~10 , my_slc|d0|LED_out~10, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[9] , my_slc|d0|LED_out[9], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~11 , my_slc|d0|LED_out~11, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[10] , my_slc|d0|LED_out[10], lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out~12 , my_slc|d0|LED_out~12, lab6_toplevel, 1
instance = comp, \my_slc|d0|LED_out[11] , my_slc|d0|LED_out[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~4 , my_slc|memory_subsystem|hex_data~4, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0]~18 , my_slc|memory_subsystem|hex_data[0]~18, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[2] , my_slc|memory_subsystem|hex_data[2], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~3 , my_slc|memory_subsystem|hex_data~3, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[1] , my_slc|memory_subsystem|hex_data[1], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~2 , my_slc|memory_subsystem|hex_data~2, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[0] , my_slc|memory_subsystem|hex_data[0], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~5 , my_slc|memory_subsystem|hex_data~5, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[3] , my_slc|memory_subsystem|hex_data[3], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr6~0 , my_slc|hex_driver0|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr5~0 , my_slc|hex_driver0|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr4~0 , my_slc|hex_driver0|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr3~0 , my_slc|hex_driver0|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr2~0 , my_slc|hex_driver0|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr1~0 , my_slc|hex_driver0|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver0|WideOr0~0 , my_slc|hex_driver0|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~9 , my_slc|memory_subsystem|hex_data~9, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[7] , my_slc|memory_subsystem|hex_data[7], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~8 , my_slc|memory_subsystem|hex_data~8, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[6] , my_slc|memory_subsystem|hex_data[6], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~7 , my_slc|memory_subsystem|hex_data~7, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[5] , my_slc|memory_subsystem|hex_data[5], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~6 , my_slc|memory_subsystem|hex_data~6, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[4] , my_slc|memory_subsystem|hex_data[4], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr6~0 , my_slc|hex_driver1|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr5~0 , my_slc|hex_driver1|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr4~0 , my_slc|hex_driver1|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr3~0 , my_slc|hex_driver1|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr2~0 , my_slc|hex_driver1|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr1~0 , my_slc|hex_driver1|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver1|WideOr0~0 , my_slc|hex_driver1|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~13 , my_slc|memory_subsystem|hex_data~13, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[11] , my_slc|memory_subsystem|hex_data[11], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~12 , my_slc|memory_subsystem|hex_data~12, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[10] , my_slc|memory_subsystem|hex_data[10], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~11 , my_slc|memory_subsystem|hex_data~11, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[9] , my_slc|memory_subsystem|hex_data[9], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~10 , my_slc|memory_subsystem|hex_data~10, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[8] , my_slc|memory_subsystem|hex_data[8], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr6~0 , my_slc|hex_driver2|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr5~0 , my_slc|hex_driver2|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr4~0 , my_slc|hex_driver2|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr3~0 , my_slc|hex_driver2|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr2~0 , my_slc|hex_driver2|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr1~0 , my_slc|hex_driver2|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver2|WideOr0~0 , my_slc|hex_driver2|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~16 , my_slc|memory_subsystem|hex_data~16, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[14] , my_slc|memory_subsystem|hex_data[14], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~15 , my_slc|memory_subsystem|hex_data~15, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[13] , my_slc|memory_subsystem|hex_data[13], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~17 , my_slc|memory_subsystem|hex_data~17, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[15] , my_slc|memory_subsystem|hex_data[15], lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data~14 , my_slc|memory_subsystem|hex_data~14, lab6_toplevel, 1
instance = comp, \my_slc|memory_subsystem|hex_data[12] , my_slc|memory_subsystem|hex_data[12], lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr6~0 , my_slc|hex_driver3|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr5~0 , my_slc|hex_driver3|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr4~0 , my_slc|hex_driver3|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr3~0 , my_slc|hex_driver3|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr2~0 , my_slc|hex_driver3|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr1~0 , my_slc|hex_driver3|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver3|WideOr0~0 , my_slc|hex_driver3|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr6~0 , my_slc|hex_driver4|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr5~0 , my_slc|hex_driver4|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr4~0 , my_slc|hex_driver4|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr3~0 , my_slc|hex_driver4|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr2~0 , my_slc|hex_driver4|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr1~0 , my_slc|hex_driver4|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver4|WideOr0~0 , my_slc|hex_driver4|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr6~0 , my_slc|hex_driver5|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr5~0 , my_slc|hex_driver5|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr4~0 , my_slc|hex_driver5|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr3~0 , my_slc|hex_driver5|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr2~0 , my_slc|hex_driver5|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr1~0 , my_slc|hex_driver5|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver5|WideOr0~0 , my_slc|hex_driver5|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr6~0 , my_slc|hex_driver6|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr5~0 , my_slc|hex_driver6|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr4~0 , my_slc|hex_driver6|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr3~0 , my_slc|hex_driver6|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr2~0 , my_slc|hex_driver6|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr1~0 , my_slc|hex_driver6|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver6|WideOr0~0 , my_slc|hex_driver6|WideOr0~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr6~0 , my_slc|hex_driver7|WideOr6~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr5~0 , my_slc|hex_driver7|WideOr5~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr4~0 , my_slc|hex_driver7|WideOr4~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr3~0 , my_slc|hex_driver7|WideOr3~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr2~0 , my_slc|hex_driver7|WideOr2~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr1~0 , my_slc|hex_driver7|WideOr1~0, lab6_toplevel, 1
instance = comp, \my_slc|hex_driver7|WideOr0~0 , my_slc|hex_driver7|WideOr0~0, lab6_toplevel, 1
