# VGA Signal Generator Lab Report

**Name: Jake Miller**  
**Course / Section: ECE 383**  
**Instructor: Lt Col Trimble**  
**Lab Title: VGA Synchronization**  
**Date Submitted: 31 Jan 2026**  

---

# 1. Introduction

## 1.1 Problem Overview  
## 1.2 System Goal  
## 1.3 Functional Requirements  
## 1.4 High-Level System Description  

---

# 2. Design / Implementation

## 2.1 System Block Diagram  
![System Block Diagram](lab1_schematic.png)
### 2.1.1 Diagram Corrections  

## 2.2 Top-Level Architecture Description  
### 2.2.1 Major Signals  

## 2.3 Module Descriptions  
### 2.3.1 Module: Horizontal Counter  
### 2.3.2 Module: Vertical Counter  
### 2.3.3 Module: VGA Sync Generator  
### 2.3.4 Module: Color Mapper  
### 2.3.5 Module: (Additional Module)  

---

# 3. Test / Debug

## 3.1 Verification Methods  

## 3.2 Testbench Evidence  
### 3.2.1 HSYNC vs Column Count  
### 3.2.2 VSYNC vs Row and Column Count  
### 3.2.3 Blanking Signals  
### 3.2.4 Counter Rollover Behavior  

## 3.3 Problems Encountered and Solutions  
### 3.3.1 Problem 1  
### 3.3.2 Problem 2  
### 3.3.3 Problem 3  

---

# 4. Results

## 4.1 Milestone Achievement Table  
## 4.2 Evidence Summary  

---

# 5. Conclusion

## 5.1 Lessons Learned  
## 5.2 Recommended Improvements  

---

# 6. GitHub Repository Contents  