Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Thu Oct 31 18:13:21 2024
| Host             : Jakes_ZenBook running 64-bit major release  (build 9200)
| Command          : report_power -file lab7_1_top_power_routed.rpt -pb lab7_1_top_power_summary_routed.pb -rpx lab7_1_top_power_routed.rpx
| Design           : lab7_1_top
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.403        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.329        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |       11 |       --- |             --- |
| Slice Logic              |     0.005 |    46865 |       --- |             --- |
|   LUT as Logic           |     0.005 |    15656 |     32600 |           48.02 |
|   LUT as Distributed RAM |    <0.001 |      160 |      9600 |            1.67 |
|   F7/F8 Muxes            |    <0.001 |     7547 |     32600 |           23.15 |
|   Register               |    <0.001 |    21137 |     65200 |           32.42 |
|   CARRY4                 |    <0.001 |       44 |      8150 |            0.54 |
|   LUT as Shift Register  |    <0.001 |      112 |      9600 |            1.17 |
|   Others                 |     0.000 |      704 |       --- |             --- |
| Signals                  |     0.007 |    28990 |       --- |             --- |
| Block RAM                |    <0.001 |       32 |        75 |           42.67 |
| MMCM                     |     0.172 |        2 |         5 |           40.00 |
| DSPs                     |    <0.001 |        3 |       120 |            2.50 |
| I/O                      |     0.131 |       40 |       210 |           19.05 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.403 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.037 |       0.027 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.108 |       0.095 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.041 |       0.040 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------------------------------------------------+------------------------------------------------------------------------+-----------------+
| Clock                                                      | Domain                                                                 | Constraint (ns) |
+------------------------------------------------------------+------------------------------------------------------------------------+-----------------+
| clk_100                                                    | Clk                                                                    |            10.0 |
| clk_out1_clk_wiz_0_1                                       | mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1_clk_wiz_0 |            40.0 |
| clk_out1_mb_usb_clk_wiz_1_4_1                              | mb_block_i/clk_wiz_1/inst/clk_out1                                     |            40.0 |
| clk_out1_mb_usb_clk_wiz_1_4_1                              | mb_block_i/clk_wiz_1/inst/clk_out1_mb_usb_clk_wiz_1_4                  |            40.0 |
| clk_out2_clk_wiz_0_1                                       | mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out2_clk_wiz_0 |             8.0 |
| clkfbout_clk_wiz_0_1                                       | mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clkfbout_clk_wiz_0 |            10.0 |
| clkfbout_mb_usb_clk_wiz_1_4_1                              | mb_block_i/clk_wiz_1/inst/clkfbout_mb_usb_clk_wiz_1_4                  |            10.0 |
| mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/DRCK                                |            33.3 |
| mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0                        |            33.3 |
+------------------------------------------------------------+------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| lab7_1_top                 |     0.329 |
|   mb_block_i               |     0.329 |
|     clk_wiz_1              |     0.106 |
|       inst                 |     0.106 |
|     hdmi_text_controller_0 |     0.217 |
|       inst                 |     0.217 |
|     microblaze_0           |     0.005 |
|       U0                   |     0.005 |
+----------------------------+-----------+


