#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* blue */
blue__0__DR EQU CYREG_GPIO_PRT1_DR
blue__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
blue__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
blue__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
blue__0__HSIOM_MASK EQU 0x0F000000
blue__0__HSIOM_SHIFT EQU 24
blue__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
blue__0__INTR EQU CYREG_GPIO_PRT1_INTR
blue__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
blue__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
blue__0__MASK EQU 0x40
blue__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
blue__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
blue__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
blue__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
blue__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
blue__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
blue__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
blue__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
blue__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
blue__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
blue__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
blue__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
blue__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
blue__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
blue__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
blue__0__PC EQU CYREG_GPIO_PRT1_PC
blue__0__PC2 EQU CYREG_GPIO_PRT1_PC2
blue__0__PORT EQU 1
blue__0__PS EQU CYREG_GPIO_PRT1_PS
blue__0__SHIFT EQU 6
blue__DR EQU CYREG_GPIO_PRT1_DR
blue__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
blue__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
blue__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
blue__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
blue__INTR EQU CYREG_GPIO_PRT1_INTR
blue__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
blue__INTSTAT EQU CYREG_GPIO_PRT1_INTR
blue__MASK EQU 0x40
blue__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
blue__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
blue__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
blue__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
blue__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
blue__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
blue__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
blue__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
blue__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
blue__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
blue__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
blue__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
blue__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
blue__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
blue__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
blue__PC EQU CYREG_GPIO_PRT1_PC
blue__PC2 EQU CYREG_GPIO_PRT1_PC2
blue__PORT EQU 1
blue__PS EQU CYREG_GPIO_PRT1_PS
blue__SHIFT EQU 6

/* BLEIOT_UART_rx */
BLEIOT_UART_rx__0__DR EQU CYREG_GPIO_PRT0_DR
BLEIOT_UART_rx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BLEIOT_UART_rx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BLEIOT_UART_rx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BLEIOT_UART_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BLEIOT_UART_rx__0__HSIOM_MASK EQU 0x000F0000
BLEIOT_UART_rx__0__HSIOM_SHIFT EQU 16
BLEIOT_UART_rx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_rx__0__INTR EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_rx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_rx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_rx__0__MASK EQU 0x10
BLEIOT_UART_rx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLEIOT_UART_rx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLEIOT_UART_rx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLEIOT_UART_rx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLEIOT_UART_rx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLEIOT_UART_rx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLEIOT_UART_rx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLEIOT_UART_rx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLEIOT_UART_rx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLEIOT_UART_rx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLEIOT_UART_rx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLEIOT_UART_rx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLEIOT_UART_rx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLEIOT_UART_rx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLEIOT_UART_rx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLEIOT_UART_rx__0__PC EQU CYREG_GPIO_PRT0_PC
BLEIOT_UART_rx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
BLEIOT_UART_rx__0__PORT EQU 0
BLEIOT_UART_rx__0__PS EQU CYREG_GPIO_PRT0_PS
BLEIOT_UART_rx__0__SHIFT EQU 4
BLEIOT_UART_rx__DR EQU CYREG_GPIO_PRT0_DR
BLEIOT_UART_rx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BLEIOT_UART_rx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BLEIOT_UART_rx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BLEIOT_UART_rx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_rx__INTR EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_rx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_rx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_rx__MASK EQU 0x10
BLEIOT_UART_rx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLEIOT_UART_rx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLEIOT_UART_rx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLEIOT_UART_rx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLEIOT_UART_rx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLEIOT_UART_rx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLEIOT_UART_rx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLEIOT_UART_rx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLEIOT_UART_rx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLEIOT_UART_rx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLEIOT_UART_rx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLEIOT_UART_rx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLEIOT_UART_rx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLEIOT_UART_rx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLEIOT_UART_rx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLEIOT_UART_rx__PC EQU CYREG_GPIO_PRT0_PC
BLEIOT_UART_rx__PC2 EQU CYREG_GPIO_PRT0_PC2
BLEIOT_UART_rx__PORT EQU 0
BLEIOT_UART_rx__PS EQU CYREG_GPIO_PRT0_PS
BLEIOT_UART_rx__SHIFT EQU 4

/* BLEIOT_UART_SCB */
BLEIOT_UART_SCB__CTRL EQU CYREG_SCB0_CTRL
BLEIOT_UART_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
BLEIOT_UART_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
BLEIOT_UART_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
BLEIOT_UART_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
BLEIOT_UART_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
BLEIOT_UART_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
BLEIOT_UART_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
BLEIOT_UART_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
BLEIOT_UART_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
BLEIOT_UART_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
BLEIOT_UART_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
BLEIOT_UART_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
BLEIOT_UART_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
BLEIOT_UART_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
BLEIOT_UART_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
BLEIOT_UART_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
BLEIOT_UART_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
BLEIOT_UART_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
BLEIOT_UART_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
BLEIOT_UART_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
BLEIOT_UART_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
BLEIOT_UART_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
BLEIOT_UART_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
BLEIOT_UART_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
BLEIOT_UART_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
BLEIOT_UART_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
BLEIOT_UART_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
BLEIOT_UART_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
BLEIOT_UART_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
BLEIOT_UART_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
BLEIOT_UART_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
BLEIOT_UART_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
BLEIOT_UART_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
BLEIOT_UART_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
BLEIOT_UART_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
BLEIOT_UART_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
BLEIOT_UART_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
BLEIOT_UART_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
BLEIOT_UART_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
BLEIOT_UART_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
BLEIOT_UART_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
BLEIOT_UART_SCB__INTR_M EQU CYREG_SCB0_INTR_M
BLEIOT_UART_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
BLEIOT_UART_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
BLEIOT_UART_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
BLEIOT_UART_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
BLEIOT_UART_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
BLEIOT_UART_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
BLEIOT_UART_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
BLEIOT_UART_SCB__INTR_S EQU CYREG_SCB0_INTR_S
BLEIOT_UART_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
BLEIOT_UART_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
BLEIOT_UART_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
BLEIOT_UART_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
BLEIOT_UART_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
BLEIOT_UART_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
BLEIOT_UART_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
BLEIOT_UART_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
BLEIOT_UART_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
BLEIOT_UART_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
BLEIOT_UART_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
BLEIOT_UART_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
BLEIOT_UART_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
BLEIOT_UART_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
BLEIOT_UART_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
BLEIOT_UART_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
BLEIOT_UART_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
BLEIOT_UART_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
BLEIOT_UART_SCB__SS0_POSISTION EQU 0
BLEIOT_UART_SCB__SS1_POSISTION EQU 1
BLEIOT_UART_SCB__SS2_POSISTION EQU 2
BLEIOT_UART_SCB__SS3_POSISTION EQU 3
BLEIOT_UART_SCB__STATUS EQU CYREG_SCB0_STATUS
BLEIOT_UART_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
BLEIOT_UART_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
BLEIOT_UART_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
BLEIOT_UART_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
BLEIOT_UART_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
BLEIOT_UART_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
BLEIOT_UART_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
BLEIOT_UART_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
BLEIOT_UART_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* BLEIOT_UART_SCB_IRQ */
BLEIOT_UART_SCB_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
BLEIOT_UART_SCB_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
BLEIOT_UART_SCB_IRQ__INTC_MASK EQU 0x200
BLEIOT_UART_SCB_IRQ__INTC_NUMBER EQU 9
BLEIOT_UART_SCB_IRQ__INTC_PRIOR_MASK EQU 0xC000
BLEIOT_UART_SCB_IRQ__INTC_PRIOR_NUM EQU 3
BLEIOT_UART_SCB_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR2
BLEIOT_UART_SCB_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
BLEIOT_UART_SCB_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* BLEIOT_UART_SCBCLK */
BLEIOT_UART_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL1
BLEIOT_UART_SCBCLK__DIV_ID EQU 0x00000040
BLEIOT_UART_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
BLEIOT_UART_SCBCLK__PA_DIV_ID EQU 0x000000FF

/* BLEIOT_UART_tx */
BLEIOT_UART_tx__0__DR EQU CYREG_GPIO_PRT0_DR
BLEIOT_UART_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BLEIOT_UART_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BLEIOT_UART_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BLEIOT_UART_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
BLEIOT_UART_tx__0__HSIOM_MASK EQU 0x00F00000
BLEIOT_UART_tx__0__HSIOM_SHIFT EQU 20
BLEIOT_UART_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_tx__0__MASK EQU 0x20
BLEIOT_UART_tx__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
BLEIOT_UART_tx__0__OUT_SEL_SHIFT EQU 10
BLEIOT_UART_tx__0__OUT_SEL_VAL EQU -1
BLEIOT_UART_tx__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLEIOT_UART_tx__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLEIOT_UART_tx__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLEIOT_UART_tx__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLEIOT_UART_tx__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLEIOT_UART_tx__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLEIOT_UART_tx__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLEIOT_UART_tx__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLEIOT_UART_tx__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLEIOT_UART_tx__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLEIOT_UART_tx__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLEIOT_UART_tx__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLEIOT_UART_tx__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLEIOT_UART_tx__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLEIOT_UART_tx__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLEIOT_UART_tx__0__PC EQU CYREG_GPIO_PRT0_PC
BLEIOT_UART_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
BLEIOT_UART_tx__0__PORT EQU 0
BLEIOT_UART_tx__0__PS EQU CYREG_GPIO_PRT0_PS
BLEIOT_UART_tx__0__SHIFT EQU 5
BLEIOT_UART_tx__DR EQU CYREG_GPIO_PRT0_DR
BLEIOT_UART_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
BLEIOT_UART_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
BLEIOT_UART_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
BLEIOT_UART_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_tx__INTR EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
BLEIOT_UART_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
BLEIOT_UART_tx__MASK EQU 0x20
BLEIOT_UART_tx__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
BLEIOT_UART_tx__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
BLEIOT_UART_tx__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
BLEIOT_UART_tx__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
BLEIOT_UART_tx__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
BLEIOT_UART_tx__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
BLEIOT_UART_tx__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
BLEIOT_UART_tx__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
BLEIOT_UART_tx__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
BLEIOT_UART_tx__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
BLEIOT_UART_tx__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
BLEIOT_UART_tx__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
BLEIOT_UART_tx__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
BLEIOT_UART_tx__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
BLEIOT_UART_tx__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
BLEIOT_UART_tx__PC EQU CYREG_GPIO_PRT0_PC
BLEIOT_UART_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
BLEIOT_UART_tx__PORT EQU 0
BLEIOT_UART_tx__PS EQU CYREG_GPIO_PRT0_PS
BLEIOT_UART_tx__SHIFT EQU 5

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x135111A3
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION_256K
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
