Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 96ff2cf104fe4982b762b7eee694a8c6 --debug typical --relax --mt 2 -L blk_mem_gen_v8_3_6 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot processor_behav xil_defaultlib.processor xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.2/nightly/2017_06_15_1909853/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addr_mux
Compiling module xil_defaultlib.UART_RX
Compiling module xil_defaultlib.Baud_gen
Compiling module xil_defaultlib.A_Bus
Compiling module xil_defaultlib.IRAM
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_output_stage(...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_softecc_outpu...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6_mem_module(C_...
Compiling module blk_mem_gen_v8_3_6.blk_mem_gen_v8_3_6(C_FAMILY="zyn...
Compiling module xil_defaultlib.DRAM_blk_mem_gen_0_0
Compiling module xil_defaultlib.DRAM
Compiling module xil_defaultlib.DRAM_wrapper
Compiling module xil_defaultlib.Memory_Control
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Control_Unit
Compiling module xil_defaultlib.AC_Reg
Compiling module xil_defaultlib.R16_bit
Compiling module xil_defaultlib.R8_bit
Compiling module xil_defaultlib.R16_bit_inc
Compiling module xil_defaultlib.MAR_Reg
Compiling module xil_defaultlib.IR_Reg
Compiling module xil_defaultlib.processor
Compiling module xil_defaultlib.glbl
Built simulation snapshot processor_behav
