WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

[L1D] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L1I] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[L2C] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
[LLC] Demand IPV: 1 2 2 1 4 Prefetch IPV: 1 2 1 1 4
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500070 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000070 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 45 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250071 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250071 cumulative IPC: 4 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 12628876 heartbeat IPC: 1.311 cumulative IPC: 0.7838 (Simulation time: 00 hr 01 min 25 sec)
Heartbeat CPU 0 instructions: 40000000 cycles: 25279978 heartbeat IPC: 0.7904 cumulative IPC: 0.7882 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 38216552 heartbeat IPC: 0.773 cumulative IPC: 0.7821 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 60000001 cycles: 50927458 heartbeat IPC: 0.7867 cumulative IPC: 0.7834 (Simulation time: 00 hr 04 min 12 sec)
Heartbeat CPU 0 instructions: 70000000 cycles: 63649790 heartbeat IPC: 0.786 cumulative IPC: 0.784 (Simulation time: 00 hr 05 min 07 sec)
Heartbeat CPU 0 instructions: 80000000 cycles: 76772704 heartbeat IPC: 0.762 cumulative IPC: 0.7799 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 90000002 cycles: 89482790 heartbeat IPC: 0.7868 cumulative IPC: 0.7809 (Simulation time: 00 hr 07 min 00 sec)
Heartbeat CPU 0 instructions: 100000002 cycles: 102453080 heartbeat IPC: 0.771 cumulative IPC: 0.7796 (Simulation time: 00 hr 07 min 56 sec)
*** Reached end of trace: (0, "../traces/secret_traces/srv/srv108.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000004 cycles: 115360970 heartbeat IPC: 0.7747 cumulative IPC: 0.779 (Simulation time: 00 hr 08 min 52 sec)
Heartbeat CPU 0 instructions: 120000002 cycles: 128189603 heartbeat IPC: 0.7795 cumulative IPC: 0.7791 (Simulation time: 00 hr 09 min 48 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 128595872 cumulative IPC: 0.7776 (Simulation time: 00 hr 10 min 17 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 128595872 cumulative IPC: 0.7776 (Simulation time: 00 hr 10 min 17 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/secret_traces/srv/srv108.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.7776 instructions: 100000000 cycles: 128595872
CPU 0 Branch Prediction Accuracy: 80.33% MPKI: 36.68 Average ROB Occupancy at Mispredict: 5.208
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0974
BRANCH_INDIRECT: 26.1
BRANCH_CONDITIONAL: 8.58
BRANCH_DIRECT_CALL: 0.1
BRANCH_INDIRECT_CALL: 1.75
BRANCH_RETURN: 0.103

L1D TOTAL        ACCESS:   30864506 HIT:   29324516 MISS:    1539990
L1D LOAD         ACCESS:   18413950 HIT:   17226876 MISS:    1187074
L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1D WRITE        ACCESS:   12444317 HIT:   12097579 MISS:     346738
L1D TRANSLATION  ACCESS:       6239 HIT:         61 MISS:       6178
L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1D AVERAGE MISS LATENCY: 15.83 cycles
L1I TOTAL        ACCESS:   13525435 HIT:    4669713 MISS:    8855722
L1I LOAD         ACCESS:   13525435 HIT:    4669713 MISS:    8855722
L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L1I AVERAGE MISS LATENCY: 7.253 cycles
L2C TOTAL        ACCESS:    8122227 HIT:    7715306 MISS:     406921
L2C LOAD         ACCESS:    7584132 HIT:    7252515 MISS:     331617
L2C RFO          ACCESS:     145490 HIT:     102825 MISS:      42665
L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
L2C WRITE        ACCESS:     386429 HIT:     358511 MISS:      27918
L2C TRANSLATION  ACCESS:       6176 HIT:       1455 MISS:       4721
L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
L2C AVERAGE MISS LATENCY: 40.99 cycles
LLC TOTAL        ACCESS:     546609 HIT:     483801 MISS:      62808
LLC LOAD         ACCESS:     331617 HIT:     287998 MISS:      43619
LLC RFO          ACCESS:      42665 HIT:      33839 MISS:       8826
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     167606 HIT:     158767 MISS:       8839
LLC TRANSLATION  ACCESS:       4721 HIT:       3197 MISS:       1524
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 143.9 cycles
cpu0_DTLB TOTAL        ACCESS:   24293978 HIT:   23244591 MISS:    1049387
cpu0_DTLB LOAD         ACCESS:   24293978 HIT:   23244591 MISS:    1049387
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.438 cycles
cpu0_ITLB TOTAL        ACCESS:   11922420 HIT:    9671683 MISS:    2250737
cpu0_ITLB LOAD         ACCESS:   11922420 HIT:    9671683 MISS:    2250737
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.453 cycles
cpu0_STLB TOTAL        ACCESS:    1807184 HIT:    1801173 MISS:       6011
cpu0_STLB LOAD         ACCESS:    1807184 HIT:    1801173 MISS:       6011
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 89.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6358
  ROW_BUFFER_MISS:      47593
 AVG DBUS CONGESTED CYCLE: 3.889
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       3382
  FULL:      18814
