\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_g_p_i_o___type_def}{}\label{struct_g_p_i_o___type_def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}{MODER}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}{OTYPER}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}{OSPEEDR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}{PUPDR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}{IDR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}{ODR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}{BSRRL}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}{BSRRH}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}{LCKR}}
\item 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}{AFR}} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00649}{649}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!AFR@{AFR}}
\index{AFR@{AFR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a2245603433e102f0fd8a85f7de020755} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+AFR\mbox{[}2\mbox{]}}

GPIO alternate function registers, Address offset\+: 0x20-\/0x24 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00660}{660}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRRH@{BSRRH}}
\index{BSRRH@{BSRRH}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRRH}{BSRRH}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_ad4b5f8bc936e26e3980686d2aba9d882} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BSRRH}

GPIO port bit set/reset high register, Address offset\+: 0x1A ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00658}{658}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRRL@{BSRRL}}
\index{BSRRL@{BSRRL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRRL}{BSRRL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_ad2528bbb921532be8116534651b1faee} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+BSRRL}

GPIO port bit set/reset low register, Address offset\+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00657}{657}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_acf11156409414ad8841bb0b62959ee96} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+IDR}

GPIO port input data register, Address offset\+: 0x10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a95a59d4b1d52be521f3246028be32f3e} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+LCKR}

GPIO port configuration lock register, Address offset\+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00659}{659}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!MODER@{MODER}}
\index{MODER@{MODER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_ac2505d096b6b650f1647b8e0ff8b196b} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+MODER}

GPIO port mode register, Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00651}{651}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a6fb78f4a978a36032cdeac93ac3c9c8b} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+ODR}

GPIO port output data register, Address offset\+: 0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00656}{656}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a0d233d720f18ae2050f9131fa6faf7c6} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+OSPEEDR}

GPIO port output speed register, Address offset\+: 0x08 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00653}{653}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a910885e4d881c3a459dd11640237107f} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+OTYPER}

GPIO port output type register, Address offset\+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00652}{652}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.

\Hypertarget{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e}\index{GPIO\_TypeDef@{GPIO\_TypeDef}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___type_def_a44ada3bfbe891e2efc1e06bda4c8014e} 
\mbox{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t GPIO\+\_\+\+Type\+Def\+::\+PUPDR}

GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f4xx_8h_source_l00654}{654}} of file \mbox{\hyperlink{stm32f4xx_8h_source}{stm32f4xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Core/\+Inc/\mbox{\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}}\end{DoxyCompactItemize}
