Found cl_data->platform: Xilinx
Device Nums: 1
Device Name: xilinx_u200_xdma_201830_2
Loading: 'accelerator.hw_emu.xclbin'
Device Nums: 1
Device Name: xilinx_u200_xdma_201830_2
Loading: 'accelerator.hw_emu.xclbin'
INFO: [HW-EMU 01] Hardware emulation runs simulation underneath. Using a large data set will result in long simulation times. It is recommended that a small dataset is used for faster execution. The flow uses approximate models for DDR memory and interconnect and hence the performance data generated is approximate.
run HW emu testcase
=>MaxPool Layer Info
 =>C    : 16
 =>WH   : 8
 =>WH in: 16
 =>RS   : 2
 =>Strid: 2
 =>Padd : 0
=>Kernel time (ms): 	22002.915643
=>Run complete, No errors!
Test layer latency(ms): 22002.915643
INFO::[ Vitis-EM 22 ] [Time elapsed: 0 minute(s) 39 seconds, Emulation time: 0.133808 ms]
Data transfer between kernel(s) and global memory(s)
maxPool_1:m_axi_gmem5-DDR[2]          RD = 4.000 KB               WR = 0.000 KB        
maxPool_1:m_axi_gmem6-DDR[2]          RD = 0.000 KB               WR = 2.000 KB        
maxPool_1:m_axi_gmem7-DDR[2]          RD = 0.000 KB               WR = 8.000 KB        

INFO: [HW-EMU 06-0] Waiting for the simulator process to exit
INFO: [HW-EMU 06-1] All the simulator processes exited successfully
End test
