$date
	Tue Mar 11 09:32:19 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! out_m $end
$var wire 4 " out_d [3:0] $end
$var reg 1 # en $end
$var reg 1 $ in_a $end
$var reg 1 % in_b $end
$var reg 1 & sel $end
$var integer 32 ' seed [31:0] $end
$scope module d1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 # en $end
$var wire 4 ( out [3:0] $end
$upscope $end
$scope module m1 $end
$var wire 1 $ a $end
$var wire 1 % b $end
$var wire 1 ! out $end
$var wire 1 & sel $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b11000011110100100110000111010101 '
0&
0%
0$
0#
b0 "
0!
$end
#10000
1!
b1000 "
b1000 (
1#
1&
1%
1$
b1 )
#20000
1!
0&
b10 )
#30000
0!
b100 "
b100 (
1&
0%
b11 )
#40000
b10 "
b10 (
0&
1%
0$
b100 )
#50000
1!
b0 "
b0 (
0#
1&
b101 )
#60000
1!
0&
0%
1$
b110 )
#70000
0!
b100 "
b100 (
1#
1&
b111 )
#80000
1!
b0 "
b0 (
0#
0&
1%
b1000 )
#90000
0!
1&
0%
0$
b1001 )
#100000
1!
b1000 "
b1000 (
1#
1%
1$
b1010 )
#110000
b1011 )
