<profile>

<section name = "Vivado HLS Report for 'readWriteConverterOffset'" level="0">
<item name = "Date">Thu Aug 26 19:00:57 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">readWriteConverterOffset_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">kintexu</item>
<item name = "Target device">xcku040-ffva1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66, 3.423, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 2, 2, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 303</column>
<column name="FIFO">0, -, 35, 164</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 285</column>
<column name="Register">-, -, 245, -</column>
<specialColumn name="Available">1200, 1920, 484800, 242400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="aggregateMemCmdType_s_0_fifo_U">0, 7, 20, 16, 1, 16</column>
<column name="memReadCmd_V_address_fifo_U">0, 7, 48, 16, 32, 512</column>
<column name="memReadCmd_V_count_V_fifo_U">0, 7, 24, 16, 8, 128</column>
<column name="memWriteCmd_V_addres_fifo_U">0, 7, 48, 16, 32, 512</column>
<column name="memWriteCmd_V_count_s_fifo_U">0, 7, 24, 16, 8, 128</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="convertedAddress_V_2_fu_794_p2">+, 0, 0, 39, 20, 32</column>
<column name="convertedAddress_V_fu_838_p2">+, 0, 0, 39, 20, 32</column>
<column name="ret_V_fu_865_p2">+, 0, 0, 16, 9, 2</column>
<column name="tmp_10_fu_800_p2">+, 0, 0, 23, 1, 16</column>
<column name="tmp_12_fu_989_p2">+, 0, 0, 12, 1, 4</column>
<column name="tmp_13_fu_889_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp_17_fu_1036_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp_18_fu_1049_p2">+, 0, 0, 23, 16, 1</column>
<column name="tmp_9_fu_948_p2">+, 0, 0, 12, 1, 4</column>
<column name="ap_condition_164">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_179">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_186">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_317">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_91">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op125_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op134_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op140_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op150_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op183_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op98_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="demorgan_fu_818_p2">and, 0, 0, 2, 1, 1</column>
<column name="memReadCmd_V_address0_status">and, 0, 0, 2, 1, 1</column>
<column name="memReadCmd_V_address1_status">and, 0, 0, 2, 1, 1</column>
<column name="memWriteCmd_V_addres0_status">and, 0, 0, 2, 1, 1</column>
<column name="memWriteCmd_V_addres1_status">and, 0, 0, 2, 1, 1</column>
<column name="tmp_11_fu_883_p2">icmp, 0, 0, 20, 17, 17</column>
<column name="tmp_s_fu_812_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op176_read_state2">or, 0, 0, 2, 1, 1</column>
<column name="dmRdAddrPostedCount_3_fu_1055_p2">or, 0, 0, 2, 1, 1</column>
<column name="dmRdAddrPostedCount_4_fu_1060_p3">select, 0, 0, 16, 1, 16</column>
<column name="storemerge1_cast_cas_fu_1017_p3">select, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="aggregateMemCmdType_s_0_din">15, 3, 1, 3</column>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_phi_mux_dmRdAddrPostedCount_2_phi_fu_708_p18">15, 3, 16, 48</column>
<column name="ap_phi_mux_dmRdStatusCount_V_fl_1_phi_fu_732_p4">15, 3, 1, 3</column>
<column name="ap_phi_mux_dmRdStatusCount_V_fl_phi_fu_652_p18">15, 3, 1, 3</column>
<column name="ap_phi_mux_dmRdStatusCount_V_lo_1_phi_fu_684_p18">15, 3, 16, 48</column>
<column name="ap_phi_mux_dmRdStatusCount_V_ne_phi_fu_743_p4">15, 3, 16, 48</column>
<column name="ap_phi_mux_storemerge_phi_fu_630_p4">15, 3, 16, 48</column>
<column name="ap_phi_mux_tmp_last_V_phi_fu_640_p4">15, 3, 1, 3</column>
<column name="dmRdAddrPostedCount_2_reg_705">15, 3, 16, 48</column>
<column name="dmRdCmdCount_V">9, 2, 16, 32</column>
<column name="dmRdCmd_V_blk_n">9, 2, 1, 2</column>
<column name="dmRdData_V_blk_n">9, 2, 1, 2</column>
<column name="dmRdStatusCount_V_lo_1_reg_681">15, 3, 16, 48</column>
<column name="dmRdStatus_V_V_blk_n">9, 2, 1, 2</column>
<column name="dmWrCmd_V_blk_n">9, 2, 1, 2</column>
<column name="dmWrData_V_blk_n">9, 2, 1, 2</column>
<column name="dmWrStatus_V_V_blk_n">9, 2, 1, 2</column>
<column name="memRdCmd_V_blk_n">9, 2, 1, 2</column>
<column name="memRdData_V_V_blk_n">9, 2, 1, 2</column>
<column name="memWrCmd_V_blk_n">9, 2, 1, 2</column>
<column name="memWrData_V_V_blk_n">9, 2, 1, 2</column>
<column name="readWriteConverterSt">21, 4, 3, 12</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="byteCount_V">16, 0, 16, 0</column>
<column name="convertedAddress_V_2_reg_1169">26, 0, 32, 6</column>
<column name="convertedAddress_V_reg_1191">26, 0, 32, 6</column>
<column name="demorgan_reg_1182">1, 0, 1, 0</column>
<column name="dmRdAddrPostedCount_1_reg_1132">16, 0, 16, 0</column>
<column name="dmRdAddrPostedCount_2_reg_705">16, 0, 16, 0</column>
<column name="dmRdAddrPostedCount_s">16, 0, 16, 0</column>
<column name="dmRdAddrPosted_V_rea_reg_1105">1, 0, 1, 0</column>
<column name="dmRdCmdCount_V">16, 0, 16, 0</column>
<column name="dmRdStatusCount_V">16, 0, 16, 0</column>
<column name="dmRdStatusCount_V_fl_reg_648">1, 0, 1, 0</column>
<column name="dmRdStatusCount_V_lo_1_reg_681">16, 0, 16, 0</column>
<column name="dmRdStatusCount_V_lo_reg_1115">16, 0, 16, 0</column>
<column name="lastReadCmd">1, 0, 1, 0</column>
<column name="noOfBytesToWrite_V">8, 0, 8, 0</column>
<column name="noOfBytesToWrite_V_l_reg_1127">8, 0, 8, 0</column>
<column name="rdTagCounter_V">4, 0, 4, 0</column>
<column name="readCmd">1, 0, 1, 0</column>
<column name="readWriteConverterSt">3, 0, 3, 0</column>
<column name="readWriteConverterSt_1_reg_1111">3, 0, 3, 0</column>
<column name="tmp_14_reg_1200">1, 0, 1, 0</column>
<column name="tmp_15_reg_1204">1, 0, 1, 0</column>
<column name="tmp_16_reg_1208">1, 0, 1, 0</column>
<column name="tmp_19_reg_1212">1, 0, 1, 0</column>
<column name="tmp_1_reg_1174">1, 0, 1, 0</column>
<column name="tmp_2_reg_1156">1, 0, 1, 0</column>
<column name="tmp_3_reg_1148">1, 0, 1, 0</column>
<column name="tmp_4_reg_1144">1, 0, 1, 0</column>
<column name="tmp_6_reg_1178">1, 0, 1, 0</column>
<column name="tmp_7_reg_1160">1, 0, 1, 0</column>
<column name="tmp_8_reg_1152">1, 0, 1, 0</column>
<column name="tmp_count_V_1_reg_1186">8, 0, 8, 0</column>
<column name="tmp_count_V_reg_1164">8, 0, 8, 0</column>
<column name="tmp_reg_1196">1, 0, 1, 0</column>
<column name="wrTagCounter_V">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, readWriteConverterOffset, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, readWriteConverterOffset, return value</column>
<column name="memWrCmd_V_dout">in, 40, ap_fifo, memWrCmd_V, pointer</column>
<column name="memWrCmd_V_empty_n">in, 1, ap_fifo, memWrCmd_V, pointer</column>
<column name="memWrCmd_V_read">out, 1, ap_fifo, memWrCmd_V, pointer</column>
<column name="memWrData_V_V_dout">in, 512, ap_fifo, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_empty_n">in, 1, ap_fifo, memWrData_V_V, pointer</column>
<column name="memWrData_V_V_read">out, 1, ap_fifo, memWrData_V_V, pointer</column>
<column name="dmWrCmd_V_din">out, 72, ap_fifo, dmWrCmd_V, pointer</column>
<column name="dmWrCmd_V_full_n">in, 1, ap_fifo, dmWrCmd_V, pointer</column>
<column name="dmWrCmd_V_write">out, 1, ap_fifo, dmWrCmd_V, pointer</column>
<column name="dmWrData_V_din">out, 577, ap_fifo, dmWrData_V, pointer</column>
<column name="dmWrData_V_full_n">in, 1, ap_fifo, dmWrData_V, pointer</column>
<column name="dmWrData_V_write">out, 1, ap_fifo, dmWrData_V, pointer</column>
<column name="dmWrStatus_V_V_dout">in, 8, ap_fifo, dmWrStatus_V_V, pointer</column>
<column name="dmWrStatus_V_V_empty_n">in, 1, ap_fifo, dmWrStatus_V_V, pointer</column>
<column name="dmWrStatus_V_V_read">out, 1, ap_fifo, dmWrStatus_V_V, pointer</column>
<column name="memRdCmd_V_dout">in, 40, ap_fifo, memRdCmd_V, pointer</column>
<column name="memRdCmd_V_empty_n">in, 1, ap_fifo, memRdCmd_V, pointer</column>
<column name="memRdCmd_V_read">out, 1, ap_fifo, memRdCmd_V, pointer</column>
<column name="memRdData_V_V_din">out, 512, ap_fifo, memRdData_V_V, pointer</column>
<column name="memRdData_V_V_full_n">in, 1, ap_fifo, memRdData_V_V, pointer</column>
<column name="memRdData_V_V_write">out, 1, ap_fifo, memRdData_V_V, pointer</column>
<column name="dmRdCmd_V_din">out, 72, ap_fifo, dmRdCmd_V, pointer</column>
<column name="dmRdCmd_V_full_n">in, 1, ap_fifo, dmRdCmd_V, pointer</column>
<column name="dmRdCmd_V_write">out, 1, ap_fifo, dmRdCmd_V, pointer</column>
<column name="dmRdData_V_dout">in, 577, ap_fifo, dmRdData_V, pointer</column>
<column name="dmRdData_V_empty_n">in, 1, ap_fifo, dmRdData_V, pointer</column>
<column name="dmRdData_V_read">out, 1, ap_fifo, dmRdData_V, pointer</column>
<column name="dmRdStatus_V_V_dout">in, 8, ap_fifo, dmRdStatus_V_V, pointer</column>
<column name="dmRdStatus_V_V_empty_n">in, 1, ap_fifo, dmRdStatus_V_V, pointer</column>
<column name="dmRdStatus_V_V_read">out, 1, ap_fifo, dmRdStatus_V_V, pointer</column>
<column name="dmRdAddrPosted_V">in, 1, ap_none, dmRdAddrPosted_V, scalar</column>
<column name="dmWrAddrPosted_V">in, 1, ap_none, dmWrAddrPosted_V, scalar</column>
</table>
</item>
</section>
</profile>
