// Seed: 1874928245
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_8  = -1'h0;
  assign id_16 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  initial if (id_11) id_2 <= id_11;
  wire id_16, id_17;
  wire id_18;
  and primCall (
      id_3,
      id_10,
      id_16,
      id_4,
      id_17,
      id_18,
      id_8,
      id_6,
      id_1,
      id_12,
      id_5,
      id_7,
      id_15,
      id_14,
      id_11
  );
  module_0 modCall_1 (
      id_4,
      id_17,
      id_18,
      id_4,
      id_4,
      id_3,
      id_4,
      id_18,
      id_12,
      id_18,
      id_5,
      id_16,
      id_16,
      id_7,
      id_4,
      id_13,
      id_3
  );
  assign id_3 = 1'd0;
endmodule
