
BlackPillRemastered.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007118  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008bc  080072b8  080072b8  000172b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007b74  08007b74  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08007b74  08007b74  00017b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007b7c  08007b7c  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007b7c  08007b7c  00017b7c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007b80  08007b80  00017b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08007b84  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000064c  20000088  08007c0c  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006d4  08007c0c  000206d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f604  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002456  00000000  00000000  0002f6bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001010  00000000  00000000  00031b18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f10  00000000  00000000  00032b28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017727  00000000  00000000  00033a38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011c98  00000000  00000000  0004b15f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008f159  00000000  00000000  0005cdf7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ebf50  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004800  00000000  00000000  000ebfa0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000088 	.word	0x20000088
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080072a0 	.word	0x080072a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000008c 	.word	0x2000008c
 80001dc:	080072a0 	.word	0x080072a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__aeabi_d2f>:
 800084c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000850:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000854:	bf24      	itt	cs
 8000856:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800085a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800085e:	d90d      	bls.n	800087c <__aeabi_d2f+0x30>
 8000860:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000864:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000868:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800086c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000870:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000874:	bf08      	it	eq
 8000876:	f020 0001 	biceq.w	r0, r0, #1
 800087a:	4770      	bx	lr
 800087c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000880:	d121      	bne.n	80008c6 <__aeabi_d2f+0x7a>
 8000882:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000886:	bfbc      	itt	lt
 8000888:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800088c:	4770      	bxlt	lr
 800088e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000892:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000896:	f1c2 0218 	rsb	r2, r2, #24
 800089a:	f1c2 0c20 	rsb	ip, r2, #32
 800089e:	fa10 f30c 	lsls.w	r3, r0, ip
 80008a2:	fa20 f002 	lsr.w	r0, r0, r2
 80008a6:	bf18      	it	ne
 80008a8:	f040 0001 	orrne.w	r0, r0, #1
 80008ac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008b0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80008b4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80008b8:	ea40 000c 	orr.w	r0, r0, ip
 80008bc:	fa23 f302 	lsr.w	r3, r3, r2
 80008c0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80008c4:	e7cc      	b.n	8000860 <__aeabi_d2f+0x14>
 80008c6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80008ca:	d107      	bne.n	80008dc <__aeabi_d2f+0x90>
 80008cc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80008d0:	bf1e      	ittt	ne
 80008d2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80008d6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80008da:	4770      	bxne	lr
 80008dc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80008e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80008e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80008e8:	4770      	bx	lr
 80008ea:	bf00      	nop

080008ec <__aeabi_uldivmod>:
 80008ec:	b953      	cbnz	r3, 8000904 <__aeabi_uldivmod+0x18>
 80008ee:	b94a      	cbnz	r2, 8000904 <__aeabi_uldivmod+0x18>
 80008f0:	2900      	cmp	r1, #0
 80008f2:	bf08      	it	eq
 80008f4:	2800      	cmpeq	r0, #0
 80008f6:	bf1c      	itt	ne
 80008f8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80008fc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000900:	f000 b974 	b.w	8000bec <__aeabi_idiv0>
 8000904:	f1ad 0c08 	sub.w	ip, sp, #8
 8000908:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800090c:	f000 f806 	bl	800091c <__udivmoddi4>
 8000910:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000914:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000918:	b004      	add	sp, #16
 800091a:	4770      	bx	lr

0800091c <__udivmoddi4>:
 800091c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000920:	9d08      	ldr	r5, [sp, #32]
 8000922:	4604      	mov	r4, r0
 8000924:	468e      	mov	lr, r1
 8000926:	2b00      	cmp	r3, #0
 8000928:	d14d      	bne.n	80009c6 <__udivmoddi4+0xaa>
 800092a:	428a      	cmp	r2, r1
 800092c:	4694      	mov	ip, r2
 800092e:	d969      	bls.n	8000a04 <__udivmoddi4+0xe8>
 8000930:	fab2 f282 	clz	r2, r2
 8000934:	b152      	cbz	r2, 800094c <__udivmoddi4+0x30>
 8000936:	fa01 f302 	lsl.w	r3, r1, r2
 800093a:	f1c2 0120 	rsb	r1, r2, #32
 800093e:	fa20 f101 	lsr.w	r1, r0, r1
 8000942:	fa0c fc02 	lsl.w	ip, ip, r2
 8000946:	ea41 0e03 	orr.w	lr, r1, r3
 800094a:	4094      	lsls	r4, r2
 800094c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000950:	0c21      	lsrs	r1, r4, #16
 8000952:	fbbe f6f8 	udiv	r6, lr, r8
 8000956:	fa1f f78c 	uxth.w	r7, ip
 800095a:	fb08 e316 	mls	r3, r8, r6, lr
 800095e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000962:	fb06 f107 	mul.w	r1, r6, r7
 8000966:	4299      	cmp	r1, r3
 8000968:	d90a      	bls.n	8000980 <__udivmoddi4+0x64>
 800096a:	eb1c 0303 	adds.w	r3, ip, r3
 800096e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000972:	f080 811f 	bcs.w	8000bb4 <__udivmoddi4+0x298>
 8000976:	4299      	cmp	r1, r3
 8000978:	f240 811c 	bls.w	8000bb4 <__udivmoddi4+0x298>
 800097c:	3e02      	subs	r6, #2
 800097e:	4463      	add	r3, ip
 8000980:	1a5b      	subs	r3, r3, r1
 8000982:	b2a4      	uxth	r4, r4
 8000984:	fbb3 f0f8 	udiv	r0, r3, r8
 8000988:	fb08 3310 	mls	r3, r8, r0, r3
 800098c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000990:	fb00 f707 	mul.w	r7, r0, r7
 8000994:	42a7      	cmp	r7, r4
 8000996:	d90a      	bls.n	80009ae <__udivmoddi4+0x92>
 8000998:	eb1c 0404 	adds.w	r4, ip, r4
 800099c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80009a0:	f080 810a 	bcs.w	8000bb8 <__udivmoddi4+0x29c>
 80009a4:	42a7      	cmp	r7, r4
 80009a6:	f240 8107 	bls.w	8000bb8 <__udivmoddi4+0x29c>
 80009aa:	4464      	add	r4, ip
 80009ac:	3802      	subs	r0, #2
 80009ae:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009b2:	1be4      	subs	r4, r4, r7
 80009b4:	2600      	movs	r6, #0
 80009b6:	b11d      	cbz	r5, 80009c0 <__udivmoddi4+0xa4>
 80009b8:	40d4      	lsrs	r4, r2
 80009ba:	2300      	movs	r3, #0
 80009bc:	e9c5 4300 	strd	r4, r3, [r5]
 80009c0:	4631      	mov	r1, r6
 80009c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009c6:	428b      	cmp	r3, r1
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0xc2>
 80009ca:	2d00      	cmp	r5, #0
 80009cc:	f000 80ef 	beq.w	8000bae <__udivmoddi4+0x292>
 80009d0:	2600      	movs	r6, #0
 80009d2:	e9c5 0100 	strd	r0, r1, [r5]
 80009d6:	4630      	mov	r0, r6
 80009d8:	4631      	mov	r1, r6
 80009da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009de:	fab3 f683 	clz	r6, r3
 80009e2:	2e00      	cmp	r6, #0
 80009e4:	d14a      	bne.n	8000a7c <__udivmoddi4+0x160>
 80009e6:	428b      	cmp	r3, r1
 80009e8:	d302      	bcc.n	80009f0 <__udivmoddi4+0xd4>
 80009ea:	4282      	cmp	r2, r0
 80009ec:	f200 80f9 	bhi.w	8000be2 <__udivmoddi4+0x2c6>
 80009f0:	1a84      	subs	r4, r0, r2
 80009f2:	eb61 0303 	sbc.w	r3, r1, r3
 80009f6:	2001      	movs	r0, #1
 80009f8:	469e      	mov	lr, r3
 80009fa:	2d00      	cmp	r5, #0
 80009fc:	d0e0      	beq.n	80009c0 <__udivmoddi4+0xa4>
 80009fe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000a02:	e7dd      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000a04:	b902      	cbnz	r2, 8000a08 <__udivmoddi4+0xec>
 8000a06:	deff      	udf	#255	; 0xff
 8000a08:	fab2 f282 	clz	r2, r2
 8000a0c:	2a00      	cmp	r2, #0
 8000a0e:	f040 8092 	bne.w	8000b36 <__udivmoddi4+0x21a>
 8000a12:	eba1 010c 	sub.w	r1, r1, ip
 8000a16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a1a:	fa1f fe8c 	uxth.w	lr, ip
 8000a1e:	2601      	movs	r6, #1
 8000a20:	0c20      	lsrs	r0, r4, #16
 8000a22:	fbb1 f3f7 	udiv	r3, r1, r7
 8000a26:	fb07 1113 	mls	r1, r7, r3, r1
 8000a2a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000a2e:	fb0e f003 	mul.w	r0, lr, r3
 8000a32:	4288      	cmp	r0, r1
 8000a34:	d908      	bls.n	8000a48 <__udivmoddi4+0x12c>
 8000a36:	eb1c 0101 	adds.w	r1, ip, r1
 8000a3a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000a3e:	d202      	bcs.n	8000a46 <__udivmoddi4+0x12a>
 8000a40:	4288      	cmp	r0, r1
 8000a42:	f200 80cb 	bhi.w	8000bdc <__udivmoddi4+0x2c0>
 8000a46:	4643      	mov	r3, r8
 8000a48:	1a09      	subs	r1, r1, r0
 8000a4a:	b2a4      	uxth	r4, r4
 8000a4c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000a50:	fb07 1110 	mls	r1, r7, r0, r1
 8000a54:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000a58:	fb0e fe00 	mul.w	lr, lr, r0
 8000a5c:	45a6      	cmp	lr, r4
 8000a5e:	d908      	bls.n	8000a72 <__udivmoddi4+0x156>
 8000a60:	eb1c 0404 	adds.w	r4, ip, r4
 8000a64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000a68:	d202      	bcs.n	8000a70 <__udivmoddi4+0x154>
 8000a6a:	45a6      	cmp	lr, r4
 8000a6c:	f200 80bb 	bhi.w	8000be6 <__udivmoddi4+0x2ca>
 8000a70:	4608      	mov	r0, r1
 8000a72:	eba4 040e 	sub.w	r4, r4, lr
 8000a76:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000a7a:	e79c      	b.n	80009b6 <__udivmoddi4+0x9a>
 8000a7c:	f1c6 0720 	rsb	r7, r6, #32
 8000a80:	40b3      	lsls	r3, r6
 8000a82:	fa22 fc07 	lsr.w	ip, r2, r7
 8000a86:	ea4c 0c03 	orr.w	ip, ip, r3
 8000a8a:	fa20 f407 	lsr.w	r4, r0, r7
 8000a8e:	fa01 f306 	lsl.w	r3, r1, r6
 8000a92:	431c      	orrs	r4, r3
 8000a94:	40f9      	lsrs	r1, r7
 8000a96:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000a9a:	fa00 f306 	lsl.w	r3, r0, r6
 8000a9e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000aa2:	0c20      	lsrs	r0, r4, #16
 8000aa4:	fa1f fe8c 	uxth.w	lr, ip
 8000aa8:	fb09 1118 	mls	r1, r9, r8, r1
 8000aac:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ab0:	fb08 f00e 	mul.w	r0, r8, lr
 8000ab4:	4288      	cmp	r0, r1
 8000ab6:	fa02 f206 	lsl.w	r2, r2, r6
 8000aba:	d90b      	bls.n	8000ad4 <__udivmoddi4+0x1b8>
 8000abc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ac0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000ac4:	f080 8088 	bcs.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ac8:	4288      	cmp	r0, r1
 8000aca:	f240 8085 	bls.w	8000bd8 <__udivmoddi4+0x2bc>
 8000ace:	f1a8 0802 	sub.w	r8, r8, #2
 8000ad2:	4461      	add	r1, ip
 8000ad4:	1a09      	subs	r1, r1, r0
 8000ad6:	b2a4      	uxth	r4, r4
 8000ad8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000adc:	fb09 1110 	mls	r1, r9, r0, r1
 8000ae0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000ae4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ae8:	458e      	cmp	lr, r1
 8000aea:	d908      	bls.n	8000afe <__udivmoddi4+0x1e2>
 8000aec:	eb1c 0101 	adds.w	r1, ip, r1
 8000af0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000af4:	d26c      	bcs.n	8000bd0 <__udivmoddi4+0x2b4>
 8000af6:	458e      	cmp	lr, r1
 8000af8:	d96a      	bls.n	8000bd0 <__udivmoddi4+0x2b4>
 8000afa:	3802      	subs	r0, #2
 8000afc:	4461      	add	r1, ip
 8000afe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000b02:	fba0 9402 	umull	r9, r4, r0, r2
 8000b06:	eba1 010e 	sub.w	r1, r1, lr
 8000b0a:	42a1      	cmp	r1, r4
 8000b0c:	46c8      	mov	r8, r9
 8000b0e:	46a6      	mov	lr, r4
 8000b10:	d356      	bcc.n	8000bc0 <__udivmoddi4+0x2a4>
 8000b12:	d053      	beq.n	8000bbc <__udivmoddi4+0x2a0>
 8000b14:	b15d      	cbz	r5, 8000b2e <__udivmoddi4+0x212>
 8000b16:	ebb3 0208 	subs.w	r2, r3, r8
 8000b1a:	eb61 010e 	sbc.w	r1, r1, lr
 8000b1e:	fa01 f707 	lsl.w	r7, r1, r7
 8000b22:	fa22 f306 	lsr.w	r3, r2, r6
 8000b26:	40f1      	lsrs	r1, r6
 8000b28:	431f      	orrs	r7, r3
 8000b2a:	e9c5 7100 	strd	r7, r1, [r5]
 8000b2e:	2600      	movs	r6, #0
 8000b30:	4631      	mov	r1, r6
 8000b32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b36:	f1c2 0320 	rsb	r3, r2, #32
 8000b3a:	40d8      	lsrs	r0, r3
 8000b3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000b40:	fa21 f303 	lsr.w	r3, r1, r3
 8000b44:	4091      	lsls	r1, r2
 8000b46:	4301      	orrs	r1, r0
 8000b48:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000b4c:	fa1f fe8c 	uxth.w	lr, ip
 8000b50:	fbb3 f0f7 	udiv	r0, r3, r7
 8000b54:	fb07 3610 	mls	r6, r7, r0, r3
 8000b58:	0c0b      	lsrs	r3, r1, #16
 8000b5a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000b5e:	fb00 f60e 	mul.w	r6, r0, lr
 8000b62:	429e      	cmp	r6, r3
 8000b64:	fa04 f402 	lsl.w	r4, r4, r2
 8000b68:	d908      	bls.n	8000b7c <__udivmoddi4+0x260>
 8000b6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000b6e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000b72:	d22f      	bcs.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b74:	429e      	cmp	r6, r3
 8000b76:	d92d      	bls.n	8000bd4 <__udivmoddi4+0x2b8>
 8000b78:	3802      	subs	r0, #2
 8000b7a:	4463      	add	r3, ip
 8000b7c:	1b9b      	subs	r3, r3, r6
 8000b7e:	b289      	uxth	r1, r1
 8000b80:	fbb3 f6f7 	udiv	r6, r3, r7
 8000b84:	fb07 3316 	mls	r3, r7, r6, r3
 8000b88:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b8c:	fb06 f30e 	mul.w	r3, r6, lr
 8000b90:	428b      	cmp	r3, r1
 8000b92:	d908      	bls.n	8000ba6 <__udivmoddi4+0x28a>
 8000b94:	eb1c 0101 	adds.w	r1, ip, r1
 8000b98:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000b9c:	d216      	bcs.n	8000bcc <__udivmoddi4+0x2b0>
 8000b9e:	428b      	cmp	r3, r1
 8000ba0:	d914      	bls.n	8000bcc <__udivmoddi4+0x2b0>
 8000ba2:	3e02      	subs	r6, #2
 8000ba4:	4461      	add	r1, ip
 8000ba6:	1ac9      	subs	r1, r1, r3
 8000ba8:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000bac:	e738      	b.n	8000a20 <__udivmoddi4+0x104>
 8000bae:	462e      	mov	r6, r5
 8000bb0:	4628      	mov	r0, r5
 8000bb2:	e705      	b.n	80009c0 <__udivmoddi4+0xa4>
 8000bb4:	4606      	mov	r6, r0
 8000bb6:	e6e3      	b.n	8000980 <__udivmoddi4+0x64>
 8000bb8:	4618      	mov	r0, r3
 8000bba:	e6f8      	b.n	80009ae <__udivmoddi4+0x92>
 8000bbc:	454b      	cmp	r3, r9
 8000bbe:	d2a9      	bcs.n	8000b14 <__udivmoddi4+0x1f8>
 8000bc0:	ebb9 0802 	subs.w	r8, r9, r2
 8000bc4:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000bc8:	3801      	subs	r0, #1
 8000bca:	e7a3      	b.n	8000b14 <__udivmoddi4+0x1f8>
 8000bcc:	4646      	mov	r6, r8
 8000bce:	e7ea      	b.n	8000ba6 <__udivmoddi4+0x28a>
 8000bd0:	4620      	mov	r0, r4
 8000bd2:	e794      	b.n	8000afe <__udivmoddi4+0x1e2>
 8000bd4:	4640      	mov	r0, r8
 8000bd6:	e7d1      	b.n	8000b7c <__udivmoddi4+0x260>
 8000bd8:	46d0      	mov	r8, sl
 8000bda:	e77b      	b.n	8000ad4 <__udivmoddi4+0x1b8>
 8000bdc:	3b02      	subs	r3, #2
 8000bde:	4461      	add	r1, ip
 8000be0:	e732      	b.n	8000a48 <__udivmoddi4+0x12c>
 8000be2:	4630      	mov	r0, r6
 8000be4:	e709      	b.n	80009fa <__udivmoddi4+0xde>
 8000be6:	4464      	add	r4, ip
 8000be8:	3802      	subs	r0, #2
 8000bea:	e742      	b.n	8000a72 <__udivmoddi4+0x156>

08000bec <__aeabi_idiv0>:
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <draw_init>:
#define GRAPH_WIDTH SSD1306_WIDTH
#define HEIGHT SSD1306_HEIGHT

uint8_t heights[XN];

void draw_init(){
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	SSD1306_Init();
 8000bf4:	f001 fb06 	bl	8002204 <SSD1306_Init>
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}

08000bfc <draw_fill>:

void draw_fill(int color){
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	SSD1306_Fill(color);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	b2db      	uxtb	r3, r3
 8000c08:	4618      	mov	r0, r3
 8000c0a:	f001 fbf1 	bl	80023f0 <SSD1306_Fill>
}
 8000c0e:	bf00      	nop
 8000c10:	3708      	adds	r7, #8
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}

08000c16 <draw_clear>:

void draw_clear(){
 8000c16:	b580      	push	{r7, lr}
 8000c18:	af00      	add	r7, sp, #0
	SSD1306_Clear();
 8000c1a:	f002 f887 	bl	8002d2c <SSD1306_Clear>
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}

08000c22 <draw_update_screen>:

void draw_update_screen(){
 8000c22:	b580      	push	{r7, lr}
 8000c24:	af00      	add	r7, sp, #0
	SSD1306_UpdateScreen();
 8000c26:	f001 fbb1 	bl	800238c <SSD1306_UpdateScreen>
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <draw_exit_button>:

void draw_exit_button(){
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b082      	sub	sp, #8
 8000c32:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(100 ,0, 10, 10 ,0);
 8000c34:	2300      	movs	r3, #0
 8000c36:	9300      	str	r3, [sp, #0]
 8000c38:	230a      	movs	r3, #10
 8000c3a:	220a      	movs	r2, #10
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	2064      	movs	r0, #100	; 0x64
 8000c40:	f001 fe78 	bl	8002934 <SSD1306_DrawFilledRectangle>
	SSD1306_DrawRectangle(100 ,0, 10, 10 ,1);
 8000c44:	2301      	movs	r3, #1
 8000c46:	9300      	str	r3, [sp, #0]
 8000c48:	230a      	movs	r3, #10
 8000c4a:	220a      	movs	r2, #10
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	2064      	movs	r0, #100	; 0x64
 8000c50:	f001 fe06 	bl	8002860 <SSD1306_DrawRectangle>
}
 8000c54:	bf00      	nop
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}

08000c5a <draw_exit_focus>:

void draw_exit_focus(){
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	b082      	sub	sp, #8
 8000c5e:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(100 ,0, 10, 10 ,1);
 8000c60:	2301      	movs	r3, #1
 8000c62:	9300      	str	r3, [sp, #0]
 8000c64:	230a      	movs	r3, #10
 8000c66:	220a      	movs	r2, #10
 8000c68:	2100      	movs	r1, #0
 8000c6a:	2064      	movs	r0, #100	; 0x64
 8000c6c:	f001 fe62 	bl	8002934 <SSD1306_DrawFilledRectangle>
}
 8000c70:	bf00      	nop
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
	...

08000c78 <draw_main_menu>:

void draw_main_menu() {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
	  SSD1306_GotoXY (6,0);
 8000c7c:	2100      	movs	r1, #0
 8000c7e:	2006      	movs	r0, #6
 8000c80:	f001 fc38 	bl	80024f4 <SSD1306_GotoXY>
	  SSD1306_Puts ("MENU", &Font_7x10, 1);
 8000c84:	2201      	movs	r2, #1
 8000c86:	4915      	ldr	r1, [pc, #84]	; (8000cdc <draw_main_menu+0x64>)
 8000c88:	4815      	ldr	r0, [pc, #84]	; (8000ce0 <draw_main_menu+0x68>)
 8000c8a:	f001 fcc9 	bl	8002620 <SSD1306_Puts>
	  SSD1306_GotoXY (6, MENU_OFFSET+1);
 8000c8e:	2115      	movs	r1, #21
 8000c90:	2006      	movs	r0, #6
 8000c92:	f001 fc2f 	bl	80024f4 <SSD1306_GotoXY>
	  SSD1306_Puts ("QC", &Font_7x10, 1);
 8000c96:	2201      	movs	r2, #1
 8000c98:	4910      	ldr	r1, [pc, #64]	; (8000cdc <draw_main_menu+0x64>)
 8000c9a:	4812      	ldr	r0, [pc, #72]	; (8000ce4 <draw_main_menu+0x6c>)
 8000c9c:	f001 fcc0 	bl	8002620 <SSD1306_Puts>
	  SSD1306_GotoXY (6, MENU_OFFSET+1+1*STEP);
 8000ca0:	211e      	movs	r1, #30
 8000ca2:	2006      	movs	r0, #6
 8000ca4:	f001 fc26 	bl	80024f4 <SSD1306_GotoXY>
	  SSD1306_Puts ("POWER", &Font_7x10, 1);
 8000ca8:	2201      	movs	r2, #1
 8000caa:	490c      	ldr	r1, [pc, #48]	; (8000cdc <draw_main_menu+0x64>)
 8000cac:	480e      	ldr	r0, [pc, #56]	; (8000ce8 <draw_main_menu+0x70>)
 8000cae:	f001 fcb7 	bl	8002620 <SSD1306_Puts>
	  SSD1306_GotoXY (6, MENU_OFFSET+1+2*STEP);
 8000cb2:	2127      	movs	r1, #39	; 0x27
 8000cb4:	2006      	movs	r0, #6
 8000cb6:	f001 fc1d 	bl	80024f4 <SSD1306_GotoXY>
	  SSD1306_Puts ("CURRENT CONTROL", &Font_7x10, 1);
 8000cba:	2201      	movs	r2, #1
 8000cbc:	4907      	ldr	r1, [pc, #28]	; (8000cdc <draw_main_menu+0x64>)
 8000cbe:	480b      	ldr	r0, [pc, #44]	; (8000cec <draw_main_menu+0x74>)
 8000cc0:	f001 fcae 	bl	8002620 <SSD1306_Puts>
	  SSD1306_GotoXY (6, MENU_OFFSET+1+3*STEP);
 8000cc4:	2130      	movs	r1, #48	; 0x30
 8000cc6:	2006      	movs	r0, #6
 8000cc8:	f001 fc14 	bl	80024f4 <SSD1306_GotoXY>
	  SSD1306_Puts ("GRAPHS", &Font_7x10, 1);
 8000ccc:	2201      	movs	r2, #1
 8000cce:	4903      	ldr	r1, [pc, #12]	; (8000cdc <draw_main_menu+0x64>)
 8000cd0:	4807      	ldr	r0, [pc, #28]	; (8000cf0 <draw_main_menu+0x78>)
 8000cd2:	f001 fca5 	bl	8002620 <SSD1306_Puts>
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	20000000 	.word	0x20000000
 8000ce0:	080072b8 	.word	0x080072b8
 8000ce4:	080072c0 	.word	0x080072c0
 8000ce8:	080072c4 	.word	0x080072c4
 8000cec:	080072cc 	.word	0x080072cc
 8000cf0:	080072dc 	.word	0x080072dc

08000cf4 <draw_qc_menu>:

void draw_qc_menu(){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	SSD1306_GotoXY (6,0);
 8000cf8:	2100      	movs	r1, #0
 8000cfa:	2006      	movs	r0, #6
 8000cfc:	f001 fbfa 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts ("Quick Charge", &Font_7x10, 1);
 8000d00:	2201      	movs	r2, #1
 8000d02:	4919      	ldr	r1, [pc, #100]	; (8000d68 <draw_qc_menu+0x74>)
 8000d04:	4819      	ldr	r0, [pc, #100]	; (8000d6c <draw_qc_menu+0x78>)
 8000d06:	f001 fc8b 	bl	8002620 <SSD1306_Puts>
	SSD1306_GotoXY (6, MENU_OFFSET-3);
 8000d0a:	2111      	movs	r1, #17
 8000d0c:	2006      	movs	r0, #6
 8000d0e:	f001 fbf1 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts ("Set 5V  ", &Font_7x10, 1);
 8000d12:	2201      	movs	r2, #1
 8000d14:	4914      	ldr	r1, [pc, #80]	; (8000d68 <draw_qc_menu+0x74>)
 8000d16:	4816      	ldr	r0, [pc, #88]	; (8000d70 <draw_qc_menu+0x7c>)
 8000d18:	f001 fc82 	bl	8002620 <SSD1306_Puts>
	SSD1306_GotoXY (6, MENU_OFFSET-3+1*STEP);
 8000d1c:	211a      	movs	r1, #26
 8000d1e:	2006      	movs	r0, #6
 8000d20:	f001 fbe8 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts ("Set 9V  ", &Font_7x10, 1);
 8000d24:	2201      	movs	r2, #1
 8000d26:	4910      	ldr	r1, [pc, #64]	; (8000d68 <draw_qc_menu+0x74>)
 8000d28:	4812      	ldr	r0, [pc, #72]	; (8000d74 <draw_qc_menu+0x80>)
 8000d2a:	f001 fc79 	bl	8002620 <SSD1306_Puts>
	SSD1306_GotoXY (6, MENU_OFFSET-3+2*STEP);
 8000d2e:	2123      	movs	r1, #35	; 0x23
 8000d30:	2006      	movs	r0, #6
 8000d32:	f001 fbdf 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts ("Set 12V ", &Font_7x10, 1);
 8000d36:	2201      	movs	r2, #1
 8000d38:	490b      	ldr	r1, [pc, #44]	; (8000d68 <draw_qc_menu+0x74>)
 8000d3a:	480f      	ldr	r0, [pc, #60]	; (8000d78 <draw_qc_menu+0x84>)
 8000d3c:	f001 fc70 	bl	8002620 <SSD1306_Puts>
	SSD1306_GotoXY (6, MENU_OFFSET-3+3*STEP);
 8000d40:	212c      	movs	r1, #44	; 0x2c
 8000d42:	2006      	movs	r0, #6
 8000d44:	f001 fbd6 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts ("Set 20V ", &Font_7x10, 1);
 8000d48:	2201      	movs	r2, #1
 8000d4a:	4907      	ldr	r1, [pc, #28]	; (8000d68 <draw_qc_menu+0x74>)
 8000d4c:	480b      	ldr	r0, [pc, #44]	; (8000d7c <draw_qc_menu+0x88>)
 8000d4e:	f001 fc67 	bl	8002620 <SSD1306_Puts>
	SSD1306_GotoXY (6, MENU_OFFSET-3+4*STEP);
 8000d52:	2135      	movs	r1, #53	; 0x35
 8000d54:	2006      	movs	r0, #6
 8000d56:	f001 fbcd 	bl	80024f4 <SSD1306_GotoXY>
    SSD1306_Puts ("QC 3.0  ", &Font_7x10, 1);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	4902      	ldr	r1, [pc, #8]	; (8000d68 <draw_qc_menu+0x74>)
 8000d5e:	4808      	ldr	r0, [pc, #32]	; (8000d80 <draw_qc_menu+0x8c>)
 8000d60:	f001 fc5e 	bl	8002620 <SSD1306_Puts>
}
 8000d64:	bf00      	nop
 8000d66:	bd80      	pop	{r7, pc}
 8000d68:	20000000 	.word	0x20000000
 8000d6c:	080072e4 	.word	0x080072e4
 8000d70:	080072f4 	.word	0x080072f4
 8000d74:	08007300 	.word	0x08007300
 8000d78:	0800730c 	.word	0x0800730c
 8000d7c:	08007318 	.word	0x08007318
 8000d80:	08007324 	.word	0x08007324

08000d84 <draw_qc_menu_deselect>:

void draw_qc_menu_deselect(uint16_t pos){
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af02      	add	r7, sp, #8
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	80fb      	strh	r3, [r7, #6]
	SSD1306_DrawRectangle(6,MENU_OFFSET-4+(pos-1)*STEP, 124, 9 ,0);
 8000d8e:	88fb      	ldrh	r3, [r7, #6]
 8000d90:	461a      	mov	r2, r3
 8000d92:	00d2      	lsls	r2, r2, #3
 8000d94:	4413      	add	r3, r2
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	3307      	adds	r3, #7
 8000d9a:	b299      	uxth	r1, r3
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	9300      	str	r3, [sp, #0]
 8000da0:	2309      	movs	r3, #9
 8000da2:	227c      	movs	r2, #124	; 0x7c
 8000da4:	2006      	movs	r0, #6
 8000da6:	f001 fd5b 	bl	8002860 <SSD1306_DrawRectangle>
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <draw_qc_menu_focus>:

void draw_qc_menu_focus(uint16_t pos){
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b084      	sub	sp, #16
 8000db6:	af02      	add	r7, sp, #8
 8000db8:	4603      	mov	r3, r0
 8000dba:	80fb      	strh	r3, [r7, #6]
	SSD1306_DrawRectangle(6,MENU_OFFSET-4+(pos-1)*STEP, 124, 9 ,1);
 8000dbc:	88fb      	ldrh	r3, [r7, #6]
 8000dbe:	461a      	mov	r2, r3
 8000dc0:	00d2      	lsls	r2, r2, #3
 8000dc2:	4413      	add	r3, r2
 8000dc4:	b29b      	uxth	r3, r3
 8000dc6:	3307      	adds	r3, #7
 8000dc8:	b299      	uxth	r1, r3
 8000dca:	2301      	movs	r3, #1
 8000dcc:	9300      	str	r3, [sp, #0]
 8000dce:	2309      	movs	r3, #9
 8000dd0:	227c      	movs	r2, #124	; 0x7c
 8000dd2:	2006      	movs	r0, #6
 8000dd4:	f001 fd44 	bl	8002860 <SSD1306_DrawRectangle>
}
 8000dd8:	bf00      	nop
 8000dda:	3708      	adds	r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}

08000de0 <draw_main_menu_selection>:

void draw_main_menu_selection(uint16_t move, uint16_t previous_move){
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b084      	sub	sp, #16
 8000de4:	af02      	add	r7, sp, #8
 8000de6:	4603      	mov	r3, r0
 8000de8:	460a      	mov	r2, r1
 8000dea:	80fb      	strh	r3, [r7, #6]
 8000dec:	4613      	mov	r3, r2
 8000dee:	80bb      	strh	r3, [r7, #4]
	SSD1306_DrawRectangle(6,MENU_OFFSET+(previous_move)*STEP, 124, 9 ,0);
 8000df0:	88bb      	ldrh	r3, [r7, #4]
 8000df2:	461a      	mov	r2, r3
 8000df4:	00d2      	lsls	r2, r2, #3
 8000df6:	4413      	add	r3, r2
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	3314      	adds	r3, #20
 8000dfc:	b299      	uxth	r1, r3
 8000dfe:	2300      	movs	r3, #0
 8000e00:	9300      	str	r3, [sp, #0]
 8000e02:	2309      	movs	r3, #9
 8000e04:	227c      	movs	r2, #124	; 0x7c
 8000e06:	2006      	movs	r0, #6
 8000e08:	f001 fd2a 	bl	8002860 <SSD1306_DrawRectangle>
	SSD1306_DrawRectangle(6,MENU_OFFSET+(move)*STEP, 124, 9 ,1);
 8000e0c:	88fb      	ldrh	r3, [r7, #6]
 8000e0e:	461a      	mov	r2, r3
 8000e10:	00d2      	lsls	r2, r2, #3
 8000e12:	4413      	add	r3, r2
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	3314      	adds	r3, #20
 8000e18:	b299      	uxth	r1, r3
 8000e1a:	2301      	movs	r3, #1
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	2309      	movs	r3, #9
 8000e20:	227c      	movs	r2, #124	; 0x7c
 8000e22:	2006      	movs	r0, #6
 8000e24:	f001 fd1c 	bl	8002860 <SSD1306_DrawRectangle>
}
 8000e28:	bf00      	nop
 8000e2a:	3708      	adds	r7, #8
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <draw_power_menu>:

void draw_power_menu(uint32_t voltage, uint32_t amperage, uint32_t power){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b090      	sub	sp, #64	; 0x40
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	60b9      	str	r1, [r7, #8]
 8000e3a:	607a      	str	r2, [r7, #4]
    SSD1306_GotoXY (6,0);
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	2006      	movs	r0, #6
 8000e40:	f001 fb58 	bl	80024f4 <SSD1306_GotoXY>
    SSD1306_Puts("Power", &Font_7x10, 1);
 8000e44:	2201      	movs	r2, #1
 8000e46:	491f      	ldr	r1, [pc, #124]	; (8000ec4 <draw_power_menu+0x94>)
 8000e48:	481f      	ldr	r0, [pc, #124]	; (8000ec8 <draw_power_menu+0x98>)
 8000e4a:	f001 fbe9 	bl	8002620 <SSD1306_Puts>

    char str[14];
    sprintf(str, "%lu mV     ", voltage);
 8000e4e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e52:	68fa      	ldr	r2, [r7, #12]
 8000e54:	491d      	ldr	r1, [pc, #116]	; (8000ecc <draw_power_menu+0x9c>)
 8000e56:	4618      	mov	r0, r3
 8000e58:	f005 fdc2 	bl	80069e0 <siprintf>
    SSD1306_GotoXY(6, MENU_OFFSET-3+2*STEP);
 8000e5c:	2123      	movs	r1, #35	; 0x23
 8000e5e:	2006      	movs	r0, #6
 8000e60:	f001 fb48 	bl	80024f4 <SSD1306_GotoXY>
    SSD1306_Puts(str, &Font_7x10, 1);
 8000e64:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000e68:	2201      	movs	r2, #1
 8000e6a:	4916      	ldr	r1, [pc, #88]	; (8000ec4 <draw_power_menu+0x94>)
 8000e6c:	4618      	mov	r0, r3
 8000e6e:	f001 fbd7 	bl	8002620 <SSD1306_Puts>

    char str2[14];
    sprintf(str2, "%lu mA     ", amperage);
 8000e72:	f107 0320 	add.w	r3, r7, #32
 8000e76:	68ba      	ldr	r2, [r7, #8]
 8000e78:	4915      	ldr	r1, [pc, #84]	; (8000ed0 <draw_power_menu+0xa0>)
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f005 fdb0 	bl	80069e0 <siprintf>
    SSD1306_GotoXY(6, MENU_OFFSET-3+3*STEP);
 8000e80:	212c      	movs	r1, #44	; 0x2c
 8000e82:	2006      	movs	r0, #6
 8000e84:	f001 fb36 	bl	80024f4 <SSD1306_GotoXY>
    SSD1306_Puts(str2, &Font_7x10, 1);
 8000e88:	f107 0320 	add.w	r3, r7, #32
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	490d      	ldr	r1, [pc, #52]	; (8000ec4 <draw_power_menu+0x94>)
 8000e90:	4618      	mov	r0, r3
 8000e92:	f001 fbc5 	bl	8002620 <SSD1306_Puts>

    char str3[14];
    sprintf(str3, "%lu mW     ", power);
 8000e96:	f107 0310 	add.w	r3, r7, #16
 8000e9a:	687a      	ldr	r2, [r7, #4]
 8000e9c:	490d      	ldr	r1, [pc, #52]	; (8000ed4 <draw_power_menu+0xa4>)
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f005 fd9e 	bl	80069e0 <siprintf>
    SSD1306_GotoXY(6, MENU_OFFSET-3+4*STEP);
 8000ea4:	2135      	movs	r1, #53	; 0x35
 8000ea6:	2006      	movs	r0, #6
 8000ea8:	f001 fb24 	bl	80024f4 <SSD1306_GotoXY>
    SSD1306_Puts(str3, &Font_7x10, 1);
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	4904      	ldr	r1, [pc, #16]	; (8000ec4 <draw_power_menu+0x94>)
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	f001 fbb3 	bl	8002620 <SSD1306_Puts>
}
 8000eba:	bf00      	nop
 8000ebc:	3740      	adds	r7, #64	; 0x40
 8000ebe:	46bd      	mov	sp, r7
 8000ec0:	bd80      	pop	{r7, pc}
 8000ec2:	bf00      	nop
 8000ec4:	20000000 	.word	0x20000000
 8000ec8:	08007330 	.word	0x08007330
 8000ecc:	08007338 	.word	0x08007338
 8000ed0:	08007344 	.word	0x08007344
 8000ed4:	08007350 	.word	0x08007350

08000ed8 <draw_current_control_menu>:

void draw_current_control_menu(int amperage_load){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
	SSD1306_GotoXY (6,0);
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	2006      	movs	r0, #6
 8000ee4:	f001 fb06 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts("Current Control", &Font_7x10, 1);
 8000ee8:	2201      	movs	r2, #1
 8000eea:	490d      	ldr	r1, [pc, #52]	; (8000f20 <draw_current_control_menu+0x48>)
 8000eec:	480d      	ldr	r0, [pc, #52]	; (8000f24 <draw_current_control_menu+0x4c>)
 8000eee:	f001 fb97 	bl	8002620 <SSD1306_Puts>

	char buf[8];
	snprintf(buf, 8, "%d    ", amperage_load);
 8000ef2:	f107 0008 	add.w	r0, r7, #8
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a0b      	ldr	r2, [pc, #44]	; (8000f28 <draw_current_control_menu+0x50>)
 8000efa:	2108      	movs	r1, #8
 8000efc:	f005 fd3c 	bl	8006978 <sniprintf>
	SSD1306_GotoXY (6, MENU_OFFSET+1);
 8000f00:	2115      	movs	r1, #21
 8000f02:	2006      	movs	r0, #6
 8000f04:	f001 faf6 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_Puts (buf, &Font_7x10, 1);
 8000f08:	f107 0308 	add.w	r3, r7, #8
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	4904      	ldr	r1, [pc, #16]	; (8000f20 <draw_current_control_menu+0x48>)
 8000f10:	4618      	mov	r0, r3
 8000f12:	f001 fb85 	bl	8002620 <SSD1306_Puts>
}
 8000f16:	bf00      	nop
 8000f18:	3710      	adds	r7, #16
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	20000000 	.word	0x20000000
 8000f24:	0800735c 	.word	0x0800735c
 8000f28:	0800736c 	.word	0x0800736c

08000f2c <graph_builder>:

void graph_builder(int value, int lower_bound, int upper_bound){
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b08a      	sub	sp, #40	; 0x28
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	60f8      	str	r0, [r7, #12]
 8000f34:	60b9      	str	r1, [r7, #8]
 8000f36:	607a      	str	r2, [r7, #4]
	//int prev_point = heights[0];
	for(int i = 1; i < XN; ++i){
 8000f38:	2301      	movs	r3, #1
 8000f3a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f3c:	e01e      	b.n	8000f7c <graph_builder+0x50>
		//SSD1306_DrawLine(X_STEP*(i-1),HEIGHT-prev_point, X_STEP*i, HEIGHT-heights[i], 1);
		SSD1306_DrawPixel(X_STEP*i, HEIGHT - heights[i-1] - 3, 0);
 8000f3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f40:	b298      	uxth	r0, r3
 8000f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f44:	3b01      	subs	r3, #1
 8000f46:	4a25      	ldr	r2, [pc, #148]	; (8000fdc <graph_builder+0xb0>)
 8000f48:	5cd3      	ldrb	r3, [r2, r3]
 8000f4a:	b29b      	uxth	r3, r3
 8000f4c:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 8000f50:	b29b      	uxth	r3, r3
 8000f52:	2200      	movs	r2, #0
 8000f54:	4619      	mov	r1, r3
 8000f56:	f001 fa63 	bl	8002420 <SSD1306_DrawPixel>
		SSD1306_DrawPixel(X_STEP*i, HEIGHT - heights[i] - 3, 1);
 8000f5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5c:	b298      	uxth	r0, r3
 8000f5e:	4a1f      	ldr	r2, [pc, #124]	; (8000fdc <graph_builder+0xb0>)
 8000f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f62:	4413      	add	r3, r2
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	b29b      	uxth	r3, r3
 8000f68:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 8000f6c:	b29b      	uxth	r3, r3
 8000f6e:	2201      	movs	r2, #1
 8000f70:	4619      	mov	r1, r3
 8000f72:	f001 fa55 	bl	8002420 <SSD1306_DrawPixel>
	for(int i = 1; i < XN; ++i){
 8000f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f78:	3301      	adds	r3, #1
 8000f7a:	627b      	str	r3, [r7, #36]	; 0x24
 8000f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f7e:	2b81      	cmp	r3, #129	; 0x81
 8000f80:	dddd      	ble.n	8000f3e <graph_builder+0x12>
		//prev_point=heights[i];
	}
	// Put the new y-coordinate in the ring buffer with the rightmost y.
	int a = lower_bound;
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	61fb      	str	r3, [r7, #28]
	int b = upper_bound;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	61bb      	str	r3, [r7, #24]
	// To map a value from [a, b] to [c, d]
	// f(t)=c+(d-c)*(t-a)/(b-a)
	// Where c = MENU_OFFSET, d = HEIGHT
	int mappedValue = (HEIGHT - MENU_OFFSET - 5)*(value-a)/(b-a);
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	1ad2      	subs	r2, r2, r3
 8000f90:	4613      	mov	r3, r2
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	4413      	add	r3, r2
 8000f96:	00db      	lsls	r3, r3, #3
 8000f98:	4619      	mov	r1, r3
 8000f9a:	69ba      	ldr	r2, [r7, #24]
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	1ad3      	subs	r3, r2, r3
 8000fa0:	fb91 f3f3 	sdiv	r3, r1, r3
 8000fa4:	623b      	str	r3, [r7, #32]

	if (mappedValue > 255)
 8000fa6:	6a3b      	ldr	r3, [r7, #32]
 8000fa8:	2bff      	cmp	r3, #255	; 0xff
 8000faa:	dd02      	ble.n	8000fb2 <graph_builder+0x86>
		mappedValue = 255;
 8000fac:	23ff      	movs	r3, #255	; 0xff
 8000fae:	623b      	str	r3, [r7, #32]
 8000fb0:	e004      	b.n	8000fbc <graph_builder+0x90>
	else if (mappedValue < 0)
 8000fb2:	6a3b      	ldr	r3, [r7, #32]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	da01      	bge.n	8000fbc <graph_builder+0x90>
		mappedValue = 0;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	623b      	str	r3, [r7, #32]

	uint8_t y1 = (uint8_t)(mappedValue);
 8000fbc:	6a3b      	ldr	r3, [r7, #32]
 8000fbe:	75fb      	strb	r3, [r7, #23]
	
	// Shift the rest of the y-coordinates to the left. Use memcpy to copy the memory.
	memcpy(heights, heights + 1, (XN - 1) * sizeof(uint8_t));
 8000fc0:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <graph_builder+0xb4>)
 8000fc2:	2281      	movs	r2, #129	; 0x81
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4805      	ldr	r0, [pc, #20]	; (8000fdc <graph_builder+0xb0>)
 8000fc8:	f005 fcc0 	bl	800694c <memcpy>
	heights[XN - 1] = y1;
 8000fcc:	4a03      	ldr	r2, [pc, #12]	; (8000fdc <graph_builder+0xb0>)
 8000fce:	7dfb      	ldrb	r3, [r7, #23]
 8000fd0:	f882 3081 	strb.w	r3, [r2, #129]	; 0x81
}
 8000fd4:	bf00      	nop
 8000fd6:	3728      	adds	r7, #40	; 0x28
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}
 8000fdc:	200000a4 	.word	0x200000a4
 8000fe0:	200000a5 	.word	0x200000a5

08000fe4 <draw_graph_builder_menu>:

void draw_graph_builder_menu(int lower_bound, int upper_bound, const graph_t *graphs, int curr_graph){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b08c      	sub	sp, #48	; 0x30
 8000fe8:	af02      	add	r7, sp, #8
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
 8000ff0:	603b      	str	r3, [r7, #0]

	SSD1306_GotoXY (6,0);
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2006      	movs	r0, #6
 8000ff6:	f001 fa7d 	bl	80024f4 <SSD1306_GotoXY>
	char str[18];
	snprintf(str, 18, "%s [%d,%d]        ", graphs[curr_graph].description, lower_bound, upper_bound);
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	011b      	lsls	r3, r3, #4
 8000ffe:	687a      	ldr	r2, [r7, #4]
 8001000:	4413      	add	r3, r2
 8001002:	1d1a      	adds	r2, r3, #4
 8001004:	f107 0014 	add.w	r0, r7, #20
 8001008:	68bb      	ldr	r3, [r7, #8]
 800100a:	9301      	str	r3, [sp, #4]
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	9300      	str	r3, [sp, #0]
 8001010:	4613      	mov	r3, r2
 8001012:	4a10      	ldr	r2, [pc, #64]	; (8001054 <draw_graph_builder_menu+0x70>)
 8001014:	2112      	movs	r1, #18
 8001016:	f005 fcaf 	bl	8006978 <sniprintf>
	SSD1306_Puts(str, &Font_7x10, 1);
 800101a:	f107 0314 	add.w	r3, r7, #20
 800101e:	2201      	movs	r2, #1
 8001020:	490d      	ldr	r1, [pc, #52]	; (8001058 <draw_graph_builder_menu+0x74>)
 8001022:	4618      	mov	r0, r3
 8001024:	f001 fafc 	bl	8002620 <SSD1306_Puts>

	// Boundary selectors
	draw_graph_menu_upper_bound_button();
 8001028:	f000 f818 	bl	800105c <draw_graph_menu_upper_bound_button>
	draw_graph_menu_lower_bound_button();
 800102c:	f000 f820 	bl	8001070 <draw_graph_menu_lower_bound_button>

	graph_builder(*(graphs[curr_graph].value), lower_bound, upper_bound);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	011b      	lsls	r3, r3, #4
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	68ba      	ldr	r2, [r7, #8]
 800103e:	68f9      	ldr	r1, [r7, #12]
 8001040:	4618      	mov	r0, r3
 8001042:	f7ff ff73 	bl	8000f2c <graph_builder>

	// Reset
	draw_graph_menu_reset_button();
 8001046:	f000 f859 	bl	80010fc <draw_graph_menu_reset_button>
}
 800104a:	bf00      	nop
 800104c:	3728      	adds	r7, #40	; 0x28
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	08007374 	.word	0x08007374
 8001058:	20000000 	.word	0x20000000

0800105c <draw_graph_menu_upper_bound_button>:

void draw_graph_menu_upper_bound_button(){
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
	SSD1306_DrawCircle(XN-1, MENU_OFFSET, 3, 1);
 8001060:	2301      	movs	r3, #1
 8001062:	2203      	movs	r2, #3
 8001064:	2114      	movs	r1, #20
 8001066:	2081      	movs	r0, #129	; 0x81
 8001068:	f001 fcb1 	bl	80029ce <SSD1306_DrawCircle>
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <draw_graph_menu_lower_bound_button>:

void draw_graph_menu_lower_bound_button(){
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
	SSD1306_DrawCircle(XN-1, HEIGHT-5, 3, 1);
 8001074:	2301      	movs	r3, #1
 8001076:	2203      	movs	r2, #3
 8001078:	213c      	movs	r1, #60	; 0x3c
 800107a:	2081      	movs	r0, #129	; 0x81
 800107c:	f001 fca7 	bl	80029ce <SSD1306_DrawCircle>
}
 8001080:	bf00      	nop
 8001082:	bd80      	pop	{r7, pc}

08001084 <draw_graph_menu_upper_bound_selected>:

void draw_graph_menu_upper_bound_selected(){
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	SSD1306_DrawFilledCircle(XN-1, MENU_OFFSET, 3, 1);
 8001088:	2301      	movs	r3, #1
 800108a:	2203      	movs	r2, #3
 800108c:	2114      	movs	r1, #20
 800108e:	2081      	movs	r0, #129	; 0x81
 8001090:	f001 fd71 	bl	8002b76 <SSD1306_DrawFilledCircle>
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}

08001098 <draw_graph_menu_upper_bound_deselect>:

void draw_graph_menu_upper_bound_deselect(){
 8001098:	b580      	push	{r7, lr}
 800109a:	af00      	add	r7, sp, #0
	SSD1306_DrawFilledCircle(XN-1, MENU_OFFSET, 3, 0);
 800109c:	2300      	movs	r3, #0
 800109e:	2203      	movs	r2, #3
 80010a0:	2114      	movs	r1, #20
 80010a2:	2081      	movs	r0, #129	; 0x81
 80010a4:	f001 fd67 	bl	8002b76 <SSD1306_DrawFilledCircle>
}
 80010a8:	bf00      	nop
 80010aa:	bd80      	pop	{r7, pc}

080010ac <draw_graph_menu_upper_bound_focus>:

void draw_graph_menu_upper_bound_focus(){
 80010ac:	b580      	push	{r7, lr}
 80010ae:	af00      	add	r7, sp, #0
	SSD1306_DrawCircle(XN-1, MENU_OFFSET, 5, 1);
 80010b0:	2301      	movs	r3, #1
 80010b2:	2205      	movs	r2, #5
 80010b4:	2114      	movs	r1, #20
 80010b6:	2081      	movs	r0, #129	; 0x81
 80010b8:	f001 fc89 	bl	80029ce <SSD1306_DrawCircle>
}
 80010bc:	bf00      	nop
 80010be:	bd80      	pop	{r7, pc}

080010c0 <draw_graph_menu_lower_bound_selected>:

void draw_graph_menu_lower_bound_selected(){
 80010c0:	b580      	push	{r7, lr}
 80010c2:	af00      	add	r7, sp, #0
	SSD1306_DrawFilledCircle(XN-1, HEIGHT-5, 3, 1);
 80010c4:	2301      	movs	r3, #1
 80010c6:	2203      	movs	r2, #3
 80010c8:	213c      	movs	r1, #60	; 0x3c
 80010ca:	2081      	movs	r0, #129	; 0x81
 80010cc:	f001 fd53 	bl	8002b76 <SSD1306_DrawFilledCircle>
}
 80010d0:	bf00      	nop
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <draw_graph_menu_lower_bound_deselect>:

void draw_graph_menu_lower_bound_deselect(){
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	SSD1306_DrawFilledCircle(XN-1, HEIGHT-5, 3, 0);
 80010d8:	2300      	movs	r3, #0
 80010da:	2203      	movs	r2, #3
 80010dc:	213c      	movs	r1, #60	; 0x3c
 80010de:	2081      	movs	r0, #129	; 0x81
 80010e0:	f001 fd49 	bl	8002b76 <SSD1306_DrawFilledCircle>
}
 80010e4:	bf00      	nop
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <draw_graph_menu_lower_bound_focus>:

void draw_graph_menu_lower_bound_focus(){
 80010e8:	b580      	push	{r7, lr}
 80010ea:	af00      	add	r7, sp, #0
	SSD1306_DrawCircle(XN-1, HEIGHT-5, 5, 1);
 80010ec:	2301      	movs	r3, #1
 80010ee:	2205      	movs	r2, #5
 80010f0:	213c      	movs	r1, #60	; 0x3c
 80010f2:	2081      	movs	r0, #129	; 0x81
 80010f4:	f001 fc6b 	bl	80029ce <SSD1306_DrawCircle>
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}

080010fc <draw_graph_menu_reset_button>:

void draw_graph_menu_reset_button(){
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
	SSD1306_GotoXY (6, HEIGHT-12);
 8001100:	2135      	movs	r1, #53	; 0x35
 8001102:	2006      	movs	r0, #6
 8001104:	f001 f9f6 	bl	80024f4 <SSD1306_GotoXY>
	SSD1306_DrawFilledCircle(6+3, HEIGHT-9, 7, 0);
 8001108:	2300      	movs	r3, #0
 800110a:	2207      	movs	r2, #7
 800110c:	2138      	movs	r1, #56	; 0x38
 800110e:	2009      	movs	r0, #9
 8001110:	f001 fd31 	bl	8002b76 <SSD1306_DrawFilledCircle>
	SSD1306_Puts ("R", &Font_7x10, 1);
 8001114:	2201      	movs	r2, #1
 8001116:	4903      	ldr	r1, [pc, #12]	; (8001124 <draw_graph_menu_reset_button+0x28>)
 8001118:	4803      	ldr	r0, [pc, #12]	; (8001128 <draw_graph_menu_reset_button+0x2c>)
 800111a:	f001 fa81 	bl	8002620 <SSD1306_Puts>
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}
 8001122:	bf00      	nop
 8001124:	20000000 	.word	0x20000000
 8001128:	08007388 	.word	0x08007388

0800112c <draw_graph_menu_reset_focus>:

void draw_graph_menu_reset_focus(){
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
	SSD1306_DrawCircle(6+3, HEIGHT-9, 7, 1);
 8001130:	2301      	movs	r3, #1
 8001132:	2207      	movs	r2, #7
 8001134:	2138      	movs	r1, #56	; 0x38
 8001136:	2009      	movs	r0, #9
 8001138:	f001 fc49 	bl	80029ce <SSD1306_DrawCircle>
}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}

08001140 <draw_graph_menu_data_deselect>:

void draw_graph_menu_data_deselect(){
 8001140:	b580      	push	{r7, lr}
 8001142:	b082      	sub	sp, #8
 8001144:	af02      	add	r7, sp, #8
	SSD1306_DrawRectangle(4, 0, 18, 10 , 0);
 8001146:	2300      	movs	r3, #0
 8001148:	9300      	str	r3, [sp, #0]
 800114a:	230a      	movs	r3, #10
 800114c:	2212      	movs	r2, #18
 800114e:	2100      	movs	r1, #0
 8001150:	2004      	movs	r0, #4
 8001152:	f001 fb85 	bl	8002860 <SSD1306_DrawRectangle>
}
 8001156:	bf00      	nop
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}

0800115c <draw_graph_menu_data_focus>:

void draw_graph_menu_data_selected(){
	SSD1306_DrawRectangle(4, 0, 18, 10 , 0);
}

void draw_graph_menu_data_focus(){
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af02      	add	r7, sp, #8
	SSD1306_DrawRectangle(4, 0, 18, 10 , 1);
 8001162:	2301      	movs	r3, #1
 8001164:	9300      	str	r3, [sp, #0]
 8001166:	230a      	movs	r3, #10
 8001168:	2212      	movs	r2, #18
 800116a:	2100      	movs	r1, #0
 800116c:	2004      	movs	r0, #4
 800116e:	f001 fb77 	bl	8002860 <SSD1306_DrawRectangle>
}
 8001172:	bf00      	nop
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <draw_graph_menu_exit_deselect>:

void draw_graph_menu_exit_deselect(){
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(6, MENU_OFFSET-3, 6, 6 ,0);
 800117e:	2300      	movs	r3, #0
 8001180:	9300      	str	r3, [sp, #0]
 8001182:	2306      	movs	r3, #6
 8001184:	2206      	movs	r2, #6
 8001186:	2111      	movs	r1, #17
 8001188:	2006      	movs	r0, #6
 800118a:	f001 fbd3 	bl	8002934 <SSD1306_DrawFilledRectangle>
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}

08001194 <draw_graph_menu_exit_button>:

void draw_graph_menu_exit_button(){
 8001194:	b580      	push	{r7, lr}
 8001196:	b082      	sub	sp, #8
 8001198:	af02      	add	r7, sp, #8
	SSD1306_DrawRectangle(6, MENU_OFFSET-3, 6, 6 ,1);
 800119a:	2301      	movs	r3, #1
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2306      	movs	r3, #6
 80011a0:	2206      	movs	r2, #6
 80011a2:	2111      	movs	r1, #17
 80011a4:	2006      	movs	r0, #6
 80011a6:	f001 fb5b 	bl	8002860 <SSD1306_DrawRectangle>
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <draw_graph_menu_exit_focus>:

void draw_graph_menu_exit_focus(){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af02      	add	r7, sp, #8
	SSD1306_DrawFilledRectangle(6, MENU_OFFSET-3, 6, 6 ,1);
 80011b6:	2301      	movs	r3, #1
 80011b8:	9300      	str	r3, [sp, #0]
 80011ba:	2306      	movs	r3, #6
 80011bc:	2206      	movs	r2, #6
 80011be:	2111      	movs	r1, #17
 80011c0:	2006      	movs	r0, #6
 80011c2:	f001 fbb7 	bl	8002934 <SSD1306_DrawFilledRectangle>
}
 80011c6:	bf00      	nop
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}

080011cc <draw_graph_menu_clear_selection>:

void draw_graph_menu_clear_selection(){
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
	draw_graph_menu_data_deselect();
 80011d0:	f7ff ffb6 	bl	8001140 <draw_graph_menu_data_deselect>
	draw_graph_menu_exit_deselect();
 80011d4:	f7ff ffd0 	bl	8001178 <draw_graph_menu_exit_deselect>
	SSD1306_DrawCircle(XN-1, MENU_OFFSET, 5, 0);
 80011d8:	2300      	movs	r3, #0
 80011da:	2205      	movs	r2, #5
 80011dc:	2114      	movs	r1, #20
 80011de:	2081      	movs	r0, #129	; 0x81
 80011e0:	f001 fbf5 	bl	80029ce <SSD1306_DrawCircle>
	SSD1306_DrawCircle(XN-1, HEIGHT-5, 5, 0);
 80011e4:	2300      	movs	r3, #0
 80011e6:	2205      	movs	r2, #5
 80011e8:	213c      	movs	r1, #60	; 0x3c
 80011ea:	2081      	movs	r0, #129	; 0x81
 80011ec:	f001 fbef 	bl	80029ce <SSD1306_DrawCircle>
	SSD1306_DrawCircle(6+3, HEIGHT-9, 7, 0);
 80011f0:	2300      	movs	r3, #0
 80011f2:	2207      	movs	r2, #7
 80011f4:	2138      	movs	r1, #56	; 0x38
 80011f6:	2009      	movs	r0, #9
 80011f8:	f001 fbe9 	bl	80029ce <SSD1306_DrawCircle>
}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}

08001200 <wireWriteRegister>:
 @brief  Sends a single command byte over I2C
 */
/**************************************************************************/
uint8_t adrs_219 = 0x41; // you can call this from main function when necessary especially when using multiple INA219 on board
void wireWriteRegister (uint8_t reg, uint16_t value)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b088      	sub	sp, #32
 8001204:	af04      	add	r7, sp, #16
 8001206:	4603      	mov	r3, r0
 8001208:	460a      	mov	r2, r1
 800120a:	71fb      	strb	r3, [r7, #7]
 800120c:	4613      	mov	r3, r2
 800120e:	80bb      	strh	r3, [r7, #4]
    uint8_t i2c_temp[2];
    i2c_temp[0] = value>>8;
 8001210:	88bb      	ldrh	r3, [r7, #4]
 8001212:	0a1b      	lsrs	r3, r3, #8
 8001214:	b29b      	uxth	r3, r3
 8001216:	b2db      	uxtb	r3, r3
 8001218:	733b      	strb	r3, [r7, #12]
    i2c_temp[1] = value;
 800121a:	88bb      	ldrh	r3, [r7, #4]
 800121c:	b2db      	uxtb	r3, r3
 800121e:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Mem_Write(&hi2c1, adrs_219<<1, (uint16_t)reg, 1, i2c_temp, 2, 0xffffffff);
 8001220:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <wireWriteRegister+0x54>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	b29b      	uxth	r3, r3
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	b299      	uxth	r1, r3
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	b29a      	uxth	r2, r3
 800122e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001232:	9302      	str	r3, [sp, #8]
 8001234:	2302      	movs	r3, #2
 8001236:	9301      	str	r3, [sp, #4]
 8001238:	f107 030c 	add.w	r3, r7, #12
 800123c:	9300      	str	r3, [sp, #0]
 800123e:	2301      	movs	r3, #1
 8001240:	4805      	ldr	r0, [pc, #20]	; (8001258 <wireWriteRegister+0x58>)
 8001242:	f002 fdc3 	bl	8003dcc <HAL_I2C_Mem_Write>
    HAL_Delay(1);
 8001246:	2001      	movs	r0, #1
 8001248:	f002 f860 	bl	800330c <HAL_Delay>
}
 800124c:	bf00      	nop
 800124e:	3710      	adds	r7, #16
 8001250:	46bd      	mov	sp, r7
 8001252:	bd80      	pop	{r7, pc}
 8001254:	20000008 	.word	0x20000008
 8001258:	20000134 	.word	0x20000134

0800125c <wireReadRegister>:
/*!
 @brief  Reads a 16 bit values over I2C
 */
/**************************************************************************/
void wireReadRegister(uint8_t reg, uint16_t *value)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af04      	add	r7, sp, #16
 8001262:	4603      	mov	r3, r0
 8001264:	6039      	str	r1, [r7, #0]
 8001266:	71fb      	strb	r3, [r7, #7]
    uint8_t i2c_temp[2];
    HAL_I2C_Mem_Read(&hi2c1, adrs_219<<1, (uint16_t)reg, 1,i2c_temp, 2, 0xffffffff);
 8001268:	4b11      	ldr	r3, [pc, #68]	; (80012b0 <wireReadRegister+0x54>)
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b29b      	uxth	r3, r3
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	b299      	uxth	r1, r3
 8001272:	79fb      	ldrb	r3, [r7, #7]
 8001274:	b29a      	uxth	r2, r3
 8001276:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	2302      	movs	r3, #2
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	f107 030c 	add.w	r3, r7, #12
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	2301      	movs	r3, #1
 8001288:	480a      	ldr	r0, [pc, #40]	; (80012b4 <wireReadRegister+0x58>)
 800128a:	f002 fe99 	bl	8003fc0 <HAL_I2C_Mem_Read>
    HAL_Delay(1);
 800128e:	2001      	movs	r0, #1
 8001290:	f002 f83c 	bl	800330c <HAL_Delay>
    *value = ((uint16_t)i2c_temp[0]<<8 )|(uint16_t)i2c_temp[1];
 8001294:	7b3b      	ldrb	r3, [r7, #12]
 8001296:	021b      	lsls	r3, r3, #8
 8001298:	b21a      	sxth	r2, r3
 800129a:	7b7b      	ldrb	r3, [r7, #13]
 800129c:	b21b      	sxth	r3, r3
 800129e:	4313      	orrs	r3, r2
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	b29a      	uxth	r2, r3
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	801a      	strh	r2, [r3, #0]
}
 80012a8:	bf00      	nop
 80012aa:	3710      	adds	r7, #16
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000008 	.word	0x20000008
 80012b4:	20000134 	.word	0x20000134

080012b8 <setCalibration_32V_2A>:
 occurs at 3.2A.

 @note   These calculations assume a 0.1 ohm resistor is present
 */
/**************************************************************************/
void setCalibration_32V_2A(void) {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
    // 5. Compute the calibration register
    // Cal = trunc (0.04096 / (Current_LSB * RSHUNT))
    // Cal = 4096 (0x1000)

    // ina219_calValue = 4096;
    ina219_calValue = 5120;  // Rsh=0.04R,
 80012be:	4b0e      	ldr	r3, [pc, #56]	; (80012f8 <setCalibration_32V_2A+0x40>)
 80012c0:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 80012c4:	601a      	str	r2, [r3, #0]
    // MaximumPower = Max_Current_Before_Overflow * VBUS_MAX
    // MaximumPower = 3.2 * 32V
    // MaximumPower = 102.4W

    // Set multipliers to convert raw current/power values
    ina219_currentDivider_mA = 6; // Current LSB = 100uA per bit (1000/100 = 10)
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <setCalibration_32V_2A+0x44>)
 80012c8:	2206      	movs	r2, #6
 80012ca:	601a      	str	r2, [r3, #0]
    ina219_powerMultiplier_mW = 3;     // Power LSB = 1mW per bit (2/1)
 80012cc:	4b0c      	ldr	r3, [pc, #48]	; (8001300 <setCalibration_32V_2A+0x48>)
 80012ce:	2203      	movs	r2, #3
 80012d0:	601a      	str	r2, [r3, #0]

    // Set Calibration register to 'Cal' calculated above
    wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 80012d2:	4b09      	ldr	r3, [pc, #36]	; (80012f8 <setCalibration_32V_2A+0x40>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	4619      	mov	r1, r3
 80012da:	2005      	movs	r0, #5
 80012dc:	f7ff ff90 	bl	8001200 <wireWriteRegister>

    // Set Config register to take into account the settings above
    uint16_t config = INA219_CONFIG_BVOLTAGERANGE_32V
 80012e0:	f643 139f 	movw	r3, #14751	; 0x399f
 80012e4:	80fb      	strh	r3, [r7, #6]
            | INA219_CONFIG_GAIN_8_320MV | INA219_CONFIG_BADCRES_12BIT
            | INA219_CONFIG_SADCRES_12BIT_1S_532US
            | INA219_CONFIG_MODE_SANDBVOLT_CONTINUOUS;
    wireWriteRegister(INA219_REG_CONFIG, config);
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	4619      	mov	r1, r3
 80012ea:	2000      	movs	r0, #0
 80012ec:	f7ff ff88 	bl	8001200 <wireWriteRegister>
}
 80012f0:	bf00      	nop
 80012f2:	3708      	adds	r7, #8
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	20000130 	.word	0x20000130
 80012fc:	20000128 	.word	0x20000128
 8001300:	2000012c 	.word	0x2000012c

08001304 <getBusVoltage_raw>:
/*!
 @brief  Gets the raw bus voltage (16-bit signed integer, so +-32767)
 @return the raw bus voltage reading
 */
/**************************************************************************/
int16_t getBusVoltage_raw() {
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
    uint16_t value;
    wireReadRegister(INA219_REG_BUSVOLTAGE, &value);
 800130a:	1dbb      	adds	r3, r7, #6
 800130c:	4619      	mov	r1, r3
 800130e:	2002      	movs	r0, #2
 8001310:	f7ff ffa4 	bl	800125c <wireReadRegister>

    // Shift to the right 3 to drop CNVR and OVF and multiply by LSB
    return (int16_t) ((value >> 3) * 4);
 8001314:	88fb      	ldrh	r3, [r7, #6]
 8001316:	08db      	lsrs	r3, r3, #3
 8001318:	b29b      	uxth	r3, r3
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	b29b      	uxth	r3, r3
 800131e:	b21b      	sxth	r3, r3
}
 8001320:	4618      	mov	r0, r3
 8001322:	3708      	adds	r7, #8
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}

08001328 <getCurrent_raw>:
/*!
 @brief  Gets the raw current value (16-bit signed integer, so +-32767)
 @return the raw current reading
 */
/**************************************************************************/
int16_t getCurrent_raw() {
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0

    // Sometimes a sharp load will reset the INA219, which will
    // reset the cal register, meaning CURRENT and POWER will
    // not be available ... avoid this by always setting a cal
    // value even if it's an unfortunate extra step
    wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 800132e:	4b09      	ldr	r3, [pc, #36]	; (8001354 <getCurrent_raw+0x2c>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	b29b      	uxth	r3, r3
 8001334:	4619      	mov	r1, r3
 8001336:	2005      	movs	r0, #5
 8001338:	f7ff ff62 	bl	8001200 <wireWriteRegister>

    // Now we can safely read the CURRENT register!
    wireReadRegister(INA219_REG_CURRENT, &value);
 800133c:	1dbb      	adds	r3, r7, #6
 800133e:	4619      	mov	r1, r3
 8001340:	2004      	movs	r0, #4
 8001342:	f7ff ff8b 	bl	800125c <wireReadRegister>

    return (int16_t) value;
 8001346:	88fb      	ldrh	r3, [r7, #6]
 8001348:	b21b      	sxth	r3, r3
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	20000130 	.word	0x20000130

08001358 <getPower_raw>:
/*!
 @brief  Gets the raw power value (16-bit signed integer, so +-32767)
 @return raw power reading
 */
/**************************************************************************/
int16_t getPower_raw() {
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0

    // Sometimes a sharp load will reset the INA219, which will
    // reset the cal register, meaning CURRENT and POWER will
    // not be available ... avoid this by always setting a cal
    // value even if it's an unfortunate extra step
    wireWriteRegister(INA219_REG_CALIBRATION, ina219_calValue);
 800135e:	4b09      	ldr	r3, [pc, #36]	; (8001384 <getPower_raw+0x2c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	b29b      	uxth	r3, r3
 8001364:	4619      	mov	r1, r3
 8001366:	2005      	movs	r0, #5
 8001368:	f7ff ff4a 	bl	8001200 <wireWriteRegister>

    // Now we can safely read the POWER register!
    wireReadRegister(INA219_REG_POWER, &value);
 800136c:	1dbb      	adds	r3, r7, #6
 800136e:	4619      	mov	r1, r3
 8001370:	2003      	movs	r0, #3
 8001372:	f7ff ff73 	bl	800125c <wireReadRegister>

    return (int16_t) value;
 8001376:	88fb      	ldrh	r3, [r7, #6]
 8001378:	b21b      	sxth	r3, r3
}
 800137a:	4618      	mov	r0, r3
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	20000130 	.word	0x20000130

08001388 <getBusVoltage_V>:
/*!
 @brief  Gets the shunt voltage in volts
 @return the bus voltage converted to volts
 */
/**************************************************************************/
float getBusVoltage_V() {
 8001388:	b580      	push	{r7, lr}
 800138a:	b082      	sub	sp, #8
 800138c:	af00      	add	r7, sp, #0
    int16_t value = getBusVoltage_raw();
 800138e:	f7ff ffb9 	bl	8001304 <getBusVoltage_raw>
 8001392:	4603      	mov	r3, r0
 8001394:	80fb      	strh	r3, [r7, #6]
    return value * 0.001;
 8001396:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff f9ec 	bl	8000778 <__aeabi_i2d>
 80013a0:	a309      	add	r3, pc, #36	; (adr r3, 80013c8 <getBusVoltage_V+0x40>)
 80013a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013a6:	f7fe ff6b 	bl	8000280 <__aeabi_dmul>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4610      	mov	r0, r2
 80013b0:	4619      	mov	r1, r3
 80013b2:	f7ff fa4b 	bl	800084c <__aeabi_d2f>
 80013b6:	4603      	mov	r3, r0
 80013b8:	ee07 3a90 	vmov	s15, r3
}
 80013bc:	eeb0 0a67 	vmov.f32	s0, s15
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80013cc:	3f50624d 	.word	0x3f50624d

080013d0 <getCurrent_mA>:
 @brief  Gets the current value in mA, taking into account the
 config settings and current LSB
 @return the current reading convereted to milliamps
 */
/**************************************************************************/
float getCurrent_mA() {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
    float valueDec = getCurrent_raw();
 80013d6:	f7ff ffa7 	bl	8001328 <getCurrent_raw>
 80013da:	4603      	mov	r3, r0
 80013dc:	ee07 3a90 	vmov	s15, r3
 80013e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e4:	edc7 7a01 	vstr	s15, [r7, #4]
    valueDec /= ina219_currentDivider_mA;
 80013e8:	4b09      	ldr	r3, [pc, #36]	; (8001410 <getCurrent_mA+0x40>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	ee07 3a90 	vmov	s15, r3
 80013f0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80013f4:	edd7 6a01 	vldr	s13, [r7, #4]
 80013f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80013fc:	edc7 7a01 	vstr	s15, [r7, #4]
    return valueDec;
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	ee07 3a90 	vmov	s15, r3
}
 8001406:	eeb0 0a67 	vmov.f32	s0, s15
 800140a:	3708      	adds	r7, #8
 800140c:	46bd      	mov	sp, r7
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000128 	.word	0x20000128

08001414 <getPower_mW>:
 @brief  Gets the power value in mW, taking into account the
 config settings and current LSB
 @return power reading converted to milliwatts
 */
/**************************************************************************/
float getPower_mW() {
 8001414:	b580      	push	{r7, lr}
 8001416:	b082      	sub	sp, #8
 8001418:	af00      	add	r7, sp, #0
    float valueDec = getPower_raw();
 800141a:	f7ff ff9d 	bl	8001358 <getPower_raw>
 800141e:	4603      	mov	r3, r0
 8001420:	ee07 3a90 	vmov	s15, r3
 8001424:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001428:	edc7 7a01 	vstr	s15, [r7, #4]
    valueDec *= ina219_powerMultiplier_mW;
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <getPower_mW+0x40>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	ee07 3a90 	vmov	s15, r3
 8001434:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001438:	ed97 7a01 	vldr	s14, [r7, #4]
 800143c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001440:	edc7 7a01 	vstr	s15, [r7, #4]
    return valueDec;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	ee07 3a90 	vmov	s15, r3
}
 800144a:	eeb0 0a67 	vmov.f32	s0, s15
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	2000012c 	.word	0x2000012c

08001458 <reset_graph_bounds>:

const graph_t graphs[GRAPHS_N] = {milliVoltage, milliAmperage, milliWattage};

int curr_graph = 0;

void reset_graph_bounds(){
 8001458:	b480      	push	{r7}
 800145a:	af00      	add	r7, sp, #0
    graph_upper_bound = graphs[curr_graph].upper_bound;
 800145c:	4b0b      	ldr	r3, [pc, #44]	; (800148c <reset_graph_bounds+0x34>)
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	4a0b      	ldr	r2, [pc, #44]	; (8001490 <reset_graph_bounds+0x38>)
 8001462:	011b      	lsls	r3, r3, #4
 8001464:	4413      	add	r3, r2
 8001466:	330c      	adds	r3, #12
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a0a      	ldr	r2, [pc, #40]	; (8001494 <reset_graph_bounds+0x3c>)
 800146c:	6013      	str	r3, [r2, #0]
    graph_lower_bound = graphs[curr_graph].lower_bound;
 800146e:	4b07      	ldr	r3, [pc, #28]	; (800148c <reset_graph_bounds+0x34>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a07      	ldr	r2, [pc, #28]	; (8001490 <reset_graph_bounds+0x38>)
 8001474:	011b      	lsls	r3, r3, #4
 8001476:	4413      	add	r3, r2
 8001478:	3308      	adds	r3, #8
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a06      	ldr	r2, [pc, #24]	; (8001498 <reset_graph_bounds+0x40>)
 800147e:	6013      	str	r3, [r2, #0]
}
 8001480:	bf00      	nop
 8001482:	46bd      	mov	sp, r7
 8001484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop
 800148c:	2000028c 	.word	0x2000028c
 8001490:	08007af8 	.word	0x08007af8
 8001494:	20000014 	.word	0x20000014
 8001498:	20000288 	.word	0x20000288

0800149c <get_encoder_rotation>:

int get_encoder_rotation(){
 800149c:	b480      	push	{r7}
 800149e:	b083      	sub	sp, #12
 80014a0:	af00      	add	r7, sp, #0
    unsigned int tim3_cnt = TIM3->CNT;
 80014a2:	4b10      	ldr	r3, [pc, #64]	; (80014e4 <get_encoder_rotation+0x48>)
 80014a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a6:	603b      	str	r3, [r7, #0]
    int diff;
    if (tim3_cnt > tim3_prev_cnt)
 80014a8:	4b0f      	ldr	r3, [pc, #60]	; (80014e8 <get_encoder_rotation+0x4c>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	683a      	ldr	r2, [r7, #0]
 80014ae:	429a      	cmp	r2, r3
 80014b0:	d902      	bls.n	80014b8 <get_encoder_rotation+0x1c>
        diff = 1;
 80014b2:	2301      	movs	r3, #1
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	e00a      	b.n	80014ce <get_encoder_rotation+0x32>
    else if (tim3_cnt == tim3_prev_cnt)
 80014b8:	4b0b      	ldr	r3, [pc, #44]	; (80014e8 <get_encoder_rotation+0x4c>)
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	683a      	ldr	r2, [r7, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d102      	bne.n	80014c8 <get_encoder_rotation+0x2c>
        diff = 0;
 80014c2:	2300      	movs	r3, #0
 80014c4:	607b      	str	r3, [r7, #4]
 80014c6:	e002      	b.n	80014ce <get_encoder_rotation+0x32>
    else
        diff = -1;
 80014c8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014cc:	607b      	str	r3, [r7, #4]
    tim3_prev_cnt = tim3_cnt;
 80014ce:	4a06      	ldr	r2, [pc, #24]	; (80014e8 <get_encoder_rotation+0x4c>)
 80014d0:	683b      	ldr	r3, [r7, #0]
 80014d2:	6013      	str	r3, [r2, #0]
    return diff;
 80014d4:	687b      	ldr	r3, [r7, #4]
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr
 80014e2:	bf00      	nop
 80014e4:	40000400 	.word	0x40000400
 80014e8:	2000027c 	.word	0x2000027c

080014ec <electrical_load>:

void electrical_load(){
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0

    int diff = get_encoder_rotation();
 80014f2:	f7ff ffd3 	bl	800149c <get_encoder_rotation>
 80014f6:	6078      	str	r0, [r7, #4]

    diff <<= 8;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	021b      	lsls	r3, r3, #8
 80014fc:	607b      	str	r3, [r7, #4]

    if (!active_load){
 80014fe:	4b21      	ldr	r3, [pc, #132]	; (8001584 <electrical_load+0x98>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2b00      	cmp	r3, #0
 8001504:	d105      	bne.n	8001512 <electrical_load+0x26>
        amperage_load = 0;
 8001506:	4b20      	ldr	r3, [pc, #128]	; (8001588 <electrical_load+0x9c>)
 8001508:	2200      	movs	r2, #0
 800150a:	601a      	str	r2, [r3, #0]
        active_load = 1;
 800150c:	4b1d      	ldr	r3, [pc, #116]	; (8001584 <electrical_load+0x98>)
 800150e:	2201      	movs	r2, #1
 8001510:	601a      	str	r2, [r3, #0]
    }

    if(amperage_load + diff < 0){
 8001512:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <electrical_load+0x9c>)
 8001514:	681a      	ldr	r2, [r3, #0]
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4413      	add	r3, r2
 800151a:	2b00      	cmp	r3, #0
 800151c:	da04      	bge.n	8001528 <electrical_load+0x3c>
        amperage_load = 0;
 800151e:	4b1a      	ldr	r3, [pc, #104]	; (8001588 <electrical_load+0x9c>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]
        diff = 0;
 8001524:	2300      	movs	r3, #0
 8001526:	607b      	str	r3, [r7, #4]
    }

    if(amperage_load + diff >= MAX_ALLOWED_LOAD){
 8001528:	4b17      	ldr	r3, [pc, #92]	; (8001588 <electrical_load+0x9c>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	4413      	add	r3, r2
 8001530:	f242 720f 	movw	r2, #9999	; 0x270f
 8001534:	4293      	cmp	r3, r2
 8001536:	dd05      	ble.n	8001544 <electrical_load+0x58>
        amperage_load = MAX_ALLOWED_LOAD;
 8001538:	4b13      	ldr	r3, [pc, #76]	; (8001588 <electrical_load+0x9c>)
 800153a:	f242 7210 	movw	r2, #10000	; 0x2710
 800153e:	601a      	str	r2, [r3, #0]
        diff = 0;
 8001540:	2300      	movs	r3, #0
 8001542:	607b      	str	r3, [r7, #4]
    }

    amperage_load += diff;
 8001544:	4b10      	ldr	r3, [pc, #64]	; (8001588 <electrical_load+0x9c>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	4413      	add	r3, r2
 800154c:	4a0e      	ldr	r2, [pc, #56]	; (8001588 <electrical_load+0x9c>)
 800154e:	6013      	str	r3, [r2, #0]
    qc_t qc_state = GetStateQC();
 8001550:	f000 fd74 	bl	800203c <GetStateQC>
 8001554:	4603      	mov	r3, r0
 8001556:	70fb      	strb	r3, [r7, #3]
    if (qc_state != QC_OFF && qc_state != QC_5V && qc_state != QC_9V){
 8001558:	78fb      	ldrb	r3, [r7, #3]
 800155a:	2b00      	cmp	r3, #0
 800155c:	d008      	beq.n	8001570 <electrical_load+0x84>
 800155e:	78fb      	ldrb	r3, [r7, #3]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d005      	beq.n	8001570 <electrical_load+0x84>
 8001564:	78fb      	ldrb	r3, [r7, #3]
 8001566:	2b02      	cmp	r3, #2
 8001568:	d002      	beq.n	8001570 <electrical_load+0x84>
        amperage_load = 0;
 800156a:	4b07      	ldr	r3, [pc, #28]	; (8001588 <electrical_load+0x9c>)
 800156c:	2200      	movs	r2, #0
 800156e:	601a      	str	r2, [r3, #0]
    // 10000 - 1470 mA

    // !!!!!!! ATTENTION !!!!!!!!
    // find values for QC, using these values will cause damage to the device
    // !!!!!!! ATTENTION !!!!!!!!
    TIM2->CCR1 = amperage_load;
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <electrical_load+0x9c>)
 8001572:	681a      	ldr	r2, [r3, #0]
 8001574:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001578:	635a      	str	r2, [r3, #52]	; 0x34
}
 800157a:	bf00      	nop
 800157c:	3708      	adds	r7, #8
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	20000284 	.word	0x20000284
 8001588:	20000280 	.word	0x20000280

0800158c <read_circut_parameters>:

void read_circut_parameters(){
 800158c:	b580      	push	{r7, lr}
 800158e:	af00      	add	r7, sp, #0
    adrs_219 = 0x40;
 8001590:	4b19      	ldr	r3, [pc, #100]	; (80015f8 <read_circut_parameters+0x6c>)
 8001592:	2240      	movs	r2, #64	; 0x40
 8001594:	601a      	str	r2, [r3, #0]
    ina_curr = getCurrent_mA();
 8001596:	f7ff ff1b 	bl	80013d0 <getCurrent_mA>
 800159a:	eef0 7a40 	vmov.f32	s15, s0
 800159e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015a2:	ee17 2a90 	vmov	r2, s15
 80015a6:	4b15      	ldr	r3, [pc, #84]	; (80015fc <read_circut_parameters+0x70>)
 80015a8:	601a      	str	r2, [r3, #0]
    ina_vol = getBusVoltage_V() * 1000;
 80015aa:	f7ff feed 	bl	8001388 <getBusVoltage_V>
 80015ae:	eef0 7a40 	vmov.f32	s15, s0
 80015b2:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001600 <read_circut_parameters+0x74>
 80015b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015ba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015be:	ee17 2a90 	vmov	r2, s15
 80015c2:	4b10      	ldr	r3, [pc, #64]	; (8001604 <read_circut_parameters+0x78>)
 80015c4:	601a      	str	r2, [r3, #0]
    ina_vol_float = getBusVoltage_V();
 80015c6:	f7ff fedf 	bl	8001388 <getBusVoltage_V>
 80015ca:	eef0 7a40 	vmov.f32	s15, s0
 80015ce:	4b0e      	ldr	r3, [pc, #56]	; (8001608 <read_circut_parameters+0x7c>)
 80015d0:	edc3 7a00 	vstr	s15, [r3]
    ina_pwr = getPower_mW();
 80015d4:	f7ff ff1e 	bl	8001414 <getPower_mW>
 80015d8:	eef0 7a40 	vmov.f32	s15, s0
 80015dc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015e0:	ee17 2a90 	vmov	r2, s15
 80015e4:	4b09      	ldr	r3, [pc, #36]	; (800160c <read_circut_parameters+0x80>)
 80015e6:	601a      	str	r2, [r3, #0]

    ina_curr /= 2; // FIXME: bug, but working
 80015e8:	4b04      	ldr	r3, [pc, #16]	; (80015fc <read_circut_parameters+0x70>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	085b      	lsrs	r3, r3, #1
 80015ee:	4a03      	ldr	r2, [pc, #12]	; (80015fc <read_circut_parameters+0x70>)
 80015f0:	6013      	str	r3, [r2, #0]
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000008 	.word	0x20000008
 80015fc:	2000026c 	.word	0x2000026c
 8001600:	447a0000 	.word	0x447a0000
 8001604:	20000270 	.word	0x20000270
 8001608:	20000274 	.word	0x20000274
 800160c:	20000278 	.word	0x20000278

08001610 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
    /* Prevent unused argument(s) compilation warning */

    if(htim == &htim1){
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	4a06      	ldr	r2, [pc, #24]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d105      	bne.n	800162c <HAL_TIM_PeriodElapsedCallback+0x1c>
        //HAL_GPIO_TogglePin(LD4_GPIO_Port, LD4_Pin);
        can_be_pressed = 1;
 8001620:	4b05      	ldr	r3, [pc, #20]	; (8001638 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001622:	2201      	movs	r2, #1
 8001624:	601a      	str	r2, [r3, #0]
        HAL_TIM_Base_Stop_IT(&htim1);
 8001626:	4803      	ldr	r0, [pc, #12]	; (8001634 <HAL_TIM_PeriodElapsedCallback+0x24>)
 8001628:	f004 f8f2 	bl	8005810 <HAL_TIM_Base_Stop_IT>
    }
}
 800162c:	bf00      	nop
 800162e:	3708      	adds	r7, #8
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	20000188 	.word	0x20000188
 8001638:	20000010 	.word	0x20000010

0800163c <on_button_clicked>:

void on_button_clicked(){
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
    switch (state){
 8001642:	4b76      	ldr	r3, [pc, #472]	; (800181c <on_button_clicked+0x1e0>)
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	b2db      	uxtb	r3, r3
 8001648:	2b04      	cmp	r3, #4
 800164a:	f200 80e2 	bhi.w	8001812 <on_button_clicked+0x1d6>
 800164e:	a201      	add	r2, pc, #4	; (adr r2, 8001654 <on_button_clicked+0x18>)
 8001650:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001654:	08001669 	.word	0x08001669
 8001658:	0800169b 	.word	0x0800169b
 800165c:	08001727 	.word	0x08001727
 8001660:	08001747 	.word	0x08001747
 8001664:	0800176d 	.word	0x0800176d
        case MAIN_MENU:
            state=move+1;
 8001668:	4b6d      	ldr	r3, [pc, #436]	; (8001820 <on_button_clicked+0x1e4>)
 800166a:	881b      	ldrh	r3, [r3, #0]
 800166c:	b29b      	uxth	r3, r3
 800166e:	b2db      	uxtb	r3, r3
 8001670:	3301      	adds	r3, #1
 8001672:	b2da      	uxtb	r2, r3
 8001674:	4b69      	ldr	r3, [pc, #420]	; (800181c <on_button_clicked+0x1e0>)
 8001676:	701a      	strb	r2, [r3, #0]
            draw_fill(0);
 8001678:	2000      	movs	r0, #0
 800167a:	f7ff fabf 	bl	8000bfc <draw_fill>
            move=0;
 800167e:	4b68      	ldr	r3, [pc, #416]	; (8001820 <on_button_clicked+0x1e4>)
 8001680:	2200      	movs	r2, #0
 8001682:	801a      	strh	r2, [r3, #0]
			if(move == QC)
 8001684:	4b66      	ldr	r3, [pc, #408]	; (8001820 <on_button_clicked+0x1e4>)
 8001686:	881b      	ldrh	r3, [r3, #0]
 8001688:	b29b      	uxth	r3, r3
 800168a:	2b01      	cmp	r3, #1
 800168c:	f040 80ba 	bne.w	8001804 <on_button_clicked+0x1c8>
			{
				TIM2->CCR1 = 0;
 8001690:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001694:	2200      	movs	r2, #0
 8001696:	635a      	str	r2, [r3, #52]	; 0x34
			}
            break;
 8001698:	e0b4      	b.n	8001804 <on_button_clicked+0x1c8>

        case QC:
			
            switch (move){
 800169a:	4b61      	ldr	r3, [pc, #388]	; (8001820 <on_button_clicked+0x1e4>)
 800169c:	881b      	ldrh	r3, [r3, #0]
 800169e:	b29b      	uxth	r3, r3
 80016a0:	2b05      	cmp	r3, #5
 80016a2:	f200 80b1 	bhi.w	8001808 <on_button_clicked+0x1cc>
 80016a6:	a201      	add	r2, pc, #4	; (adr r2, 80016ac <on_button_clicked+0x70>)
 80016a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ac:	080016c5 	.word	0x080016c5
 80016b0:	080016d7 	.word	0x080016d7
 80016b4:	080016dd 	.word	0x080016dd
 80016b8:	080016e3 	.word	0x080016e3
 80016bc:	080016e9 	.word	0x080016e9
 80016c0:	080016ef 	.word	0x080016ef
                case EXIT_TO_MAIN_MENU:
                    state=MAIN_MENU;
 80016c4:	4b55      	ldr	r3, [pc, #340]	; (800181c <on_button_clicked+0x1e0>)
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
                    draw_clear();
 80016ca:	f7ff faa4 	bl	8000c16 <draw_clear>
                    move=0;
 80016ce:	4b54      	ldr	r3, [pc, #336]	; (8001820 <on_button_clicked+0x1e4>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	801a      	strh	r2, [r3, #0]
                    break;
 80016d4:	e026      	b.n	8001724 <on_button_clicked+0xe8>

                case SET_5V:
                    Set_5V();
 80016d6:	f000 fd49 	bl	800216c <Set_5V>
                    break;
 80016da:	e023      	b.n	8001724 <on_button_clicked+0xe8>

                case SET_9V:
                    Set_9V();
 80016dc:	f000 fd54 	bl	8002188 <Set_9V>
                    break;
 80016e0:	e020      	b.n	8001724 <on_button_clicked+0xe8>

                case SET_12V:
                    Set_12V();
 80016e2:	f000 fd5f 	bl	80021a4 <Set_12V>
                    break;
 80016e6:	e01d      	b.n	8001724 <on_button_clicked+0xe8>

                case SET_20V:
                    Set_20V();
 80016e8:	f000 fd6a 	bl	80021c0 <Set_20V>
                    break;
 80016ec:	e01a      	b.n	8001724 <on_button_clicked+0xe8>

                case CONTINUOUS_MODE:
                    //ContinuousMode();
                	DM_33V();
 80016ee:	f000 fd11 	bl	8002114 <DM_33V>
                		HAL_Delay(3);
 80016f2:	2003      	movs	r0, #3
 80016f4:	f001 fe0a 	bl	800330c <HAL_Delay>
                		DP_06V();
 80016f8:	f000 fcac 	bl	8002054 <DP_06V>
                		HAL_Delay(60);
 80016fc:	203c      	movs	r0, #60	; 0x3c
 80016fe:	f001 fe05 	bl	800330c <HAL_Delay>
                    for(int i = 0; i < 10; ++i){
 8001702:	2300      	movs	r3, #0
 8001704:	607b      	str	r3, [r7, #4]
 8001706:	e009      	b.n	800171c <on_button_clicked+0xe0>
                    	draw_clear();
 8001708:	f7ff fa85 	bl	8000c16 <draw_clear>
                        IncVoltage();
 800170c:	f000 fd66 	bl	80021dc <IncVoltage>
                        HAL_Delay(50);
 8001710:	2032      	movs	r0, #50	; 0x32
 8001712:	f001 fdfb 	bl	800330c <HAL_Delay>
                    for(int i = 0; i < 10; ++i){
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	3301      	adds	r3, #1
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b09      	cmp	r3, #9
 8001720:	ddf2      	ble.n	8001708 <on_button_clicked+0xcc>
					//HAL_Delay(2500);
//					for(int i = 0; i < 25; ++i){
//                        DecVoltage();
//                        HAL_Delay(350);
//                    }
                    break;
 8001722:	bf00      	nop

            }
            break;
 8001724:	e070      	b.n	8001808 <on_button_clicked+0x1cc>

        case POWER:
            switch (move){
 8001726:	4b3e      	ldr	r3, [pc, #248]	; (8001820 <on_button_clicked+0x1e4>)
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	b29b      	uxth	r3, r3
 800172c:	2b00      	cmp	r3, #0
 800172e:	d16d      	bne.n	800180c <on_button_clicked+0x1d0>
                case EXIT_TO_MAIN_MENU:
                    state=MAIN_MENU;
 8001730:	4b3a      	ldr	r3, [pc, #232]	; (800181c <on_button_clicked+0x1e0>)
 8001732:	2200      	movs	r2, #0
 8001734:	701a      	strb	r2, [r3, #0]
                    draw_fill (0);
 8001736:	2000      	movs	r0, #0
 8001738:	f7ff fa60 	bl	8000bfc <draw_fill>
                    move=0;
 800173c:	4b38      	ldr	r3, [pc, #224]	; (8001820 <on_button_clicked+0x1e4>)
 800173e:	2200      	movs	r2, #0
 8001740:	801a      	strh	r2, [r3, #0]
                    break;
 8001742:	bf00      	nop
            }
            break;
 8001744:	e062      	b.n	800180c <on_button_clicked+0x1d0>

        case CURRENT_CONTROL:
            switch (move){
 8001746:	4b36      	ldr	r3, [pc, #216]	; (8001820 <on_button_clicked+0x1e4>)
 8001748:	881b      	ldrh	r3, [r3, #0]
 800174a:	b29b      	uxth	r3, r3
 800174c:	2b00      	cmp	r3, #0
 800174e:	d15f      	bne.n	8001810 <on_button_clicked+0x1d4>
                case EXIT_TO_MAIN_MENU:
                    state=MAIN_MENU;
 8001750:	4b32      	ldr	r3, [pc, #200]	; (800181c <on_button_clicked+0x1e0>)
 8001752:	2200      	movs	r2, #0
 8001754:	701a      	strb	r2, [r3, #0]
                    draw_fill (0);
 8001756:	2000      	movs	r0, #0
 8001758:	f7ff fa50 	bl	8000bfc <draw_fill>
                    move=0;
 800175c:	4b30      	ldr	r3, [pc, #192]	; (8001820 <on_button_clicked+0x1e4>)
 800175e:	2200      	movs	r2, #0
 8001760:	801a      	strh	r2, [r3, #0]
                    active_load=0;
 8001762:	4b30      	ldr	r3, [pc, #192]	; (8001824 <on_button_clicked+0x1e8>)
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]
                    break;
 8001768:	bf00      	nop
            }
            break;
 800176a:	e051      	b.n	8001810 <on_button_clicked+0x1d4>

        case GRAPHS:
            if(graph_toggle_state == GRAPH_TOGGLE_NONE){
 800176c:	4b2e      	ldr	r3, [pc, #184]	; (8001828 <on_button_clicked+0x1ec>)
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b00      	cmp	r3, #0
 8001774:	d13a      	bne.n	80017ec <on_button_clicked+0x1b0>
                if (move == EXIT_TO_MAIN_MENU){
 8001776:	4b2a      	ldr	r3, [pc, #168]	; (8001820 <on_button_clicked+0x1e4>)
 8001778:	881b      	ldrh	r3, [r3, #0]
 800177a:	b29b      	uxth	r3, r3
 800177c:	2b00      	cmp	r3, #0
 800177e:	d10c      	bne.n	800179a <on_button_clicked+0x15e>
                    state=move;
 8001780:	4b27      	ldr	r3, [pc, #156]	; (8001820 <on_button_clicked+0x1e4>)
 8001782:	881b      	ldrh	r3, [r3, #0]
 8001784:	b29b      	uxth	r3, r3
 8001786:	b2da      	uxtb	r2, r3
 8001788:	4b24      	ldr	r3, [pc, #144]	; (800181c <on_button_clicked+0x1e0>)
 800178a:	701a      	strb	r2, [r3, #0]
                    draw_fill (0);
 800178c:	2000      	movs	r0, #0
 800178e:	f7ff fa35 	bl	8000bfc <draw_fill>
                    move=0;
 8001792:	4b23      	ldr	r3, [pc, #140]	; (8001820 <on_button_clicked+0x1e4>)
 8001794:	2200      	movs	r2, #0
 8001796:	801a      	strh	r2, [r3, #0]
                    break;
 8001798:	e03b      	b.n	8001812 <on_button_clicked+0x1d6>
                }

                draw_graph_menu_clear_selection();
 800179a:	f7ff fd17 	bl	80011cc <draw_graph_menu_clear_selection>

                switch(move){
 800179e:	4b20      	ldr	r3, [pc, #128]	; (8001820 <on_button_clicked+0x1e4>)
 80017a0:	881b      	ldrh	r3, [r3, #0]
 80017a2:	b29b      	uxth	r3, r3
 80017a4:	3b01      	subs	r3, #1
 80017a6:	2b03      	cmp	r3, #3
 80017a8:	d819      	bhi.n	80017de <on_button_clicked+0x1a2>
 80017aa:	a201      	add	r2, pc, #4	; (adr r2, 80017b0 <on_button_clicked+0x174>)
 80017ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80017b0:	080017c1 	.word	0x080017c1
 80017b4:	080017c7 	.word	0x080017c7
 80017b8:	080017cd 	.word	0x080017cd
 80017bc:	080017d9 	.word	0x080017d9
                    case GRAPH_TOGGLE_UPPER_BOUND:
                        draw_graph_menu_upper_bound_selected();
 80017c0:	f7ff fc60 	bl	8001084 <draw_graph_menu_upper_bound_selected>
                        break;
 80017c4:	e00b      	b.n	80017de <on_button_clicked+0x1a2>
                    case GRAPH_TOGGLE_LOWER_BOUND:
                        draw_graph_menu_lower_bound_selected();
 80017c6:	f7ff fc7b 	bl	80010c0 <draw_graph_menu_lower_bound_selected>
                        break;
 80017ca:	e008      	b.n	80017de <on_button_clicked+0x1a2>
                    case GRAPH_TOGGLE_RESET:
                        reset_graph_bounds();
 80017cc:	f7ff fe44 	bl	8001458 <reset_graph_bounds>
                        move=0;
 80017d0:	4b13      	ldr	r3, [pc, #76]	; (8001820 <on_button_clicked+0x1e4>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	801a      	strh	r2, [r3, #0]
                        break;
 80017d6:	e002      	b.n	80017de <on_button_clicked+0x1a2>
                    case GRAPH_TOGGLE_DATA:
                        reset_graph_bounds();
 80017d8:	f7ff fe3e 	bl	8001458 <reset_graph_bounds>
                        break;
 80017dc:	bf00      	nop
                }

                graph_toggle_state = move;
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <on_button_clicked+0x1e4>)
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	b2da      	uxtb	r2, r3
 80017e6:	4b10      	ldr	r3, [pc, #64]	; (8001828 <on_button_clicked+0x1ec>)
 80017e8:	701a      	strb	r2, [r3, #0]
                draw_graph_menu_upper_bound_deselect();
                draw_graph_menu_lower_bound_deselect();
                draw_graph_menu_upper_bound_button();
                draw_graph_menu_lower_bound_button();
            }
            break;
 80017ea:	e012      	b.n	8001812 <on_button_clicked+0x1d6>
                graph_toggle_state = GRAPH_TOGGLE_NONE;
 80017ec:	4b0e      	ldr	r3, [pc, #56]	; (8001828 <on_button_clicked+0x1ec>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	701a      	strb	r2, [r3, #0]
                draw_graph_menu_upper_bound_deselect();
 80017f2:	f7ff fc51 	bl	8001098 <draw_graph_menu_upper_bound_deselect>
                draw_graph_menu_lower_bound_deselect();
 80017f6:	f7ff fc6d 	bl	80010d4 <draw_graph_menu_lower_bound_deselect>
                draw_graph_menu_upper_bound_button();
 80017fa:	f7ff fc2f 	bl	800105c <draw_graph_menu_upper_bound_button>
                draw_graph_menu_lower_bound_button();
 80017fe:	f7ff fc37 	bl	8001070 <draw_graph_menu_lower_bound_button>
            break;
 8001802:	e006      	b.n	8001812 <on_button_clicked+0x1d6>
            break;
 8001804:	bf00      	nop
 8001806:	e004      	b.n	8001812 <on_button_clicked+0x1d6>
            break;
 8001808:	bf00      	nop
 800180a:	e002      	b.n	8001812 <on_button_clicked+0x1d6>
            break;
 800180c:	bf00      	nop
 800180e:	e000      	b.n	8001812 <on_button_clicked+0x1d6>
            break;
 8001810:	bf00      	nop
    }
}
 8001812:	bf00      	nop
 8001814:	3708      	adds	r7, #8
 8001816:	46bd      	mov	sp, r7
 8001818:	bd80      	pop	{r7, pc}
 800181a:	bf00      	nop
 800181c:	20000264 	.word	0x20000264
 8001820:	20000260 	.word	0x20000260
 8001824:	20000284 	.word	0x20000284
 8001828:	20000265 	.word	0x20000265

0800182c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin==KEY_Pin) {
 8001836:	88fb      	ldrh	r3, [r7, #6]
 8001838:	2b04      	cmp	r3, #4
 800183a:	d118      	bne.n	800186e <HAL_GPIO_EXTI_Callback+0x42>
        if (can_be_pressed) {
 800183c:	4b0e      	ldr	r3, [pc, #56]	; (8001878 <HAL_GPIO_EXTI_Callback+0x4c>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d014      	beq.n	800186e <HAL_GPIO_EXTI_Callback+0x42>
            can_be_pressed = 0;
 8001844:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001846:	2200      	movs	r2, #0
 8001848:	601a      	str	r2, [r3, #0]
            btn_state = !btn_state;
 800184a:	4b0c      	ldr	r3, [pc, #48]	; (800187c <HAL_GPIO_EXTI_Callback+0x50>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b00      	cmp	r3, #0
 8001850:	bf0c      	ite	eq
 8001852:	2301      	moveq	r3, #1
 8001854:	2300      	movne	r3, #0
 8001856:	b2db      	uxtb	r3, r3
 8001858:	461a      	mov	r2, r3
 800185a:	4b08      	ldr	r3, [pc, #32]	; (800187c <HAL_GPIO_EXTI_Callback+0x50>)
 800185c:	601a      	str	r2, [r3, #0]
            is_drawn = 0;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <HAL_GPIO_EXTI_Callback+0x54>)
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]

            on_button_clicked();
 8001864:	f7ff feea 	bl	800163c <on_button_clicked>

            HAL_TIM_Base_Start_IT(&htim1);
 8001868:	4806      	ldr	r0, [pc, #24]	; (8001884 <HAL_GPIO_EXTI_Callback+0x58>)
 800186a:	f003 ff6f 	bl	800574c <HAL_TIM_Base_Start_IT>
        }
    }

}
 800186e:	bf00      	nop
 8001870:	3708      	adds	r7, #8
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	20000010 	.word	0x20000010
 800187c:	2000000c 	.word	0x2000000c
 8001880:	20000268 	.word	0x20000268
 8001884:	20000188 	.word	0x20000188

08001888 <setup>:

void setup(){
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
    HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 800188c:	213c      	movs	r1, #60	; 0x3c
 800188e:	480f      	ldr	r0, [pc, #60]	; (80018cc <setup+0x44>)
 8001890:	f004 f99c 	bl	8005bcc <HAL_TIM_Encoder_Start>
    draw_init();
 8001894:	f7ff f9ac 	bl	8000bf0 <draw_init>
	Init_5V();
 8001898:	f000 fc54 	bl	8002144 <Init_5V>
  	HAL_Delay(3);
 800189c:	2003      	movs	r0, #3
 800189e:	f001 fd35 	bl	800330c <HAL_Delay>
    HAL_Delay(500);
 80018a2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018a6:	f001 fd31 	bl	800330c <HAL_Delay>
    draw_clear();
 80018aa:	f7ff f9b4 	bl	8000c16 <draw_clear>
    adrs_219 = 0x40;
 80018ae:	4b08      	ldr	r3, [pc, #32]	; (80018d0 <setup+0x48>)
 80018b0:	2240      	movs	r2, #64	; 0x40
 80018b2:	601a      	str	r2, [r3, #0]
    setCalibration_32V_2A();
 80018b4:	f7ff fd00 	bl	80012b8 <setCalibration_32V_2A>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80018b8:	2100      	movs	r1, #0
 80018ba:	4806      	ldr	r0, [pc, #24]	; (80018d4 <setup+0x4c>)
 80018bc:	f004 f830 	bl	8005920 <HAL_TIM_PWM_Start>
	TIM2->CCR1 = 0;
 80018c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80018c4:	2200      	movs	r2, #0
 80018c6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80018c8:	bf00      	nop
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000218 	.word	0x20000218
 80018d0:	20000008 	.word	0x20000008
 80018d4:	200001d0 	.word	0x200001d0

080018d8 <loop>:
        }
        device_available = 1;
    }
}

void loop(){
 80018d8:	b580      	push	{r7, lr}
 80018da:	b082      	sub	sp, #8
 80018dc:	af00      	add	r7, sp, #0
    move_prev = move;
 80018de:	4ba1      	ldr	r3, [pc, #644]	; (8001b64 <loop+0x28c>)
 80018e0:	881b      	ldrh	r3, [r3, #0]
 80018e2:	b29a      	uxth	r2, r3
 80018e4:	4ba0      	ldr	r3, [pc, #640]	; (8001b68 <loop+0x290>)
 80018e6:	801a      	strh	r2, [r3, #0]

    //board_protection();

    switch(state){
 80018e8:	4ba0      	ldr	r3, [pc, #640]	; (8001b6c <loop+0x294>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	2b04      	cmp	r3, #4
 80018f0:	f200 8131 	bhi.w	8001b56 <loop+0x27e>
 80018f4:	a201      	add	r2, pc, #4	; (adr r2, 80018fc <loop+0x24>)
 80018f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018fa:	bf00      	nop
 80018fc:	08001911 	.word	0x08001911
 8001900:	08001945 	.word	0x08001945
 8001904:	080019ad 	.word	0x080019ad
 8001908:	080019fb 	.word	0x080019fb
 800190c:	08001a0b 	.word	0x08001a0b

        case MAIN_MENU:
            move = ((TIM3->CNT)>>2)%4;
 8001910:	4b97      	ldr	r3, [pc, #604]	; (8001b70 <loop+0x298>)
 8001912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001914:	089b      	lsrs	r3, r3, #2
 8001916:	b29b      	uxth	r3, r3
 8001918:	f003 0303 	and.w	r3, r3, #3
 800191c:	b29a      	uxth	r2, r3
 800191e:	4b91      	ldr	r3, [pc, #580]	; (8001b64 <loop+0x28c>)
 8001920:	801a      	strh	r2, [r3, #0]
            if (!is_drawn) {
 8001922:	4b94      	ldr	r3, [pc, #592]	; (8001b74 <loop+0x29c>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d101      	bne.n	800192e <loop+0x56>
                draw_main_menu();
 800192a:	f7ff f9a5 	bl	8000c78 <draw_main_menu>
            }
            draw_main_menu_selection(move, move_prev);
 800192e:	4b8d      	ldr	r3, [pc, #564]	; (8001b64 <loop+0x28c>)
 8001930:	881b      	ldrh	r3, [r3, #0]
 8001932:	b29b      	uxth	r3, r3
 8001934:	4a8c      	ldr	r2, [pc, #560]	; (8001b68 <loop+0x290>)
 8001936:	8812      	ldrh	r2, [r2, #0]
 8001938:	b292      	uxth	r2, r2
 800193a:	4611      	mov	r1, r2
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fa4f 	bl	8000de0 <draw_main_menu_selection>
            break;
 8001942:	e108      	b.n	8001b56 <loop+0x27e>

        case QC:
            move = ((TIM3->CNT)>>2)%6;
 8001944:	4b8a      	ldr	r3, [pc, #552]	; (8001b70 <loop+0x298>)
 8001946:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001948:	0899      	lsrs	r1, r3, #2
 800194a:	4b8b      	ldr	r3, [pc, #556]	; (8001b78 <loop+0x2a0>)
 800194c:	fba3 2301 	umull	r2, r3, r3, r1
 8001950:	089a      	lsrs	r2, r3, #2
 8001952:	4613      	mov	r3, r2
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	4413      	add	r3, r2
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	1aca      	subs	r2, r1, r3
 800195c:	b292      	uxth	r2, r2
 800195e:	4b81      	ldr	r3, [pc, #516]	; (8001b64 <loop+0x28c>)
 8001960:	801a      	strh	r2, [r3, #0]

            if (!is_drawn) {
 8001962:	4b84      	ldr	r3, [pc, #528]	; (8001b74 <loop+0x29c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	2b00      	cmp	r3, #0
 8001968:	d104      	bne.n	8001974 <loop+0x9c>
                draw_qc_menu();
 800196a:	f7ff f9c3 	bl	8000cf4 <draw_qc_menu>
                is_drawn=1;
 800196e:	4b81      	ldr	r3, [pc, #516]	; (8001b74 <loop+0x29c>)
 8001970:	2201      	movs	r2, #1
 8001972:	601a      	str	r2, [r3, #0]
            }
          
		  	if(move_prev != EXIT_TO_MAIN_MENU){
 8001974:	4b7c      	ldr	r3, [pc, #496]	; (8001b68 <loop+0x290>)
 8001976:	881b      	ldrh	r3, [r3, #0]
 8001978:	b29b      	uxth	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d005      	beq.n	800198a <loop+0xb2>
				draw_qc_menu_deselect(move_prev);
 800197e:	4b7a      	ldr	r3, [pc, #488]	; (8001b68 <loop+0x290>)
 8001980:	881b      	ldrh	r3, [r3, #0]
 8001982:	b29b      	uxth	r3, r3
 8001984:	4618      	mov	r0, r3
 8001986:	f7ff f9fd 	bl	8000d84 <draw_qc_menu_deselect>
			}
			if (move == EXIT_TO_MAIN_MENU){
 800198a:	4b76      	ldr	r3, [pc, #472]	; (8001b64 <loop+0x28c>)
 800198c:	881b      	ldrh	r3, [r3, #0]
 800198e:	b29b      	uxth	r3, r3
 8001990:	2b00      	cmp	r3, #0
 8001992:	d102      	bne.n	800199a <loop+0xc2>
				draw_exit_focus();
 8001994:	f7ff f961 	bl	8000c5a <draw_exit_focus>
            else{
				draw_qc_menu_focus(move);
				draw_exit_button();
			}
			
            break;
 8001998:	e0dd      	b.n	8001b56 <loop+0x27e>
				draw_qc_menu_focus(move);
 800199a:	4b72      	ldr	r3, [pc, #456]	; (8001b64 <loop+0x28c>)
 800199c:	881b      	ldrh	r3, [r3, #0]
 800199e:	b29b      	uxth	r3, r3
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7ff fa06 	bl	8000db2 <draw_qc_menu_focus>
				draw_exit_button();
 80019a6:	f7ff f942 	bl	8000c2e <draw_exit_button>
            break;
 80019aa:	e0d4      	b.n	8001b56 <loop+0x27e>

        case POWER:
            move = ((TIM3->CNT)>>2)%1;
 80019ac:	4b70      	ldr	r3, [pc, #448]	; (8001b70 <loop+0x298>)
 80019ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019b0:	4b6c      	ldr	r3, [pc, #432]	; (8001b64 <loop+0x28c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	801a      	strh	r2, [r3, #0]
            if (!is_drawn) {
 80019b6:	4b6f      	ldr	r3, [pc, #444]	; (8001b74 <loop+0x29c>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d103      	bne.n	80019c6 <loop+0xee>
                is_drawn=1;
 80019be:	4b6d      	ldr	r3, [pc, #436]	; (8001b74 <loop+0x29c>)
 80019c0:	2201      	movs	r2, #1
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	e003      	b.n	80019ce <loop+0xf6>
            }else{
                HAL_Delay(500);
 80019c6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019ca:	f001 fc9f 	bl	800330c <HAL_Delay>
            }
            read_circut_parameters();
 80019ce:	f7ff fddd 	bl	800158c <read_circut_parameters>
            draw_power_menu(ina_vol, ina_curr, ina_pwr);
 80019d2:	4b6a      	ldr	r3, [pc, #424]	; (8001b7c <loop+0x2a4>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a6a      	ldr	r2, [pc, #424]	; (8001b80 <loop+0x2a8>)
 80019d8:	6811      	ldr	r1, [r2, #0]
 80019da:	4a6a      	ldr	r2, [pc, #424]	; (8001b84 <loop+0x2ac>)
 80019dc:	6812      	ldr	r2, [r2, #0]
 80019de:	4618      	mov	r0, r3
 80019e0:	f7ff fa26 	bl	8000e30 <draw_power_menu>
			if(move == EXIT_TO_MAIN_MENU){
 80019e4:	4b5f      	ldr	r3, [pc, #380]	; (8001b64 <loop+0x28c>)
 80019e6:	881b      	ldrh	r3, [r3, #0]
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d102      	bne.n	80019f4 <loop+0x11c>
				draw_exit_focus();
 80019ee:	f7ff f934 	bl	8000c5a <draw_exit_focus>
			}
            else{
				draw_exit_button();
			}
            break;
 80019f2:	e0b0      	b.n	8001b56 <loop+0x27e>
				draw_exit_button();
 80019f4:	f7ff f91b 	bl	8000c2e <draw_exit_button>
            break;
 80019f8:	e0ad      	b.n	8001b56 <loop+0x27e>

        case CURRENT_CONTROL:
            electrical_load();
 80019fa:	f7ff fd77 	bl	80014ec <electrical_load>
            draw_current_control_menu(amperage_load);
 80019fe:	4b62      	ldr	r3, [pc, #392]	; (8001b88 <loop+0x2b0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff fa68 	bl	8000ed8 <draw_current_control_menu>
            break;
 8001a08:	e0a5      	b.n	8001b56 <loop+0x27e>

        case GRAPHS:
            move = ((TIM3->CNT)>>2)%5;
 8001a0a:	4b59      	ldr	r3, [pc, #356]	; (8001b70 <loop+0x298>)
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0e:	0899      	lsrs	r1, r3, #2
 8001a10:	4b5e      	ldr	r3, [pc, #376]	; (8001b8c <loop+0x2b4>)
 8001a12:	fba3 2301 	umull	r2, r3, r3, r1
 8001a16:	089a      	lsrs	r2, r3, #2
 8001a18:	4613      	mov	r3, r2
 8001a1a:	009b      	lsls	r3, r3, #2
 8001a1c:	4413      	add	r3, r2
 8001a1e:	1aca      	subs	r2, r1, r3
 8001a20:	b292      	uxth	r2, r2
 8001a22:	4b50      	ldr	r3, [pc, #320]	; (8001b64 <loop+0x28c>)
 8001a24:	801a      	strh	r2, [r3, #0]
            read_circut_parameters();
 8001a26:	f7ff fdb1 	bl	800158c <read_circut_parameters>
            draw_graph_builder_menu(graph_lower_bound, graph_upper_bound, graphs, curr_graph);
 8001a2a:	4b59      	ldr	r3, [pc, #356]	; (8001b90 <loop+0x2b8>)
 8001a2c:	6818      	ldr	r0, [r3, #0]
 8001a2e:	4b59      	ldr	r3, [pc, #356]	; (8001b94 <loop+0x2bc>)
 8001a30:	6819      	ldr	r1, [r3, #0]
 8001a32:	4b59      	ldr	r3, [pc, #356]	; (8001b98 <loop+0x2c0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4a59      	ldr	r2, [pc, #356]	; (8001b9c <loop+0x2c4>)
 8001a38:	f7ff fad4 	bl	8000fe4 <draw_graph_builder_menu>
            HAL_Delay(50);
 8001a3c:	2032      	movs	r0, #50	; 0x32
 8001a3e:	f001 fc65 	bl	800330c <HAL_Delay>
            int delta = 0;
 8001a42:	2300      	movs	r3, #0
 8001a44:	603b      	str	r3, [r7, #0]
            switch (graph_toggle_state){
 8001a46:	4b56      	ldr	r3, [pc, #344]	; (8001ba0 <loop+0x2c8>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	b2db      	uxtb	r3, r3
 8001a4c:	2b04      	cmp	r3, #4
 8001a4e:	f200 8081 	bhi.w	8001b54 <loop+0x27c>
 8001a52:	a201      	add	r2, pc, #4	; (adr r2, 8001a58 <loop+0x180>)
 8001a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a58:	08001a6d 	.word	0x08001a6d
 8001a5c:	08001ab9 	.word	0x08001ab9
 8001a60:	08001ae7 	.word	0x08001ae7
 8001a64:	08001b47 	.word	0x08001b47
 8001a68:	08001b15 	.word	0x08001b15
                case GRAPH_TOGGLE_NONE:

                    draw_graph_menu_clear_selection();
 8001a6c:	f7ff fbae 	bl	80011cc <draw_graph_menu_clear_selection>

                    draw_graph_menu_exit_button();
 8001a70:	f7ff fb90 	bl	8001194 <draw_graph_menu_exit_button>

                    switch(move){
 8001a74:	4b3b      	ldr	r3, [pc, #236]	; (8001b64 <loop+0x28c>)
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	b29b      	uxth	r3, r3
 8001a7a:	2b04      	cmp	r3, #4
 8001a7c:	d865      	bhi.n	8001b4a <loop+0x272>
 8001a7e:	a201      	add	r2, pc, #4	; (adr r2, 8001a84 <loop+0x1ac>)
 8001a80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a84:	08001a99 	.word	0x08001a99
 8001a88:	08001a9f 	.word	0x08001a9f
 8001a8c:	08001aa5 	.word	0x08001aa5
 8001a90:	08001aab 	.word	0x08001aab
 8001a94:	08001ab1 	.word	0x08001ab1
                        case EXIT_TO_MAIN_MENU:
                            draw_graph_menu_exit_focus();
 8001a98:	f7ff fb8a 	bl	80011b0 <draw_graph_menu_exit_focus>
                            break;
 8001a9c:	e00b      	b.n	8001ab6 <loop+0x1de>
                        case GRAPH_TOGGLE_UPPER_BOUND:
                            draw_graph_menu_upper_bound_focus();
 8001a9e:	f7ff fb05 	bl	80010ac <draw_graph_menu_upper_bound_focus>
                            break;
 8001aa2:	e008      	b.n	8001ab6 <loop+0x1de>
                        case GRAPH_TOGGLE_LOWER_BOUND:
                            draw_graph_menu_lower_bound_focus();
 8001aa4:	f7ff fb20 	bl	80010e8 <draw_graph_menu_lower_bound_focus>
                            break;
 8001aa8:	e005      	b.n	8001ab6 <loop+0x1de>
                        case GRAPH_TOGGLE_RESET:
                            draw_graph_menu_reset_focus();
 8001aaa:	f7ff fb3f 	bl	800112c <draw_graph_menu_reset_focus>
                            break;
 8001aae:	e002      	b.n	8001ab6 <loop+0x1de>
                        case GRAPH_TOGGLE_DATA:
                            draw_graph_menu_data_focus();
 8001ab0:	f7ff fb54 	bl	800115c <draw_graph_menu_data_focus>
                            break;
 8001ab4:	bf00      	nop
                    }
                    break;
 8001ab6:	e048      	b.n	8001b4a <loop+0x272>
                case GRAPH_TOGGLE_UPPER_BOUND:
                    delta = get_encoder_rotation() << 8;
 8001ab8:	f7ff fcf0 	bl	800149c <get_encoder_rotation>
 8001abc:	4603      	mov	r3, r0
 8001abe:	021b      	lsls	r3, r3, #8
 8001ac0:	603b      	str	r3, [r7, #0]
                    graph_upper_bound += delta;
 8001ac2:	4b34      	ldr	r3, [pc, #208]	; (8001b94 <loop+0x2bc>)
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	4413      	add	r3, r2
 8001aca:	4a32      	ldr	r2, [pc, #200]	; (8001b94 <loop+0x2bc>)
 8001acc:	6013      	str	r3, [r2, #0]
                    if (graph_upper_bound <= graph_lower_bound){
 8001ace:	4b31      	ldr	r3, [pc, #196]	; (8001b94 <loop+0x2bc>)
 8001ad0:	681a      	ldr	r2, [r3, #0]
 8001ad2:	4b2f      	ldr	r3, [pc, #188]	; (8001b90 <loop+0x2b8>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	429a      	cmp	r2, r3
 8001ad8:	dc39      	bgt.n	8001b4e <loop+0x276>
                        graph_upper_bound = graph_lower_bound + 1;
 8001ada:	4b2d      	ldr	r3, [pc, #180]	; (8001b90 <loop+0x2b8>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	3301      	adds	r3, #1
 8001ae0:	4a2c      	ldr	r2, [pc, #176]	; (8001b94 <loop+0x2bc>)
 8001ae2:	6013      	str	r3, [r2, #0]
                    }
                    break;
 8001ae4:	e033      	b.n	8001b4e <loop+0x276>
                case GRAPH_TOGGLE_LOWER_BOUND:
                    delta = get_encoder_rotation() << 8;
 8001ae6:	f7ff fcd9 	bl	800149c <get_encoder_rotation>
 8001aea:	4603      	mov	r3, r0
 8001aec:	021b      	lsls	r3, r3, #8
 8001aee:	603b      	str	r3, [r7, #0]
                    graph_lower_bound += delta;
 8001af0:	4b27      	ldr	r3, [pc, #156]	; (8001b90 <loop+0x2b8>)
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	683b      	ldr	r3, [r7, #0]
 8001af6:	4413      	add	r3, r2
 8001af8:	4a25      	ldr	r2, [pc, #148]	; (8001b90 <loop+0x2b8>)
 8001afa:	6013      	str	r3, [r2, #0]
                    if (graph_upper_bound <= graph_lower_bound){
 8001afc:	4b25      	ldr	r3, [pc, #148]	; (8001b94 <loop+0x2bc>)
 8001afe:	681a      	ldr	r2, [r3, #0]
 8001b00:	4b23      	ldr	r3, [pc, #140]	; (8001b90 <loop+0x2b8>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	429a      	cmp	r2, r3
 8001b06:	dc24      	bgt.n	8001b52 <loop+0x27a>
                        graph_lower_bound = graph_upper_bound - 1;
 8001b08:	4b22      	ldr	r3, [pc, #136]	; (8001b94 <loop+0x2bc>)
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	3b01      	subs	r3, #1
 8001b0e:	4a20      	ldr	r2, [pc, #128]	; (8001b90 <loop+0x2b8>)
 8001b10:	6013      	str	r3, [r2, #0]
                    }
                    break;
 8001b12:	e01e      	b.n	8001b52 <loop+0x27a>
                case GRAPH_TOGGLE_DATA:
                    delta = get_encoder_rotation();
 8001b14:	f7ff fcc2 	bl	800149c <get_encoder_rotation>
 8001b18:	6038      	str	r0, [r7, #0]
                    int g = curr_graph + delta;
 8001b1a:	4b1f      	ldr	r3, [pc, #124]	; (8001b98 <loop+0x2c0>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	683a      	ldr	r2, [r7, #0]
 8001b20:	4413      	add	r3, r2
 8001b22:	607b      	str	r3, [r7, #4]
                    if (g < 0)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	da02      	bge.n	8001b30 <loop+0x258>
                        g = 0;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	607b      	str	r3, [r7, #4]
 8001b2e:	e004      	b.n	8001b3a <loop+0x262>
                    else if (g >= GRAPHS_N)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	dd01      	ble.n	8001b3a <loop+0x262>
                        g = GRAPHS_N - 1;
 8001b36:	2302      	movs	r3, #2
 8001b38:	607b      	str	r3, [r7, #4]
                    curr_graph = g;
 8001b3a:	4a17      	ldr	r2, [pc, #92]	; (8001b98 <loop+0x2c0>)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6013      	str	r3, [r2, #0]
                    reset_graph_bounds();
 8001b40:	f7ff fc8a 	bl	8001458 <reset_graph_bounds>
                    break;
 8001b44:	e006      	b.n	8001b54 <loop+0x27c>
				case GRAPH_TOGGLE_RESET:
					break;
 8001b46:	bf00      	nop
 8001b48:	e004      	b.n	8001b54 <loop+0x27c>
                    break;
 8001b4a:	bf00      	nop
 8001b4c:	e002      	b.n	8001b54 <loop+0x27c>
                    break;
 8001b4e:	bf00      	nop
 8001b50:	e000      	b.n	8001b54 <loop+0x27c>
                    break;
 8001b52:	bf00      	nop
            }

            break;
 8001b54:	bf00      	nop
    }

    draw_update_screen();
 8001b56:	f7ff f864 	bl	8000c22 <draw_update_screen>
}
 8001b5a:	bf00      	nop
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	20000260 	.word	0x20000260
 8001b68:	20000262 	.word	0x20000262
 8001b6c:	20000264 	.word	0x20000264
 8001b70:	40000400 	.word	0x40000400
 8001b74:	20000268 	.word	0x20000268
 8001b78:	aaaaaaab 	.word	0xaaaaaaab
 8001b7c:	20000270 	.word	0x20000270
 8001b80:	2000026c 	.word	0x2000026c
 8001b84:	20000278 	.word	0x20000278
 8001b88:	20000280 	.word	0x20000280
 8001b8c:	cccccccd 	.word	0xcccccccd
 8001b90:	20000288 	.word	0x20000288
 8001b94:	20000014 	.word	0x20000014
 8001b98:	2000028c 	.word	0x2000028c
 8001b9c:	08007af8 	.word	0x08007af8
 8001ba0:	20000265 	.word	0x20000265

08001ba4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001ba8:	f001 fb3e 	bl	8003228 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bac:	f000 f816 	bl	8001bdc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bb0:	f000 f9c6 	bl	8001f40 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001bb4:	f000 f87c 	bl	8001cb0 <MX_I2C1_Init>
  MX_TIM3_Init();
 8001bb8:	f000 f96e 	bl	8001e98 <MX_TIM3_Init>
  MX_TIM1_Init();
 8001bbc:	f000 f8a6 	bl	8001d0c <MX_TIM1_Init>
  MX_TIM2_Init();
 8001bc0:	f000 f8f4 	bl	8001dac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  setup();
 8001bc4:	f7ff fe60 	bl	8001888 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8001bc8:	2008      	movs	r0, #8
 8001bca:	f001 fcec 	bl	80035a6 <HAL_NVIC_DisableIRQ>
    loop();
 8001bce:	f7ff fe83 	bl	80018d8 <loop>
    HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8001bd2:	2008      	movs	r0, #8
 8001bd4:	f001 fcd9 	bl	800358a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 8001bd8:	e7f6      	b.n	8001bc8 <main+0x24>
	...

08001bdc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b094      	sub	sp, #80	; 0x50
 8001be0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001be2:	f107 0320 	add.w	r3, r7, #32
 8001be6:	2230      	movs	r2, #48	; 0x30
 8001be8:	2100      	movs	r1, #0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f004 febc 	bl	8006968 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bf0:	f107 030c 	add.w	r3, r7, #12
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
 8001bfe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c00:	2300      	movs	r3, #0
 8001c02:	60bb      	str	r3, [r7, #8]
 8001c04:	4b28      	ldr	r3, [pc, #160]	; (8001ca8 <SystemClock_Config+0xcc>)
 8001c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c08:	4a27      	ldr	r2, [pc, #156]	; (8001ca8 <SystemClock_Config+0xcc>)
 8001c0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c0e:	6413      	str	r3, [r2, #64]	; 0x40
 8001c10:	4b25      	ldr	r3, [pc, #148]	; (8001ca8 <SystemClock_Config+0xcc>)
 8001c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c18:	60bb      	str	r3, [r7, #8]
 8001c1a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	607b      	str	r3, [r7, #4]
 8001c20:	4b22      	ldr	r3, [pc, #136]	; (8001cac <SystemClock_Config+0xd0>)
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001c28:	4a20      	ldr	r2, [pc, #128]	; (8001cac <SystemClock_Config+0xd0>)
 8001c2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c2e:	6013      	str	r3, [r2, #0]
 8001c30:	4b1e      	ldr	r3, [pc, #120]	; (8001cac <SystemClock_Config+0xd0>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001c38:	607b      	str	r3, [r7, #4]
 8001c3a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001c40:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c46:	2302      	movs	r3, #2
 8001c48:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001c4a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001c50:	2319      	movs	r3, #25
 8001c52:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 144;
 8001c54:	2390      	movs	r3, #144	; 0x90
 8001c56:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c5c:	2304      	movs	r3, #4
 8001c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c60:	f107 0320 	add.w	r3, r7, #32
 8001c64:	4618      	mov	r0, r3
 8001c66:	f003 f8dd 	bl	8004e24 <HAL_RCC_OscConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001c70:	f000 f9de 	bl	8002030 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c74:	230f      	movs	r3, #15
 8001c76:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c78:	2302      	movs	r3, #2
 8001c7a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001c80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c84:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c86:	2300      	movs	r3, #0
 8001c88:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c8a:	f107 030c 	add.w	r3, r7, #12
 8001c8e:	2102      	movs	r1, #2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f003 fb3f 	bl	8005314 <HAL_RCC_ClockConfig>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001c9c:	f000 f9c8 	bl	8002030 <Error_Handler>
  }
}
 8001ca0:	bf00      	nop
 8001ca2:	3750      	adds	r7, #80	; 0x50
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bd80      	pop	{r7, pc}
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40007000 	.word	0x40007000

08001cb0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cb4:	4b12      	ldr	r3, [pc, #72]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cb6:	4a13      	ldr	r2, [pc, #76]	; (8001d04 <MX_I2C1_Init+0x54>)
 8001cb8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001cba:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cbc:	4a12      	ldr	r2, [pc, #72]	; (8001d08 <MX_I2C1_Init+0x58>)
 8001cbe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cc0:	4b0f      	ldr	r3, [pc, #60]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ccc:	4b0c      	ldr	r3, [pc, #48]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cd2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cd4:	4b0a      	ldr	r3, [pc, #40]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cda:	4b09      	ldr	r3, [pc, #36]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce0:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ce6:	4b06      	ldr	r3, [pc, #24]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cec:	4804      	ldr	r0, [pc, #16]	; (8001d00 <MX_I2C1_Init+0x50>)
 8001cee:	f001 fe2b 	bl	8003948 <HAL_I2C_Init>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001cf8:	f000 f99a 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001cfc:	bf00      	nop
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	20000134 	.word	0x20000134
 8001d04:	40005400 	.word	0x40005400
 8001d08:	00061a80 	.word	0x00061a80

08001d0c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d12:	f107 0308 	add.w	r3, r7, #8
 8001d16:	2200      	movs	r2, #0
 8001d18:	601a      	str	r2, [r3, #0]
 8001d1a:	605a      	str	r2, [r3, #4]
 8001d1c:	609a      	str	r2, [r3, #8]
 8001d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d20:	463b      	mov	r3, r7
 8001d22:	2200      	movs	r2, #0
 8001d24:	601a      	str	r2, [r3, #0]
 8001d26:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001d28:	4b1e      	ldr	r3, [pc, #120]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d2a:	4a1f      	ldr	r2, [pc, #124]	; (8001da8 <MX_TIM1_Init+0x9c>)
 8001d2c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 35999;
 8001d2e:	4b1d      	ldr	r3, [pc, #116]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d30:	f648 429f 	movw	r2, #35999	; 0x8c9f
 8001d34:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d36:	4b1b      	ldr	r3, [pc, #108]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d38:	2200      	movs	r2, #0
 8001d3a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200;
 8001d3c:	4b19      	ldr	r3, [pc, #100]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d3e:	22c8      	movs	r2, #200	; 0xc8
 8001d40:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d42:	4b18      	ldr	r3, [pc, #96]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001d48:	4b16      	ldr	r3, [pc, #88]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d4a:	2200      	movs	r2, #0
 8001d4c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4e:	4b15      	ldr	r3, [pc, #84]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001d54:	4813      	ldr	r0, [pc, #76]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d56:	f003 fca9 	bl	80056ac <HAL_TIM_Base_Init>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001d60:	f000 f966 	bl	8002030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d68:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001d6a:	f107 0308 	add.w	r3, r7, #8
 8001d6e:	4619      	mov	r1, r3
 8001d70:	480c      	ldr	r0, [pc, #48]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d72:	f004 f983 	bl	800607c <HAL_TIM_ConfigClockSource>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d001      	beq.n	8001d80 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001d7c:	f000 f958 	bl	8002030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d80:	2300      	movs	r3, #0
 8001d82:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d84:	2300      	movs	r3, #0
 8001d86:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d88:	463b      	mov	r3, r7
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	4805      	ldr	r0, [pc, #20]	; (8001da4 <MX_TIM1_Init+0x98>)
 8001d8e:	f004 fd31 	bl	80067f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001d92:	4603      	mov	r3, r0
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d001      	beq.n	8001d9c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001d98:	f000 f94a 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d9c:	bf00      	nop
 8001d9e:	3718      	adds	r7, #24
 8001da0:	46bd      	mov	sp, r7
 8001da2:	bd80      	pop	{r7, pc}
 8001da4:	20000188 	.word	0x20000188
 8001da8:	40010000 	.word	0x40010000

08001dac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b08e      	sub	sp, #56	; 0x38
 8001db0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001db2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001db6:	2200      	movs	r2, #0
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	605a      	str	r2, [r3, #4]
 8001dbc:	609a      	str	r2, [r3, #8]
 8001dbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dc0:	f107 0320 	add.w	r3, r7, #32
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	601a      	str	r2, [r3, #0]
 8001dc8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
 8001dd8:	615a      	str	r2, [r3, #20]
 8001dda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ddc:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001dde:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001de2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001de4:	4b2b      	ldr	r3, [pc, #172]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dea:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001dec:	2200      	movs	r2, #0
 8001dee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001df0:	4b28      	ldr	r3, [pc, #160]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001df2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001df6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df8:	4b26      	ldr	r3, [pc, #152]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfe:	4b25      	ldr	r3, [pc, #148]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e04:	4823      	ldr	r0, [pc, #140]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e06:	f003 fc51 	bl	80056ac <HAL_TIM_Base_Init>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d001      	beq.n	8001e14 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001e10:	f000 f90e 	bl	8002030 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e18:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e1a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e1e:	4619      	mov	r1, r3
 8001e20:	481c      	ldr	r0, [pc, #112]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e22:	f004 f92b 	bl	800607c <HAL_TIM_ConfigClockSource>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d001      	beq.n	8001e30 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001e2c:	f000 f900 	bl	8002030 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001e30:	4818      	ldr	r0, [pc, #96]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e32:	f003 fd1c 	bl	800586e <HAL_TIM_PWM_Init>
 8001e36:	4603      	mov	r3, r0
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	d001      	beq.n	8001e40 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001e3c:	f000 f8f8 	bl	8002030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e40:	2300      	movs	r3, #0
 8001e42:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e44:	2300      	movs	r3, #0
 8001e46:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e48:	f107 0320 	add.w	r3, r7, #32
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	4811      	ldr	r0, [pc, #68]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e50:	f004 fcd0 	bl	80067f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e5a:	f000 f8e9 	bl	8002030 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e5e:	2360      	movs	r3, #96	; 0x60
 8001e60:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e66:	2300      	movs	r3, #0
 8001e68:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e6e:	1d3b      	adds	r3, r7, #4
 8001e70:	2200      	movs	r2, #0
 8001e72:	4619      	mov	r1, r3
 8001e74:	4807      	ldr	r0, [pc, #28]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e76:	f004 f83f 	bl	8005ef8 <HAL_TIM_PWM_ConfigChannel>
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d001      	beq.n	8001e84 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e80:	f000 f8d6 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e84:	4803      	ldr	r0, [pc, #12]	; (8001e94 <MX_TIM2_Init+0xe8>)
 8001e86:	f001 f8e9 	bl	800305c <HAL_TIM_MspPostInit>

}
 8001e8a:	bf00      	nop
 8001e8c:	3738      	adds	r7, #56	; 0x38
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	200001d0 	.word	0x200001d0

08001e98 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08c      	sub	sp, #48	; 0x30
 8001e9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001e9e:	f107 030c 	add.w	r3, r7, #12
 8001ea2:	2224      	movs	r2, #36	; 0x24
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f004 fd5e 	bl	8006968 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eac:	1d3b      	adds	r3, r7, #4
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
 8001eb2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001eb4:	4b20      	ldr	r3, [pc, #128]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001eb6:	4a21      	ldr	r2, [pc, #132]	; (8001f3c <MX_TIM3_Init+0xa4>)
 8001eb8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001eba:	4b1f      	ldr	r3, [pc, #124]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ec0:	4b1d      	ldr	r3, [pc, #116]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ec6:	4b1c      	ldr	r3, [pc, #112]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001ec8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ecc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ece:	4b1a      	ldr	r3, [pc, #104]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ed4:	4b18      	ldr	r3, [pc, #96]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001eda:	2303      	movs	r3, #3
 8001edc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001ee2:	2301      	movs	r3, #1
 8001ee4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8001efa:	230a      	movs	r3, #10
 8001efc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001efe:	f107 030c 	add.w	r3, r7, #12
 8001f02:	4619      	mov	r1, r3
 8001f04:	480c      	ldr	r0, [pc, #48]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001f06:	f003 fdbb 	bl	8005a80 <HAL_TIM_Encoder_Init>
 8001f0a:	4603      	mov	r3, r0
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d001      	beq.n	8001f14 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001f10:	f000 f88e 	bl	8002030 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f14:	2300      	movs	r3, #0
 8001f16:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001f1c:	1d3b      	adds	r3, r7, #4
 8001f1e:	4619      	mov	r1, r3
 8001f20:	4805      	ldr	r0, [pc, #20]	; (8001f38 <MX_TIM3_Init+0xa0>)
 8001f22:	f004 fc67 	bl	80067f4 <HAL_TIMEx_MasterConfigSynchronization>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001f2c:	f000 f880 	bl	8002030 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001f30:	bf00      	nop
 8001f32:	3730      	adds	r7, #48	; 0x30
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	20000218 	.word	0x20000218
 8001f3c:	40000400 	.word	0x40000400

08001f40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08a      	sub	sp, #40	; 0x28
 8001f44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f46:	f107 0314 	add.w	r3, r7, #20
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
 8001f4e:	605a      	str	r2, [r3, #4]
 8001f50:	609a      	str	r2, [r3, #8]
 8001f52:	60da      	str	r2, [r3, #12]
 8001f54:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f56:	2300      	movs	r3, #0
 8001f58:	613b      	str	r3, [r7, #16]
 8001f5a:	4b32      	ldr	r3, [pc, #200]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	4a31      	ldr	r2, [pc, #196]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f60:	f043 0304 	orr.w	r3, r3, #4
 8001f64:	6313      	str	r3, [r2, #48]	; 0x30
 8001f66:	4b2f      	ldr	r3, [pc, #188]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	f003 0304 	and.w	r3, r3, #4
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	60fb      	str	r3, [r7, #12]
 8001f76:	4b2b      	ldr	r3, [pc, #172]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a2a      	ldr	r2, [pc, #168]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f7c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b28      	ldr	r3, [pc, #160]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f8a:	60fb      	str	r3, [r7, #12]
 8001f8c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60bb      	str	r3, [r7, #8]
 8001f92:	4b24      	ldr	r3, [pc, #144]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a23      	ldr	r2, [pc, #140]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001f98:	f043 0301 	orr.w	r3, r3, #1
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b21      	ldr	r3, [pc, #132]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f003 0301 	and.w	r3, r3, #1
 8001fa6:	60bb      	str	r3, [r7, #8]
 8001fa8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001faa:	2300      	movs	r3, #0
 8001fac:	607b      	str	r3, [r7, #4]
 8001fae:	4b1d      	ldr	r3, [pc, #116]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb2:	4a1c      	ldr	r2, [pc, #112]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001fb4:	f043 0302 	orr.w	r3, r3, #2
 8001fb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fba:	4b1a      	ldr	r3, [pc, #104]	; (8002024 <MX_GPIO_Init+0xe4>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbe:	f003 0302 	and.w	r3, r3, #2
 8001fc2:	607b      	str	r3, [r7, #4]
 8001fc4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DP_H_Pin|DP_L_Pin|DM_H_Pin|DM_L_Pin, GPIO_PIN_RESET);
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	f44f 4170 	mov.w	r1, #61440	; 0xf000
 8001fcc:	4816      	ldr	r0, [pc, #88]	; (8002028 <MX_GPIO_Init+0xe8>)
 8001fce:	f001 fc89 	bl	80038e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8001fd2:	2304      	movs	r3, #4
 8001fd4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fd6:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001fda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f107 0314 	add.w	r3, r7, #20
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4811      	ldr	r0, [pc, #68]	; (800202c <MX_GPIO_Init+0xec>)
 8001fe8:	f001 faf8 	bl	80035dc <HAL_GPIO_Init>

  /*Configure GPIO pins : DP_H_Pin DP_L_Pin DM_H_Pin DM_L_Pin */
  GPIO_InitStruct.Pin = DP_H_Pin|DP_L_Pin|DM_H_Pin|DM_L_Pin;
 8001fec:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8001ff0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ffe:	f107 0314 	add.w	r3, r7, #20
 8002002:	4619      	mov	r1, r3
 8002004:	4808      	ldr	r0, [pc, #32]	; (8002028 <MX_GPIO_Init+0xe8>)
 8002006:	f001 fae9 	bl	80035dc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800200a:	2200      	movs	r2, #0
 800200c:	2100      	movs	r1, #0
 800200e:	2008      	movs	r0, #8
 8002010:	f001 fa9f 	bl	8003552 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002014:	2008      	movs	r0, #8
 8002016:	f001 fab8 	bl	800358a <HAL_NVIC_EnableIRQ>

}
 800201a:	bf00      	nop
 800201c:	3728      	adds	r7, #40	; 0x28
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	40023800 	.word	0x40023800
 8002028:	40020400 	.word	0x40020400
 800202c:	40020000 	.word	0x40020000

08002030 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002034:	b672      	cpsid	i
}
 8002036:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002038:	e7fe      	b.n	8002038 <Error_Handler+0x8>
	...

0800203c <GetStateQC>:
#include "qc.h"
#include "main.h"

qc_t __qc_state = QC_OFF;

qc_t GetStateQC(){
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
	return __qc_state;
 8002040:	4b03      	ldr	r3, [pc, #12]	; (8002050 <GetStateQC+0x14>)
 8002042:	781b      	ldrb	r3, [r3, #0]
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	20000290 	.word	0x20000290

08002054 <DP_06V>:
	HAL_GPIO_WritePin(DP_H_GPIO_Port, DP_H_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(DP_L_GPIO_Port, DP_L_Pin, GPIO_PIN_RESET);
	__qc_state = QC_MANUAL_UNDEFINED;
}

void DP_06V(){
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DP_H_GPIO_Port, DP_H_Pin, GPIO_PIN_SET);
 8002058:	2201      	movs	r2, #1
 800205a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800205e:	4807      	ldr	r0, [pc, #28]	; (800207c <DP_06V+0x28>)
 8002060:	f001 fc40 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DP_L_GPIO_Port, DP_L_Pin, GPIO_PIN_RESET);
 8002064:	2200      	movs	r2, #0
 8002066:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800206a:	4804      	ldr	r0, [pc, #16]	; (800207c <DP_06V+0x28>)
 800206c:	f001 fc3a 	bl	80038e4 <HAL_GPIO_WritePin>
	__qc_state = QC_MANUAL_UNDEFINED;
 8002070:	4b03      	ldr	r3, [pc, #12]	; (8002080 <DP_06V+0x2c>)
 8002072:	2206      	movs	r2, #6
 8002074:	701a      	strb	r2, [r3, #0]
}
 8002076:	bf00      	nop
 8002078:	bd80      	pop	{r7, pc}
 800207a:	bf00      	nop
 800207c:	40020400 	.word	0x40020400
 8002080:	20000290 	.word	0x20000290

08002084 <DP_33V>:

void DP_33V(){
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DP_H_GPIO_Port, DP_H_Pin, GPIO_PIN_SET);
 8002088:	2201      	movs	r2, #1
 800208a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800208e:	4807      	ldr	r0, [pc, #28]	; (80020ac <DP_33V+0x28>)
 8002090:	f001 fc28 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DP_L_GPIO_Port, DP_L_Pin, GPIO_PIN_SET);
 8002094:	2201      	movs	r2, #1
 8002096:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800209a:	4804      	ldr	r0, [pc, #16]	; (80020ac <DP_33V+0x28>)
 800209c:	f001 fc22 	bl	80038e4 <HAL_GPIO_WritePin>
	__qc_state = QC_MANUAL_UNDEFINED;
 80020a0:	4b03      	ldr	r3, [pc, #12]	; (80020b0 <DP_33V+0x2c>)
 80020a2:	2206      	movs	r2, #6
 80020a4:	701a      	strb	r2, [r3, #0]
}
 80020a6:	bf00      	nop
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40020400 	.word	0x40020400
 80020b0:	20000290 	.word	0x20000290

080020b4 <DM_0V>:

void DM_0V(){
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DM_H_GPIO_Port, DM_H_Pin, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020be:	4807      	ldr	r0, [pc, #28]	; (80020dc <DM_0V+0x28>)
 80020c0:	f001 fc10 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DM_L_GPIO_Port, DM_L_Pin, GPIO_PIN_RESET);
 80020c4:	2200      	movs	r2, #0
 80020c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020ca:	4804      	ldr	r0, [pc, #16]	; (80020dc <DM_0V+0x28>)
 80020cc:	f001 fc0a 	bl	80038e4 <HAL_GPIO_WritePin>
	__qc_state = QC_MANUAL_UNDEFINED;
 80020d0:	4b03      	ldr	r3, [pc, #12]	; (80020e0 <DM_0V+0x2c>)
 80020d2:	2206      	movs	r2, #6
 80020d4:	701a      	strb	r2, [r3, #0]
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40020400 	.word	0x40020400
 80020e0:	20000290 	.word	0x20000290

080020e4 <DM_06V>:

void DM_06V(){
 80020e4:	b580      	push	{r7, lr}
 80020e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DM_H_GPIO_Port, DM_H_Pin, GPIO_PIN_SET);
 80020e8:	2201      	movs	r2, #1
 80020ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80020ee:	4807      	ldr	r0, [pc, #28]	; (800210c <DM_06V+0x28>)
 80020f0:	f001 fbf8 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DM_L_GPIO_Port, DM_L_Pin, GPIO_PIN_RESET);
 80020f4:	2200      	movs	r2, #0
 80020f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80020fa:	4804      	ldr	r0, [pc, #16]	; (800210c <DM_06V+0x28>)
 80020fc:	f001 fbf2 	bl	80038e4 <HAL_GPIO_WritePin>
	__qc_state = QC_MANUAL_UNDEFINED;
 8002100:	4b03      	ldr	r3, [pc, #12]	; (8002110 <DM_06V+0x2c>)
 8002102:	2206      	movs	r2, #6
 8002104:	701a      	strb	r2, [r3, #0]
}
 8002106:	bf00      	nop
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	40020400 	.word	0x40020400
 8002110:	20000290 	.word	0x20000290

08002114 <DM_33V>:

void DM_33V(){
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DM_H_GPIO_Port, DM_H_Pin, GPIO_PIN_SET);
 8002118:	2201      	movs	r2, #1
 800211a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800211e:	4807      	ldr	r0, [pc, #28]	; (800213c <DM_33V+0x28>)
 8002120:	f001 fbe0 	bl	80038e4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(DM_L_GPIO_Port, DM_L_Pin, GPIO_PIN_SET);
 8002124:	2201      	movs	r2, #1
 8002126:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800212a:	4804      	ldr	r0, [pc, #16]	; (800213c <DM_33V+0x28>)
 800212c:	f001 fbda 	bl	80038e4 <HAL_GPIO_WritePin>
	__qc_state = QC_MANUAL_UNDEFINED;
 8002130:	4b03      	ldr	r3, [pc, #12]	; (8002140 <DM_33V+0x2c>)
 8002132:	2206      	movs	r2, #6
 8002134:	701a      	strb	r2, [r3, #0]
}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	40020400 	.word	0x40020400
 8002140:	20000290 	.word	0x20000290

08002144 <Init_5V>:

void Init_5V(){
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
	DP_06V();
 8002148:	f7ff ff84 	bl	8002054 <DP_06V>
	HAL_Delay(1250);
 800214c:	f240 40e2 	movw	r0, #1250	; 0x4e2
 8002150:	f001 f8dc 	bl	800330c <HAL_Delay>
	DM_0V();
 8002154:	f7ff ffae 	bl	80020b4 <DM_0V>
	HAL_Delay(3);
 8002158:	2003      	movs	r0, #3
 800215a:	f001 f8d7 	bl	800330c <HAL_Delay>
	__qc_state = QC_5V;
 800215e:	4b02      	ldr	r3, [pc, #8]	; (8002168 <Init_5V+0x24>)
 8002160:	2201      	movs	r2, #1
 8002162:	701a      	strb	r2, [r3, #0]
}
 8002164:	bf00      	nop
 8002166:	bd80      	pop	{r7, pc}
 8002168:	20000290 	.word	0x20000290

0800216c <Set_5V>:
	DM_06V();
	HAL_Delay(3);
	__qc_state = QC_9V;
}

void Set_5V(){
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0
	DP_06V();
 8002170:	f7ff ff70 	bl	8002054 <DP_06V>
	DM_0V();
 8002174:	f7ff ff9e 	bl	80020b4 <DM_0V>
	__qc_state = QC_5V;
 8002178:	4b02      	ldr	r3, [pc, #8]	; (8002184 <Set_5V+0x18>)
 800217a:	2201      	movs	r2, #1
 800217c:	701a      	strb	r2, [r3, #0]
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000290 	.word	0x20000290

08002188 <Set_9V>:

void Set_9V(){
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
	DP_33V();
 800218c:	f7ff ff7a 	bl	8002084 <DP_33V>
	DM_06V();
 8002190:	f7ff ffa8 	bl	80020e4 <DM_06V>
	__qc_state = QC_9V;
 8002194:	4b02      	ldr	r3, [pc, #8]	; (80021a0 <Set_9V+0x18>)
 8002196:	2202      	movs	r2, #2
 8002198:	701a      	strb	r2, [r3, #0]
}
 800219a:	bf00      	nop
 800219c:	bd80      	pop	{r7, pc}
 800219e:	bf00      	nop
 80021a0:	20000290 	.word	0x20000290

080021a4 <Set_12V>:

void Set_12V(){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	 DP_06V();
 80021a8:	f7ff ff54 	bl	8002054 <DP_06V>
	 DM_06V();
 80021ac:	f7ff ff9a 	bl	80020e4 <DM_06V>
	 __qc_state = QC_12V;
 80021b0:	4b02      	ldr	r3, [pc, #8]	; (80021bc <Set_12V+0x18>)
 80021b2:	2203      	movs	r2, #3
 80021b4:	701a      	strb	r2, [r3, #0]
}
 80021b6:	bf00      	nop
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	20000290 	.word	0x20000290

080021c0 <Set_20V>:

void Set_20V(){
 80021c0:	b580      	push	{r7, lr}
 80021c2:	af00      	add	r7, sp, #0
	 DP_33V();
 80021c4:	f7ff ff5e 	bl	8002084 <DP_33V>
	 DM_33V();
 80021c8:	f7ff ffa4 	bl	8002114 <DM_33V>
	 __qc_state = QC_20V;
 80021cc:	4b02      	ldr	r3, [pc, #8]	; (80021d8 <Set_20V+0x18>)
 80021ce:	2204      	movs	r2, #4
 80021d0:	701a      	strb	r2, [r3, #0]
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000290 	.word	0x20000290

080021dc <IncVoltage>:
	DP_06V();
	HAL_Delay(60);
	__qc_state = QC_CONTINUOUS;
}

void IncVoltage(){
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
	//      ******      //
	//      *    *      //
	//      *    *      //
	//*******    *******//

	DP_33V();
 80021e0:	f7ff ff50 	bl	8002084 <DP_33V>
	HAL_Delay(1);
 80021e4:	2001      	movs	r0, #1
 80021e6:	f001 f891 	bl	800330c <HAL_Delay>
	DP_06V();
 80021ea:	f7ff ff33 	bl	8002054 <DP_06V>
	HAL_Delay(1);
 80021ee:	2001      	movs	r0, #1
 80021f0:	f001 f88c 	bl	800330c <HAL_Delay>
	__qc_state = QC_CONTINUOUS;
 80021f4:	4b02      	ldr	r3, [pc, #8]	; (8002200 <IncVoltage+0x24>)
 80021f6:	2205      	movs	r2, #5
 80021f8:	701a      	strb	r2, [r3, #0]
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000290 	.word	0x20000290

08002204 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800220a:	f000 fd99 	bl	8002d40 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 800220e:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002212:	2201      	movs	r2, #1
 8002214:	2178      	movs	r1, #120	; 0x78
 8002216:	485b      	ldr	r0, [pc, #364]	; (8002384 <SSD1306_Init+0x180>)
 8002218:	f002 f8f8 	bl	800440c <HAL_I2C_IsDeviceReady>
 800221c:	4603      	mov	r3, r0
 800221e:	2b00      	cmp	r3, #0
 8002220:	d001      	beq.n	8002226 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8002222:	2300      	movs	r3, #0
 8002224:	e0a9      	b.n	800237a <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 8002226:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800222a:	607b      	str	r3, [r7, #4]
	while(p>0)
 800222c:	e002      	b.n	8002234 <SSD1306_Init+0x30>
		p--;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	3b01      	subs	r3, #1
 8002232:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d1f9      	bne.n	800222e <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800223a:	22ae      	movs	r2, #174	; 0xae
 800223c:	2100      	movs	r1, #0
 800223e:	2078      	movs	r0, #120	; 0x78
 8002240:	f000 fdfa 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 8002244:	2220      	movs	r2, #32
 8002246:	2100      	movs	r1, #0
 8002248:	2078      	movs	r0, #120	; 0x78
 800224a:	f000 fdf5 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 800224e:	2210      	movs	r2, #16
 8002250:	2100      	movs	r1, #0
 8002252:	2078      	movs	r0, #120	; 0x78
 8002254:	f000 fdf0 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002258:	22b0      	movs	r2, #176	; 0xb0
 800225a:	2100      	movs	r1, #0
 800225c:	2078      	movs	r0, #120	; 0x78
 800225e:	f000 fdeb 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8002262:	22c8      	movs	r2, #200	; 0xc8
 8002264:	2100      	movs	r1, #0
 8002266:	2078      	movs	r0, #120	; 0x78
 8002268:	f000 fde6 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 800226c:	2200      	movs	r2, #0
 800226e:	2100      	movs	r1, #0
 8002270:	2078      	movs	r0, #120	; 0x78
 8002272:	f000 fde1 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8002276:	2210      	movs	r2, #16
 8002278:	2100      	movs	r1, #0
 800227a:	2078      	movs	r0, #120	; 0x78
 800227c:	f000 fddc 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8002280:	2240      	movs	r2, #64	; 0x40
 8002282:	2100      	movs	r1, #0
 8002284:	2078      	movs	r0, #120	; 0x78
 8002286:	f000 fdd7 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800228a:	2281      	movs	r2, #129	; 0x81
 800228c:	2100      	movs	r1, #0
 800228e:	2078      	movs	r0, #120	; 0x78
 8002290:	f000 fdd2 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8002294:	22ff      	movs	r2, #255	; 0xff
 8002296:	2100      	movs	r1, #0
 8002298:	2078      	movs	r0, #120	; 0x78
 800229a:	f000 fdcd 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800229e:	22a1      	movs	r2, #161	; 0xa1
 80022a0:	2100      	movs	r1, #0
 80022a2:	2078      	movs	r0, #120	; 0x78
 80022a4:	f000 fdc8 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80022a8:	22a6      	movs	r2, #166	; 0xa6
 80022aa:	2100      	movs	r1, #0
 80022ac:	2078      	movs	r0, #120	; 0x78
 80022ae:	f000 fdc3 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80022b2:	22a8      	movs	r2, #168	; 0xa8
 80022b4:	2100      	movs	r1, #0
 80022b6:	2078      	movs	r0, #120	; 0x78
 80022b8:	f000 fdbe 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80022bc:	223f      	movs	r2, #63	; 0x3f
 80022be:	2100      	movs	r1, #0
 80022c0:	2078      	movs	r0, #120	; 0x78
 80022c2:	f000 fdb9 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80022c6:	22a4      	movs	r2, #164	; 0xa4
 80022c8:	2100      	movs	r1, #0
 80022ca:	2078      	movs	r0, #120	; 0x78
 80022cc:	f000 fdb4 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80022d0:	22d3      	movs	r2, #211	; 0xd3
 80022d2:	2100      	movs	r1, #0
 80022d4:	2078      	movs	r0, #120	; 0x78
 80022d6:	f000 fdaf 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80022da:	2200      	movs	r2, #0
 80022dc:	2100      	movs	r1, #0
 80022de:	2078      	movs	r0, #120	; 0x78
 80022e0:	f000 fdaa 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80022e4:	22d5      	movs	r2, #213	; 0xd5
 80022e6:	2100      	movs	r1, #0
 80022e8:	2078      	movs	r0, #120	; 0x78
 80022ea:	f000 fda5 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80022ee:	22f0      	movs	r2, #240	; 0xf0
 80022f0:	2100      	movs	r1, #0
 80022f2:	2078      	movs	r0, #120	; 0x78
 80022f4:	f000 fda0 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80022f8:	22d9      	movs	r2, #217	; 0xd9
 80022fa:	2100      	movs	r1, #0
 80022fc:	2078      	movs	r0, #120	; 0x78
 80022fe:	f000 fd9b 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002302:	2222      	movs	r2, #34	; 0x22
 8002304:	2100      	movs	r1, #0
 8002306:	2078      	movs	r0, #120	; 0x78
 8002308:	f000 fd96 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 800230c:	22da      	movs	r2, #218	; 0xda
 800230e:	2100      	movs	r1, #0
 8002310:	2078      	movs	r0, #120	; 0x78
 8002312:	f000 fd91 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8002316:	2212      	movs	r2, #18
 8002318:	2100      	movs	r1, #0
 800231a:	2078      	movs	r0, #120	; 0x78
 800231c:	f000 fd8c 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002320:	22db      	movs	r2, #219	; 0xdb
 8002322:	2100      	movs	r1, #0
 8002324:	2078      	movs	r0, #120	; 0x78
 8002326:	f000 fd87 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800232a:	2220      	movs	r2, #32
 800232c:	2100      	movs	r1, #0
 800232e:	2078      	movs	r0, #120	; 0x78
 8002330:	f000 fd82 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002334:	228d      	movs	r2, #141	; 0x8d
 8002336:	2100      	movs	r1, #0
 8002338:	2078      	movs	r0, #120	; 0x78
 800233a:	f000 fd7d 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 800233e:	2214      	movs	r2, #20
 8002340:	2100      	movs	r1, #0
 8002342:	2078      	movs	r0, #120	; 0x78
 8002344:	f000 fd78 	bl	8002e38 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8002348:	22af      	movs	r2, #175	; 0xaf
 800234a:	2100      	movs	r1, #0
 800234c:	2078      	movs	r0, #120	; 0x78
 800234e:	f000 fd73 	bl	8002e38 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8002352:	222e      	movs	r2, #46	; 0x2e
 8002354:	2100      	movs	r1, #0
 8002356:	2078      	movs	r0, #120	; 0x78
 8002358:	f000 fd6e 	bl	8002e38 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 800235c:	2000      	movs	r0, #0
 800235e:	f000 f847 	bl	80023f0 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 8002362:	f000 f813 	bl	800238c <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8002366:	4b08      	ldr	r3, [pc, #32]	; (8002388 <SSD1306_Init+0x184>)
 8002368:	2200      	movs	r2, #0
 800236a:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 800236c:	4b06      	ldr	r3, [pc, #24]	; (8002388 <SSD1306_Init+0x184>)
 800236e:	2200      	movs	r2, #0
 8002370:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 8002372:	4b05      	ldr	r3, [pc, #20]	; (8002388 <SSD1306_Init+0x184>)
 8002374:	2201      	movs	r2, #1
 8002376:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8002378:	2301      	movs	r3, #1
}
 800237a:	4618      	mov	r0, r3
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	20000134 	.word	0x20000134
 8002388:	200006b4 	.word	0x200006b4

0800238c <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 8002392:	2300      	movs	r3, #0
 8002394:	71fb      	strb	r3, [r7, #7]
 8002396:	e021      	b.n	80023dc <SSD1306_UpdateScreen+0x50>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8002398:	79fb      	ldrb	r3, [r7, #7]
 800239a:	3b50      	subs	r3, #80	; 0x50
 800239c:	b2db      	uxtb	r3, r3
 800239e:	461a      	mov	r2, r3
 80023a0:	2100      	movs	r1, #0
 80023a2:	2078      	movs	r0, #120	; 0x78
 80023a4:	f000 fd48 	bl	8002e38 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80023a8:	2200      	movs	r2, #0
 80023aa:	2100      	movs	r1, #0
 80023ac:	2078      	movs	r0, #120	; 0x78
 80023ae:	f000 fd43 	bl	8002e38 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80023b2:	2210      	movs	r2, #16
 80023b4:	2100      	movs	r1, #0
 80023b6:	2078      	movs	r0, #120	; 0x78
 80023b8:	f000 fd3e 	bl	8002e38 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80023bc:	79fa      	ldrb	r2, [r7, #7]
 80023be:	4613      	mov	r3, r2
 80023c0:	019b      	lsls	r3, r3, #6
 80023c2:	4413      	add	r3, r2
 80023c4:	005b      	lsls	r3, r3, #1
 80023c6:	461a      	mov	r2, r3
 80023c8:	4b08      	ldr	r3, [pc, #32]	; (80023ec <SSD1306_UpdateScreen+0x60>)
 80023ca:	441a      	add	r2, r3
 80023cc:	2382      	movs	r3, #130	; 0x82
 80023ce:	2140      	movs	r1, #64	; 0x40
 80023d0:	2078      	movs	r0, #120	; 0x78
 80023d2:	f000 fccb 	bl	8002d6c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	3301      	adds	r3, #1
 80023da:	71fb      	strb	r3, [r7, #7]
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	2b07      	cmp	r3, #7
 80023e0:	d9da      	bls.n	8002398 <SSD1306_UpdateScreen+0xc>
	}
}
 80023e2:	bf00      	nop
 80023e4:	bf00      	nop
 80023e6:	3708      	adds	r7, #8
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}
 80023ec:	20000294 	.word	0x20000294

080023f0 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	4603      	mov	r3, r0
 80023f8:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80023fa:	79fb      	ldrb	r3, [r7, #7]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d101      	bne.n	8002404 <SSD1306_Fill+0x14>
 8002400:	2300      	movs	r3, #0
 8002402:	e000      	b.n	8002406 <SSD1306_Fill+0x16>
 8002404:	23ff      	movs	r3, #255	; 0xff
 8002406:	f44f 6284 	mov.w	r2, #1056	; 0x420
 800240a:	4619      	mov	r1, r3
 800240c:	4803      	ldr	r0, [pc, #12]	; (800241c <SSD1306_Fill+0x2c>)
 800240e:	f004 faab 	bl	8006968 <memset>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000294 	.word	0x20000294

08002420 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8002420:	b490      	push	{r4, r7}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	4603      	mov	r3, r0
 8002428:	80fb      	strh	r3, [r7, #6]
 800242a:	460b      	mov	r3, r1
 800242c:	80bb      	strh	r3, [r7, #4]
 800242e:	4613      	mov	r3, r2
 8002430:	70fb      	strb	r3, [r7, #3]
	if (
 8002432:	88fb      	ldrh	r3, [r7, #6]
 8002434:	2b81      	cmp	r3, #129	; 0x81
 8002436:	d854      	bhi.n	80024e2 <SSD1306_DrawPixel+0xc2>
		x >= SSD1306_WIDTH ||
 8002438:	88bb      	ldrh	r3, [r7, #4]
 800243a:	2b40      	cmp	r3, #64	; 0x40
 800243c:	d851      	bhi.n	80024e2 <SSD1306_DrawPixel+0xc2>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800243e:	4b2b      	ldr	r3, [pc, #172]	; (80024ec <SSD1306_DrawPixel+0xcc>)
 8002440:	791b      	ldrb	r3, [r3, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d006      	beq.n	8002454 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8002446:	78fb      	ldrb	r3, [r7, #3]
 8002448:	2b00      	cmp	r3, #0
 800244a:	bf0c      	ite	eq
 800244c:	2301      	moveq	r3, #1
 800244e:	2300      	movne	r3, #0
 8002450:	b2db      	uxtb	r3, r3
 8002452:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8002454:	78fb      	ldrb	r3, [r7, #3]
 8002456:	2b01      	cmp	r3, #1
 8002458:	d120      	bne.n	800249c <SSD1306_DrawPixel+0x7c>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800245a:	88fa      	ldrh	r2, [r7, #6]
 800245c:	88bb      	ldrh	r3, [r7, #4]
 800245e:	08db      	lsrs	r3, r3, #3
 8002460:	b298      	uxth	r0, r3
 8002462:	4601      	mov	r1, r0
 8002464:	460b      	mov	r3, r1
 8002466:	019b      	lsls	r3, r3, #6
 8002468:	440b      	add	r3, r1
 800246a:	005b      	lsls	r3, r3, #1
 800246c:	4413      	add	r3, r2
 800246e:	4a20      	ldr	r2, [pc, #128]	; (80024f0 <SSD1306_DrawPixel+0xd0>)
 8002470:	5cd3      	ldrb	r3, [r2, r3]
 8002472:	b25a      	sxtb	r2, r3
 8002474:	88bb      	ldrh	r3, [r7, #4]
 8002476:	f003 0307 	and.w	r3, r3, #7
 800247a:	2101      	movs	r1, #1
 800247c:	fa01 f303 	lsl.w	r3, r1, r3
 8002480:	b25b      	sxtb	r3, r3
 8002482:	4313      	orrs	r3, r2
 8002484:	b25c      	sxtb	r4, r3
 8002486:	88fa      	ldrh	r2, [r7, #6]
 8002488:	4601      	mov	r1, r0
 800248a:	460b      	mov	r3, r1
 800248c:	019b      	lsls	r3, r3, #6
 800248e:	440b      	add	r3, r1
 8002490:	005b      	lsls	r3, r3, #1
 8002492:	4413      	add	r3, r2
 8002494:	b2e1      	uxtb	r1, r4
 8002496:	4a16      	ldr	r2, [pc, #88]	; (80024f0 <SSD1306_DrawPixel+0xd0>)
 8002498:	54d1      	strb	r1, [r2, r3]
 800249a:	e023      	b.n	80024e4 <SSD1306_DrawPixel+0xc4>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800249c:	88fa      	ldrh	r2, [r7, #6]
 800249e:	88bb      	ldrh	r3, [r7, #4]
 80024a0:	08db      	lsrs	r3, r3, #3
 80024a2:	b298      	uxth	r0, r3
 80024a4:	4601      	mov	r1, r0
 80024a6:	460b      	mov	r3, r1
 80024a8:	019b      	lsls	r3, r3, #6
 80024aa:	440b      	add	r3, r1
 80024ac:	005b      	lsls	r3, r3, #1
 80024ae:	4413      	add	r3, r2
 80024b0:	4a0f      	ldr	r2, [pc, #60]	; (80024f0 <SSD1306_DrawPixel+0xd0>)
 80024b2:	5cd3      	ldrb	r3, [r2, r3]
 80024b4:	b25a      	sxtb	r2, r3
 80024b6:	88bb      	ldrh	r3, [r7, #4]
 80024b8:	f003 0307 	and.w	r3, r3, #7
 80024bc:	2101      	movs	r1, #1
 80024be:	fa01 f303 	lsl.w	r3, r1, r3
 80024c2:	b25b      	sxtb	r3, r3
 80024c4:	43db      	mvns	r3, r3
 80024c6:	b25b      	sxtb	r3, r3
 80024c8:	4013      	ands	r3, r2
 80024ca:	b25c      	sxtb	r4, r3
 80024cc:	88fa      	ldrh	r2, [r7, #6]
 80024ce:	4601      	mov	r1, r0
 80024d0:	460b      	mov	r3, r1
 80024d2:	019b      	lsls	r3, r3, #6
 80024d4:	440b      	add	r3, r1
 80024d6:	005b      	lsls	r3, r3, #1
 80024d8:	4413      	add	r3, r2
 80024da:	b2e1      	uxtb	r1, r4
 80024dc:	4a04      	ldr	r2, [pc, #16]	; (80024f0 <SSD1306_DrawPixel+0xd0>)
 80024de:	54d1      	strb	r1, [r2, r3]
 80024e0:	e000      	b.n	80024e4 <SSD1306_DrawPixel+0xc4>
		return;
 80024e2:	bf00      	nop
	}
}
 80024e4:	3708      	adds	r7, #8
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc90      	pop	{r4, r7}
 80024ea:	4770      	bx	lr
 80024ec:	200006b4 	.word	0x200006b4
 80024f0:	20000294 	.word	0x20000294

080024f4 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	4603      	mov	r3, r0
 80024fc:	460a      	mov	r2, r1
 80024fe:	80fb      	strh	r3, [r7, #6]
 8002500:	4613      	mov	r3, r2
 8002502:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002504:	4a05      	ldr	r2, [pc, #20]	; (800251c <SSD1306_GotoXY+0x28>)
 8002506:	88fb      	ldrh	r3, [r7, #6]
 8002508:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800250a:	4a04      	ldr	r2, [pc, #16]	; (800251c <SSD1306_GotoXY+0x28>)
 800250c:	88bb      	ldrh	r3, [r7, #4]
 800250e:	8053      	strh	r3, [r2, #2]
}
 8002510:	bf00      	nop
 8002512:	370c      	adds	r7, #12
 8002514:	46bd      	mov	sp, r7
 8002516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251a:	4770      	bx	lr
 800251c:	200006b4 	.word	0x200006b4

08002520 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002520:	b580      	push	{r7, lr}
 8002522:	b086      	sub	sp, #24
 8002524:	af00      	add	r7, sp, #0
 8002526:	4603      	mov	r3, r0
 8002528:	6039      	str	r1, [r7, #0]
 800252a:	71fb      	strb	r3, [r7, #7]
 800252c:	4613      	mov	r3, r2
 800252e:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002530:	4b3a      	ldr	r3, [pc, #232]	; (800261c <SSD1306_Putc+0xfc>)
 8002532:	881b      	ldrh	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	4413      	add	r3, r2
	if (
 800253c:	2b81      	cmp	r3, #129	; 0x81
 800253e:	dc07      	bgt.n	8002550 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002540:	4b36      	ldr	r3, [pc, #216]	; (800261c <SSD1306_Putc+0xfc>)
 8002542:	885b      	ldrh	r3, [r3, #2]
 8002544:	461a      	mov	r2, r3
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	785b      	ldrb	r3, [r3, #1]
 800254a:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 800254c:	2b40      	cmp	r3, #64	; 0x40
 800254e:	dd01      	ble.n	8002554 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002550:	2300      	movs	r3, #0
 8002552:	e05e      	b.n	8002612 <SSD1306_Putc+0xf2>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	e04b      	b.n	80025f2 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	3b20      	subs	r3, #32
 8002562:	6839      	ldr	r1, [r7, #0]
 8002564:	7849      	ldrb	r1, [r1, #1]
 8002566:	fb01 f303 	mul.w	r3, r1, r3
 800256a:	4619      	mov	r1, r3
 800256c:	697b      	ldr	r3, [r7, #20]
 800256e:	440b      	add	r3, r1
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	4413      	add	r3, r2
 8002574:	881b      	ldrh	r3, [r3, #0]
 8002576:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8002578:	2300      	movs	r3, #0
 800257a:	613b      	str	r3, [r7, #16]
 800257c:	e030      	b.n	80025e0 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	fa02 f303 	lsl.w	r3, r2, r3
 8002586:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d010      	beq.n	80025b0 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800258e:	4b23      	ldr	r3, [pc, #140]	; (800261c <SSD1306_Putc+0xfc>)
 8002590:	881a      	ldrh	r2, [r3, #0]
 8002592:	693b      	ldr	r3, [r7, #16]
 8002594:	b29b      	uxth	r3, r3
 8002596:	4413      	add	r3, r2
 8002598:	b298      	uxth	r0, r3
 800259a:	4b20      	ldr	r3, [pc, #128]	; (800261c <SSD1306_Putc+0xfc>)
 800259c:	885a      	ldrh	r2, [r3, #2]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	b29b      	uxth	r3, r3
 80025a2:	4413      	add	r3, r2
 80025a4:	b29b      	uxth	r3, r3
 80025a6:	79ba      	ldrb	r2, [r7, #6]
 80025a8:	4619      	mov	r1, r3
 80025aa:	f7ff ff39 	bl	8002420 <SSD1306_DrawPixel>
 80025ae:	e014      	b.n	80025da <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80025b0:	4b1a      	ldr	r3, [pc, #104]	; (800261c <SSD1306_Putc+0xfc>)
 80025b2:	881a      	ldrh	r2, [r3, #0]
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	b29b      	uxth	r3, r3
 80025b8:	4413      	add	r3, r2
 80025ba:	b298      	uxth	r0, r3
 80025bc:	4b17      	ldr	r3, [pc, #92]	; (800261c <SSD1306_Putc+0xfc>)
 80025be:	885a      	ldrh	r2, [r3, #2]
 80025c0:	697b      	ldr	r3, [r7, #20]
 80025c2:	b29b      	uxth	r3, r3
 80025c4:	4413      	add	r3, r2
 80025c6:	b299      	uxth	r1, r3
 80025c8:	79bb      	ldrb	r3, [r7, #6]
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	bf0c      	ite	eq
 80025ce:	2301      	moveq	r3, #1
 80025d0:	2300      	movne	r3, #0
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	461a      	mov	r2, r3
 80025d6:	f7ff ff23 	bl	8002420 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80025da:	693b      	ldr	r3, [r7, #16]
 80025dc:	3301      	adds	r3, #1
 80025de:	613b      	str	r3, [r7, #16]
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	461a      	mov	r2, r3
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d3c8      	bcc.n	800257e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	3301      	adds	r3, #1
 80025f0:	617b      	str	r3, [r7, #20]
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	785b      	ldrb	r3, [r3, #1]
 80025f6:	461a      	mov	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	4293      	cmp	r3, r2
 80025fc:	d3ad      	bcc.n	800255a <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 80025fe:	4b07      	ldr	r3, [pc, #28]	; (800261c <SSD1306_Putc+0xfc>)
 8002600:	881a      	ldrh	r2, [r3, #0]
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	781b      	ldrb	r3, [r3, #0]
 8002606:	b29b      	uxth	r3, r3
 8002608:	4413      	add	r3, r2
 800260a:	b29a      	uxth	r2, r3
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <SSD1306_Putc+0xfc>)
 800260e:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 8002610:	79fb      	ldrb	r3, [r7, #7]
}
 8002612:	4618      	mov	r0, r3
 8002614:	3718      	adds	r7, #24
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
 800261a:	bf00      	nop
 800261c:	200006b4 	.word	0x200006b4

08002620 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002620:	b580      	push	{r7, lr}
 8002622:	b084      	sub	sp, #16
 8002624:	af00      	add	r7, sp, #0
 8002626:	60f8      	str	r0, [r7, #12]
 8002628:	60b9      	str	r1, [r7, #8]
 800262a:	4613      	mov	r3, r2
 800262c:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 800262e:	e012      	b.n	8002656 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	79fa      	ldrb	r2, [r7, #7]
 8002636:	68b9      	ldr	r1, [r7, #8]
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff ff71 	bl	8002520 <SSD1306_Putc>
 800263e:	4603      	mov	r3, r0
 8002640:	461a      	mov	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	429a      	cmp	r2, r3
 8002648:	d002      	beq.n	8002650 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	e008      	b.n	8002662 <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	3301      	adds	r3, #1
 8002654:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	781b      	ldrb	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d1e8      	bne.n	8002630 <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	781b      	ldrb	r3, [r3, #0]
}
 8002662:	4618      	mov	r0, r3
 8002664:	3710      	adds	r7, #16
 8002666:	46bd      	mov	sp, r7
 8002668:	bd80      	pop	{r7, pc}

0800266a <SSD1306_DrawLine>:
 

void SSD1306_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 800266a:	b590      	push	{r4, r7, lr}
 800266c:	b087      	sub	sp, #28
 800266e:	af00      	add	r7, sp, #0
 8002670:	4604      	mov	r4, r0
 8002672:	4608      	mov	r0, r1
 8002674:	4611      	mov	r1, r2
 8002676:	461a      	mov	r2, r3
 8002678:	4623      	mov	r3, r4
 800267a:	80fb      	strh	r3, [r7, #6]
 800267c:	4603      	mov	r3, r0
 800267e:	80bb      	strh	r3, [r7, #4]
 8002680:	460b      	mov	r3, r1
 8002682:	807b      	strh	r3, [r7, #2]
 8002684:	4613      	mov	r3, r2
 8002686:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp; 
	
	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8002688:	88fb      	ldrh	r3, [r7, #6]
 800268a:	2b81      	cmp	r3, #129	; 0x81
 800268c:	d901      	bls.n	8002692 <SSD1306_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 800268e:	2381      	movs	r3, #129	; 0x81
 8002690:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8002692:	887b      	ldrh	r3, [r7, #2]
 8002694:	2b81      	cmp	r3, #129	; 0x81
 8002696:	d901      	bls.n	800269c <SSD1306_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8002698:	2381      	movs	r3, #129	; 0x81
 800269a:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 800269c:	88bb      	ldrh	r3, [r7, #4]
 800269e:	2b40      	cmp	r3, #64	; 0x40
 80026a0:	d901      	bls.n	80026a6 <SSD1306_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80026a2:	2340      	movs	r3, #64	; 0x40
 80026a4:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80026a6:	883b      	ldrh	r3, [r7, #0]
 80026a8:	2b40      	cmp	r3, #64	; 0x40
 80026aa:	d901      	bls.n	80026b0 <SSD1306_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80026ac:	2340      	movs	r3, #64	; 0x40
 80026ae:	803b      	strh	r3, [r7, #0]
	}
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 80026b0:	88fa      	ldrh	r2, [r7, #6]
 80026b2:	887b      	ldrh	r3, [r7, #2]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d205      	bcs.n	80026c4 <SSD1306_DrawLine+0x5a>
 80026b8:	887a      	ldrh	r2, [r7, #2]
 80026ba:	88fb      	ldrh	r3, [r7, #6]
 80026bc:	1ad3      	subs	r3, r2, r3
 80026be:	b29b      	uxth	r3, r3
 80026c0:	b21b      	sxth	r3, r3
 80026c2:	e004      	b.n	80026ce <SSD1306_DrawLine+0x64>
 80026c4:	88fa      	ldrh	r2, [r7, #6]
 80026c6:	887b      	ldrh	r3, [r7, #2]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	b21b      	sxth	r3, r3
 80026ce:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 80026d0:	88ba      	ldrh	r2, [r7, #4]
 80026d2:	883b      	ldrh	r3, [r7, #0]
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d205      	bcs.n	80026e4 <SSD1306_DrawLine+0x7a>
 80026d8:	883a      	ldrh	r2, [r7, #0]
 80026da:	88bb      	ldrh	r3, [r7, #4]
 80026dc:	1ad3      	subs	r3, r2, r3
 80026de:	b29b      	uxth	r3, r3
 80026e0:	b21b      	sxth	r3, r3
 80026e2:	e004      	b.n	80026ee <SSD1306_DrawLine+0x84>
 80026e4:	88ba      	ldrh	r2, [r7, #4]
 80026e6:	883b      	ldrh	r3, [r7, #0]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	b29b      	uxth	r3, r3
 80026ec:	b21b      	sxth	r3, r3
 80026ee:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 80026f0:	88fa      	ldrh	r2, [r7, #6]
 80026f2:	887b      	ldrh	r3, [r7, #2]
 80026f4:	429a      	cmp	r2, r3
 80026f6:	d201      	bcs.n	80026fc <SSD1306_DrawLine+0x92>
 80026f8:	2301      	movs	r3, #1
 80026fa:	e001      	b.n	8002700 <SSD1306_DrawLine+0x96>
 80026fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002700:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 8002702:	88ba      	ldrh	r2, [r7, #4]
 8002704:	883b      	ldrh	r3, [r7, #0]
 8002706:	429a      	cmp	r2, r3
 8002708:	d201      	bcs.n	800270e <SSD1306_DrawLine+0xa4>
 800270a:	2301      	movs	r3, #1
 800270c:	e001      	b.n	8002712 <SSD1306_DrawLine+0xa8>
 800270e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002712:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 8002714:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8002718:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800271c:	429a      	cmp	r2, r3
 800271e:	dd06      	ble.n	800272e <SSD1306_DrawLine+0xc4>
 8002720:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002724:	0fda      	lsrs	r2, r3, #31
 8002726:	4413      	add	r3, r2
 8002728:	105b      	asrs	r3, r3, #1
 800272a:	b21b      	sxth	r3, r3
 800272c:	e006      	b.n	800273c <SSD1306_DrawLine+0xd2>
 800272e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002732:	0fda      	lsrs	r2, r3, #31
 8002734:	4413      	add	r3, r2
 8002736:	105b      	asrs	r3, r3, #1
 8002738:	425b      	negs	r3, r3
 800273a:	b21b      	sxth	r3, r3
 800273c:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 800273e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002742:	2b00      	cmp	r3, #0
 8002744:	d129      	bne.n	800279a <SSD1306_DrawLine+0x130>
		if (y1 < y0) {
 8002746:	883a      	ldrh	r2, [r7, #0]
 8002748:	88bb      	ldrh	r3, [r7, #4]
 800274a:	429a      	cmp	r2, r3
 800274c:	d205      	bcs.n	800275a <SSD1306_DrawLine+0xf0>
			tmp = y1;
 800274e:	883b      	ldrh	r3, [r7, #0]
 8002750:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8002752:	88bb      	ldrh	r3, [r7, #4]
 8002754:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8002756:	893b      	ldrh	r3, [r7, #8]
 8002758:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 800275a:	887a      	ldrh	r2, [r7, #2]
 800275c:	88fb      	ldrh	r3, [r7, #6]
 800275e:	429a      	cmp	r2, r3
 8002760:	d205      	bcs.n	800276e <SSD1306_DrawLine+0x104>
			tmp = x1;
 8002762:	887b      	ldrh	r3, [r7, #2]
 8002764:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8002766:	88fb      	ldrh	r3, [r7, #6]
 8002768:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 800276a:	893b      	ldrh	r3, [r7, #8]
 800276c:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 800276e:	88bb      	ldrh	r3, [r7, #4]
 8002770:	82bb      	strh	r3, [r7, #20]
 8002772:	e00c      	b.n	800278e <SSD1306_DrawLine+0x124>
			SSD1306_DrawPixel(x0, i, c);
 8002774:	8ab9      	ldrh	r1, [r7, #20]
 8002776:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800277a:	88fb      	ldrh	r3, [r7, #6]
 800277c:	4618      	mov	r0, r3
 800277e:	f7ff fe4f 	bl	8002420 <SSD1306_DrawPixel>
		for (i = y0; i <= y1; i++) {
 8002782:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002786:	b29b      	uxth	r3, r3
 8002788:	3301      	adds	r3, #1
 800278a:	b29b      	uxth	r3, r3
 800278c:	82bb      	strh	r3, [r7, #20]
 800278e:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8002792:	883b      	ldrh	r3, [r7, #0]
 8002794:	429a      	cmp	r2, r3
 8002796:	dded      	ble.n	8002774 <SSD1306_DrawLine+0x10a>
		}
		
		/* Return from function */
		return;
 8002798:	e05f      	b.n	800285a <SSD1306_DrawLine+0x1f0>
	}
	
	if (dy == 0) {
 800279a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d129      	bne.n	80027f6 <SSD1306_DrawLine+0x18c>
		if (y1 < y0) {
 80027a2:	883a      	ldrh	r2, [r7, #0]
 80027a4:	88bb      	ldrh	r3, [r7, #4]
 80027a6:	429a      	cmp	r2, r3
 80027a8:	d205      	bcs.n	80027b6 <SSD1306_DrawLine+0x14c>
			tmp = y1;
 80027aa:	883b      	ldrh	r3, [r7, #0]
 80027ac:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80027ae:	88bb      	ldrh	r3, [r7, #4]
 80027b0:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80027b2:	893b      	ldrh	r3, [r7, #8]
 80027b4:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80027b6:	887a      	ldrh	r2, [r7, #2]
 80027b8:	88fb      	ldrh	r3, [r7, #6]
 80027ba:	429a      	cmp	r2, r3
 80027bc:	d205      	bcs.n	80027ca <SSD1306_DrawLine+0x160>
			tmp = x1;
 80027be:	887b      	ldrh	r3, [r7, #2]
 80027c0:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80027c2:	88fb      	ldrh	r3, [r7, #6]
 80027c4:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80027c6:	893b      	ldrh	r3, [r7, #8]
 80027c8:	80fb      	strh	r3, [r7, #6]
		}
		
		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 80027ca:	88fb      	ldrh	r3, [r7, #6]
 80027cc:	82bb      	strh	r3, [r7, #20]
 80027ce:	e00c      	b.n	80027ea <SSD1306_DrawLine+0x180>
			SSD1306_DrawPixel(i, y0, c);
 80027d0:	8abb      	ldrh	r3, [r7, #20]
 80027d2:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80027d6:	88b9      	ldrh	r1, [r7, #4]
 80027d8:	4618      	mov	r0, r3
 80027da:	f7ff fe21 	bl	8002420 <SSD1306_DrawPixel>
		for (i = x0; i <= x1; i++) {
 80027de:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80027e2:	b29b      	uxth	r3, r3
 80027e4:	3301      	adds	r3, #1
 80027e6:	b29b      	uxth	r3, r3
 80027e8:	82bb      	strh	r3, [r7, #20]
 80027ea:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80027ee:	887b      	ldrh	r3, [r7, #2]
 80027f0:	429a      	cmp	r2, r3
 80027f2:	dded      	ble.n	80027d0 <SSD1306_DrawLine+0x166>
		}
		
		/* Return from function */
		return;
 80027f4:	e031      	b.n	800285a <SSD1306_DrawLine+0x1f0>
	}
	
	while (1) {
		SSD1306_DrawPixel(x0, y0, c);
 80027f6:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80027fa:	88b9      	ldrh	r1, [r7, #4]
 80027fc:	88fb      	ldrh	r3, [r7, #6]
 80027fe:	4618      	mov	r0, r3
 8002800:	f7ff fe0e 	bl	8002420 <SSD1306_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8002804:	88fa      	ldrh	r2, [r7, #6]
 8002806:	887b      	ldrh	r3, [r7, #2]
 8002808:	429a      	cmp	r2, r3
 800280a:	d103      	bne.n	8002814 <SSD1306_DrawLine+0x1aa>
 800280c:	88ba      	ldrh	r2, [r7, #4]
 800280e:	883b      	ldrh	r3, [r7, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d021      	beq.n	8002858 <SSD1306_DrawLine+0x1ee>
			break;
		}
		e2 = err; 
 8002814:	8afb      	ldrh	r3, [r7, #22]
 8002816:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8002818:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800281c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002820:	425b      	negs	r3, r3
 8002822:	429a      	cmp	r2, r3
 8002824:	dd08      	ble.n	8002838 <SSD1306_DrawLine+0x1ce>
			err -= dy;
 8002826:	8afa      	ldrh	r2, [r7, #22]
 8002828:	8a3b      	ldrh	r3, [r7, #16]
 800282a:	1ad3      	subs	r3, r2, r3
 800282c:	b29b      	uxth	r3, r3
 800282e:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8002830:	89fa      	ldrh	r2, [r7, #14]
 8002832:	88fb      	ldrh	r3, [r7, #6]
 8002834:	4413      	add	r3, r2
 8002836:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8002838:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800283c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002840:	429a      	cmp	r2, r3
 8002842:	dad8      	bge.n	80027f6 <SSD1306_DrawLine+0x18c>
			err += dx;
 8002844:	8afa      	ldrh	r2, [r7, #22]
 8002846:	8a7b      	ldrh	r3, [r7, #18]
 8002848:	4413      	add	r3, r2
 800284a:	b29b      	uxth	r3, r3
 800284c:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 800284e:	89ba      	ldrh	r2, [r7, #12]
 8002850:	88bb      	ldrh	r3, [r7, #4]
 8002852:	4413      	add	r3, r2
 8002854:	80bb      	strh	r3, [r7, #4]
		SSD1306_DrawPixel(x0, y0, c);
 8002856:	e7ce      	b.n	80027f6 <SSD1306_DrawLine+0x18c>
			break;
 8002858:	bf00      	nop
		} 
	}
}
 800285a:	371c      	adds	r7, #28
 800285c:	46bd      	mov	sp, r7
 800285e:	bd90      	pop	{r4, r7, pc}

08002860 <SSD1306_DrawRectangle>:

void SSD1306_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8002860:	b590      	push	{r4, r7, lr}
 8002862:	b085      	sub	sp, #20
 8002864:	af02      	add	r7, sp, #8
 8002866:	4604      	mov	r4, r0
 8002868:	4608      	mov	r0, r1
 800286a:	4611      	mov	r1, r2
 800286c:	461a      	mov	r2, r3
 800286e:	4623      	mov	r3, r4
 8002870:	80fb      	strh	r3, [r7, #6]
 8002872:	4603      	mov	r3, r0
 8002874:	80bb      	strh	r3, [r7, #4]
 8002876:	460b      	mov	r3, r1
 8002878:	807b      	strh	r3, [r7, #2]
 800287a:	4613      	mov	r3, r2
 800287c:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 800287e:	88fb      	ldrh	r3, [r7, #6]
 8002880:	2b81      	cmp	r3, #129	; 0x81
 8002882:	d853      	bhi.n	800292c <SSD1306_DrawRectangle+0xcc>
		x >= SSD1306_WIDTH ||
 8002884:	88bb      	ldrh	r3, [r7, #4]
 8002886:	2b40      	cmp	r3, #64	; 0x40
 8002888:	d850      	bhi.n	800292c <SSD1306_DrawRectangle+0xcc>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800288a:	88fa      	ldrh	r2, [r7, #6]
 800288c:	887b      	ldrh	r3, [r7, #2]
 800288e:	4413      	add	r3, r2
 8002890:	2b81      	cmp	r3, #129	; 0x81
 8002892:	dd03      	ble.n	800289c <SSD1306_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8002894:	88fb      	ldrh	r3, [r7, #6]
 8002896:	f1c3 0382 	rsb	r3, r3, #130	; 0x82
 800289a:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 800289c:	88ba      	ldrh	r2, [r7, #4]
 800289e:	883b      	ldrh	r3, [r7, #0]
 80028a0:	4413      	add	r3, r2
 80028a2:	2b40      	cmp	r3, #64	; 0x40
 80028a4:	dd03      	ble.n	80028ae <SSD1306_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80028a6:	88bb      	ldrh	r3, [r7, #4]
 80028a8:	f1c3 0341 	rsb	r3, r3, #65	; 0x41
 80028ac:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw 4 lines */
	SSD1306_DrawLine(x, y, x + w, y, c);         /* Top line */
 80028ae:	88fa      	ldrh	r2, [r7, #6]
 80028b0:	887b      	ldrh	r3, [r7, #2]
 80028b2:	4413      	add	r3, r2
 80028b4:	b29a      	uxth	r2, r3
 80028b6:	88bc      	ldrh	r4, [r7, #4]
 80028b8:	88b9      	ldrh	r1, [r7, #4]
 80028ba:	88f8      	ldrh	r0, [r7, #6]
 80028bc:	7e3b      	ldrb	r3, [r7, #24]
 80028be:	9300      	str	r3, [sp, #0]
 80028c0:	4623      	mov	r3, r4
 80028c2:	f7ff fed2 	bl	800266a <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 80028c6:	88ba      	ldrh	r2, [r7, #4]
 80028c8:	883b      	ldrh	r3, [r7, #0]
 80028ca:	4413      	add	r3, r2
 80028cc:	b299      	uxth	r1, r3
 80028ce:	88fa      	ldrh	r2, [r7, #6]
 80028d0:	887b      	ldrh	r3, [r7, #2]
 80028d2:	4413      	add	r3, r2
 80028d4:	b29c      	uxth	r4, r3
 80028d6:	88ba      	ldrh	r2, [r7, #4]
 80028d8:	883b      	ldrh	r3, [r7, #0]
 80028da:	4413      	add	r3, r2
 80028dc:	b29a      	uxth	r2, r3
 80028de:	88f8      	ldrh	r0, [r7, #6]
 80028e0:	7e3b      	ldrb	r3, [r7, #24]
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	4613      	mov	r3, r2
 80028e6:	4622      	mov	r2, r4
 80028e8:	f7ff febf 	bl	800266a <SSD1306_DrawLine>
	SSD1306_DrawLine(x, y, x, y + h, c);         /* Left line */
 80028ec:	88ba      	ldrh	r2, [r7, #4]
 80028ee:	883b      	ldrh	r3, [r7, #0]
 80028f0:	4413      	add	r3, r2
 80028f2:	b29c      	uxth	r4, r3
 80028f4:	88fa      	ldrh	r2, [r7, #6]
 80028f6:	88b9      	ldrh	r1, [r7, #4]
 80028f8:	88f8      	ldrh	r0, [r7, #6]
 80028fa:	7e3b      	ldrb	r3, [r7, #24]
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	4623      	mov	r3, r4
 8002900:	f7ff feb3 	bl	800266a <SSD1306_DrawLine>
	SSD1306_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8002904:	88fa      	ldrh	r2, [r7, #6]
 8002906:	887b      	ldrh	r3, [r7, #2]
 8002908:	4413      	add	r3, r2
 800290a:	b298      	uxth	r0, r3
 800290c:	88fa      	ldrh	r2, [r7, #6]
 800290e:	887b      	ldrh	r3, [r7, #2]
 8002910:	4413      	add	r3, r2
 8002912:	b29c      	uxth	r4, r3
 8002914:	88ba      	ldrh	r2, [r7, #4]
 8002916:	883b      	ldrh	r3, [r7, #0]
 8002918:	4413      	add	r3, r2
 800291a:	b29a      	uxth	r2, r3
 800291c:	88b9      	ldrh	r1, [r7, #4]
 800291e:	7e3b      	ldrb	r3, [r7, #24]
 8002920:	9300      	str	r3, [sp, #0]
 8002922:	4613      	mov	r3, r2
 8002924:	4622      	mov	r2, r4
 8002926:	f7ff fea0 	bl	800266a <SSD1306_DrawLine>
 800292a:	e000      	b.n	800292e <SSD1306_DrawRectangle+0xce>
		return;
 800292c:	bf00      	nop
}
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	bd90      	pop	{r4, r7, pc}

08002934 <SSD1306_DrawFilledRectangle>:

void SSD1306_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8002934:	b590      	push	{r4, r7, lr}
 8002936:	b087      	sub	sp, #28
 8002938:	af02      	add	r7, sp, #8
 800293a:	4604      	mov	r4, r0
 800293c:	4608      	mov	r0, r1
 800293e:	4611      	mov	r1, r2
 8002940:	461a      	mov	r2, r3
 8002942:	4623      	mov	r3, r4
 8002944:	80fb      	strh	r3, [r7, #6]
 8002946:	4603      	mov	r3, r0
 8002948:	80bb      	strh	r3, [r7, #4]
 800294a:	460b      	mov	r3, r1
 800294c:	807b      	strh	r3, [r7, #2]
 800294e:	4613      	mov	r3, r2
 8002950:	803b      	strh	r3, [r7, #0]
	uint8_t i;
	
	/* Check input parameters */
	if (
 8002952:	88fb      	ldrh	r3, [r7, #6]
 8002954:	2b81      	cmp	r3, #129	; 0x81
 8002956:	d836      	bhi.n	80029c6 <SSD1306_DrawFilledRectangle+0x92>
		x >= SSD1306_WIDTH ||
 8002958:	88bb      	ldrh	r3, [r7, #4]
 800295a:	2b40      	cmp	r3, #64	; 0x40
 800295c:	d833      	bhi.n	80029c6 <SSD1306_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}
	
	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 800295e:	88fa      	ldrh	r2, [r7, #6]
 8002960:	887b      	ldrh	r3, [r7, #2]
 8002962:	4413      	add	r3, r2
 8002964:	2b81      	cmp	r3, #129	; 0x81
 8002966:	dd03      	ble.n	8002970 <SSD1306_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 8002968:	88fb      	ldrh	r3, [r7, #6]
 800296a:	f1c3 0382 	rsb	r3, r3, #130	; 0x82
 800296e:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 8002970:	88ba      	ldrh	r2, [r7, #4]
 8002972:	883b      	ldrh	r3, [r7, #0]
 8002974:	4413      	add	r3, r2
 8002976:	2b40      	cmp	r3, #64	; 0x40
 8002978:	dd03      	ble.n	8002982 <SSD1306_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 800297a:	88bb      	ldrh	r3, [r7, #4]
 800297c:	f1c3 0341 	rsb	r3, r3, #65	; 0x41
 8002980:	803b      	strh	r3, [r7, #0]
	}
	
	/* Draw lines */
	for (i = 0; i <= h; i++) {
 8002982:	2300      	movs	r3, #0
 8002984:	73fb      	strb	r3, [r7, #15]
 8002986:	e018      	b.n	80029ba <SSD1306_DrawFilledRectangle+0x86>
		/* Draw lines */
		SSD1306_DrawLine(x, y + i, x + w, y + i, c);
 8002988:	7bfb      	ldrb	r3, [r7, #15]
 800298a:	b29a      	uxth	r2, r3
 800298c:	88bb      	ldrh	r3, [r7, #4]
 800298e:	4413      	add	r3, r2
 8002990:	b299      	uxth	r1, r3
 8002992:	88fa      	ldrh	r2, [r7, #6]
 8002994:	887b      	ldrh	r3, [r7, #2]
 8002996:	4413      	add	r3, r2
 8002998:	b29c      	uxth	r4, r3
 800299a:	7bfb      	ldrb	r3, [r7, #15]
 800299c:	b29a      	uxth	r2, r3
 800299e:	88bb      	ldrh	r3, [r7, #4]
 80029a0:	4413      	add	r3, r2
 80029a2:	b29a      	uxth	r2, r3
 80029a4:	88f8      	ldrh	r0, [r7, #6]
 80029a6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	4613      	mov	r3, r2
 80029ae:	4622      	mov	r2, r4
 80029b0:	f7ff fe5b 	bl	800266a <SSD1306_DrawLine>
	for (i = 0; i <= h; i++) {
 80029b4:	7bfb      	ldrb	r3, [r7, #15]
 80029b6:	3301      	adds	r3, #1
 80029b8:	73fb      	strb	r3, [r7, #15]
 80029ba:	7bfb      	ldrb	r3, [r7, #15]
 80029bc:	b29b      	uxth	r3, r3
 80029be:	883a      	ldrh	r2, [r7, #0]
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d2e1      	bcs.n	8002988 <SSD1306_DrawFilledRectangle+0x54>
 80029c4:	e000      	b.n	80029c8 <SSD1306_DrawFilledRectangle+0x94>
		return;
 80029c6:	bf00      	nop
	}
}
 80029c8:	3714      	adds	r7, #20
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd90      	pop	{r4, r7, pc}

080029ce <SSD1306_DrawCircle>:
		x += xinc2;
		y += yinc2;
	}
}

void SSD1306_DrawCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 80029ce:	b590      	push	{r4, r7, lr}
 80029d0:	b087      	sub	sp, #28
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	4604      	mov	r4, r0
 80029d6:	4608      	mov	r0, r1
 80029d8:	4611      	mov	r1, r2
 80029da:	461a      	mov	r2, r3
 80029dc:	4623      	mov	r3, r4
 80029de:	80fb      	strh	r3, [r7, #6]
 80029e0:	4603      	mov	r3, r0
 80029e2:	80bb      	strh	r3, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	807b      	strh	r3, [r7, #2]
 80029e8:	4613      	mov	r3, r2
 80029ea:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 80029ec:	887b      	ldrh	r3, [r7, #2]
 80029ee:	f1c3 0301 	rsb	r3, r3, #1
 80029f2:	b29b      	uxth	r3, r3
 80029f4:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 80029f6:	2301      	movs	r3, #1
 80029f8:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 80029fa:	887b      	ldrh	r3, [r7, #2]
 80029fc:	461a      	mov	r2, r3
 80029fe:	03d2      	lsls	r2, r2, #15
 8002a00:	1ad3      	subs	r3, r2, r3
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8002a0c:	887b      	ldrh	r3, [r7, #2]
 8002a0e:	81fb      	strh	r3, [r7, #14]

    SSD1306_DrawPixel(x0, y0 + r, c);
 8002a10:	88f8      	ldrh	r0, [r7, #6]
 8002a12:	88ba      	ldrh	r2, [r7, #4]
 8002a14:	887b      	ldrh	r3, [r7, #2]
 8002a16:	4413      	add	r3, r2
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	787a      	ldrb	r2, [r7, #1]
 8002a1c:	4619      	mov	r1, r3
 8002a1e:	f7ff fcff 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 8002a22:	88f8      	ldrh	r0, [r7, #6]
 8002a24:	88ba      	ldrh	r2, [r7, #4]
 8002a26:	887b      	ldrh	r3, [r7, #2]
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	b29b      	uxth	r3, r3
 8002a2c:	787a      	ldrb	r2, [r7, #1]
 8002a2e:	4619      	mov	r1, r3
 8002a30:	f7ff fcf6 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 8002a34:	88fa      	ldrh	r2, [r7, #6]
 8002a36:	887b      	ldrh	r3, [r7, #2]
 8002a38:	4413      	add	r3, r2
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	88b9      	ldrh	r1, [r7, #4]
 8002a3e:	787a      	ldrb	r2, [r7, #1]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7ff fced 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 8002a46:	88fa      	ldrh	r2, [r7, #6]
 8002a48:	887b      	ldrh	r3, [r7, #2]
 8002a4a:	1ad3      	subs	r3, r2, r3
 8002a4c:	b29b      	uxth	r3, r3
 8002a4e:	88b9      	ldrh	r1, [r7, #4]
 8002a50:	787a      	ldrb	r2, [r7, #1]
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff fce4 	bl	8002420 <SSD1306_DrawPixel>

    while (x < y) {
 8002a58:	e081      	b.n	8002b5e <SSD1306_DrawCircle+0x190>
        if (f >= 0) {
 8002a5a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	db0e      	blt.n	8002a80 <SSD1306_DrawCircle+0xb2>
            y--;
 8002a62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002a66:	b29b      	uxth	r3, r3
 8002a68:	3b01      	subs	r3, #1
 8002a6a:	b29b      	uxth	r3, r3
 8002a6c:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8002a6e:	8a7b      	ldrh	r3, [r7, #18]
 8002a70:	3302      	adds	r3, #2
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8002a76:	8afa      	ldrh	r2, [r7, #22]
 8002a78:	8a7b      	ldrh	r3, [r7, #18]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	b29b      	uxth	r3, r3
 8002a7e:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8002a80:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002a84:	b29b      	uxth	r3, r3
 8002a86:	3301      	adds	r3, #1
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8002a8c:	8abb      	ldrh	r3, [r7, #20]
 8002a8e:	3302      	adds	r3, #2
 8002a90:	b29b      	uxth	r3, r3
 8002a92:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8002a94:	8afa      	ldrh	r2, [r7, #22]
 8002a96:	8abb      	ldrh	r3, [r7, #20]
 8002a98:	4413      	add	r3, r2
 8002a9a:	b29b      	uxth	r3, r3
 8002a9c:	82fb      	strh	r3, [r7, #22]

        SSD1306_DrawPixel(x0 + x, y0 + y, c);
 8002a9e:	88fa      	ldrh	r2, [r7, #6]
 8002aa0:	8a3b      	ldrh	r3, [r7, #16]
 8002aa2:	4413      	add	r3, r2
 8002aa4:	b298      	uxth	r0, r3
 8002aa6:	88ba      	ldrh	r2, [r7, #4]
 8002aa8:	89fb      	ldrh	r3, [r7, #14]
 8002aaa:	4413      	add	r3, r2
 8002aac:	b29b      	uxth	r3, r3
 8002aae:	787a      	ldrb	r2, [r7, #1]
 8002ab0:	4619      	mov	r1, r3
 8002ab2:	f7ff fcb5 	bl	8002420 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 + y, c);
 8002ab6:	88fa      	ldrh	r2, [r7, #6]
 8002ab8:	8a3b      	ldrh	r3, [r7, #16]
 8002aba:	1ad3      	subs	r3, r2, r3
 8002abc:	b298      	uxth	r0, r3
 8002abe:	88ba      	ldrh	r2, [r7, #4]
 8002ac0:	89fb      	ldrh	r3, [r7, #14]
 8002ac2:	4413      	add	r3, r2
 8002ac4:	b29b      	uxth	r3, r3
 8002ac6:	787a      	ldrb	r2, [r7, #1]
 8002ac8:	4619      	mov	r1, r3
 8002aca:	f7ff fca9 	bl	8002420 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + x, y0 - y, c);
 8002ace:	88fa      	ldrh	r2, [r7, #6]
 8002ad0:	8a3b      	ldrh	r3, [r7, #16]
 8002ad2:	4413      	add	r3, r2
 8002ad4:	b298      	uxth	r0, r3
 8002ad6:	88ba      	ldrh	r2, [r7, #4]
 8002ad8:	89fb      	ldrh	r3, [r7, #14]
 8002ada:	1ad3      	subs	r3, r2, r3
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	787a      	ldrb	r2, [r7, #1]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	f7ff fc9d 	bl	8002420 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - x, y0 - y, c);
 8002ae6:	88fa      	ldrh	r2, [r7, #6]
 8002ae8:	8a3b      	ldrh	r3, [r7, #16]
 8002aea:	1ad3      	subs	r3, r2, r3
 8002aec:	b298      	uxth	r0, r3
 8002aee:	88ba      	ldrh	r2, [r7, #4]
 8002af0:	89fb      	ldrh	r3, [r7, #14]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	b29b      	uxth	r3, r3
 8002af6:	787a      	ldrb	r2, [r7, #1]
 8002af8:	4619      	mov	r1, r3
 8002afa:	f7ff fc91 	bl	8002420 <SSD1306_DrawPixel>

        SSD1306_DrawPixel(x0 + y, y0 + x, c);
 8002afe:	88fa      	ldrh	r2, [r7, #6]
 8002b00:	89fb      	ldrh	r3, [r7, #14]
 8002b02:	4413      	add	r3, r2
 8002b04:	b298      	uxth	r0, r3
 8002b06:	88ba      	ldrh	r2, [r7, #4]
 8002b08:	8a3b      	ldrh	r3, [r7, #16]
 8002b0a:	4413      	add	r3, r2
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	787a      	ldrb	r2, [r7, #1]
 8002b10:	4619      	mov	r1, r3
 8002b12:	f7ff fc85 	bl	8002420 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 + x, c);
 8002b16:	88fa      	ldrh	r2, [r7, #6]
 8002b18:	89fb      	ldrh	r3, [r7, #14]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	b298      	uxth	r0, r3
 8002b1e:	88ba      	ldrh	r2, [r7, #4]
 8002b20:	8a3b      	ldrh	r3, [r7, #16]
 8002b22:	4413      	add	r3, r2
 8002b24:	b29b      	uxth	r3, r3
 8002b26:	787a      	ldrb	r2, [r7, #1]
 8002b28:	4619      	mov	r1, r3
 8002b2a:	f7ff fc79 	bl	8002420 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 + y, y0 - x, c);
 8002b2e:	88fa      	ldrh	r2, [r7, #6]
 8002b30:	89fb      	ldrh	r3, [r7, #14]
 8002b32:	4413      	add	r3, r2
 8002b34:	b298      	uxth	r0, r3
 8002b36:	88ba      	ldrh	r2, [r7, #4]
 8002b38:	8a3b      	ldrh	r3, [r7, #16]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	b29b      	uxth	r3, r3
 8002b3e:	787a      	ldrb	r2, [r7, #1]
 8002b40:	4619      	mov	r1, r3
 8002b42:	f7ff fc6d 	bl	8002420 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(x0 - y, y0 - x, c);
 8002b46:	88fa      	ldrh	r2, [r7, #6]
 8002b48:	89fb      	ldrh	r3, [r7, #14]
 8002b4a:	1ad3      	subs	r3, r2, r3
 8002b4c:	b298      	uxth	r0, r3
 8002b4e:	88ba      	ldrh	r2, [r7, #4]
 8002b50:	8a3b      	ldrh	r3, [r7, #16]
 8002b52:	1ad3      	subs	r3, r2, r3
 8002b54:	b29b      	uxth	r3, r3
 8002b56:	787a      	ldrb	r2, [r7, #1]
 8002b58:	4619      	mov	r1, r3
 8002b5a:	f7ff fc61 	bl	8002420 <SSD1306_DrawPixel>
    while (x < y) {
 8002b5e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002b62:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b66:	429a      	cmp	r2, r3
 8002b68:	f6ff af77 	blt.w	8002a5a <SSD1306_DrawCircle+0x8c>
    }
}
 8002b6c:	bf00      	nop
 8002b6e:	bf00      	nop
 8002b70:	371c      	adds	r7, #28
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd90      	pop	{r4, r7, pc}

08002b76 <SSD1306_DrawFilledCircle>:

void SSD1306_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, SSD1306_COLOR_t c) {
 8002b76:	b590      	push	{r4, r7, lr}
 8002b78:	b089      	sub	sp, #36	; 0x24
 8002b7a:	af02      	add	r7, sp, #8
 8002b7c:	4604      	mov	r4, r0
 8002b7e:	4608      	mov	r0, r1
 8002b80:	4611      	mov	r1, r2
 8002b82:	461a      	mov	r2, r3
 8002b84:	4623      	mov	r3, r4
 8002b86:	80fb      	strh	r3, [r7, #6]
 8002b88:	4603      	mov	r3, r0
 8002b8a:	80bb      	strh	r3, [r7, #4]
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	807b      	strh	r3, [r7, #2]
 8002b90:	4613      	mov	r3, r2
 8002b92:	707b      	strb	r3, [r7, #1]
	int16_t f = 1 - r;
 8002b94:	887b      	ldrh	r3, [r7, #2]
 8002b96:	f1c3 0301 	rsb	r3, r3, #1
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 8002ba2:	887b      	ldrh	r3, [r7, #2]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	03d2      	lsls	r2, r2, #15
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	b29b      	uxth	r3, r3
 8002bae:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 8002bb4:	887b      	ldrh	r3, [r7, #2]
 8002bb6:	81fb      	strh	r3, [r7, #14]

    SSD1306_DrawPixel(x0, y0 + r, c);
 8002bb8:	88f8      	ldrh	r0, [r7, #6]
 8002bba:	88ba      	ldrh	r2, [r7, #4]
 8002bbc:	887b      	ldrh	r3, [r7, #2]
 8002bbe:	4413      	add	r3, r2
 8002bc0:	b29b      	uxth	r3, r3
 8002bc2:	787a      	ldrb	r2, [r7, #1]
 8002bc4:	4619      	mov	r1, r3
 8002bc6:	f7ff fc2b 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0, y0 - r, c);
 8002bca:	88f8      	ldrh	r0, [r7, #6]
 8002bcc:	88ba      	ldrh	r2, [r7, #4]
 8002bce:	887b      	ldrh	r3, [r7, #2]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	b29b      	uxth	r3, r3
 8002bd4:	787a      	ldrb	r2, [r7, #1]
 8002bd6:	4619      	mov	r1, r3
 8002bd8:	f7ff fc22 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 + r, y0, c);
 8002bdc:	88fa      	ldrh	r2, [r7, #6]
 8002bde:	887b      	ldrh	r3, [r7, #2]
 8002be0:	4413      	add	r3, r2
 8002be2:	b29b      	uxth	r3, r3
 8002be4:	88b9      	ldrh	r1, [r7, #4]
 8002be6:	787a      	ldrb	r2, [r7, #1]
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fc19 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawPixel(x0 - r, y0, c);
 8002bee:	88fa      	ldrh	r2, [r7, #6]
 8002bf0:	887b      	ldrh	r3, [r7, #2]
 8002bf2:	1ad3      	subs	r3, r2, r3
 8002bf4:	b29b      	uxth	r3, r3
 8002bf6:	88b9      	ldrh	r1, [r7, #4]
 8002bf8:	787a      	ldrb	r2, [r7, #1]
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	f7ff fc10 	bl	8002420 <SSD1306_DrawPixel>
    SSD1306_DrawLine(x0 - r, y0, x0 + r, y0, c);
 8002c00:	88fa      	ldrh	r2, [r7, #6]
 8002c02:	887b      	ldrh	r3, [r7, #2]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	b298      	uxth	r0, r3
 8002c08:	88b9      	ldrh	r1, [r7, #4]
 8002c0a:	88fa      	ldrh	r2, [r7, #6]
 8002c0c:	887b      	ldrh	r3, [r7, #2]
 8002c0e:	4413      	add	r3, r2
 8002c10:	b29a      	uxth	r2, r3
 8002c12:	88bc      	ldrh	r4, [r7, #4]
 8002c14:	787b      	ldrb	r3, [r7, #1]
 8002c16:	9300      	str	r3, [sp, #0]
 8002c18:	4623      	mov	r3, r4
 8002c1a:	f7ff fd26 	bl	800266a <SSD1306_DrawLine>

    while (x < y) {
 8002c1e:	e079      	b.n	8002d14 <SSD1306_DrawFilledCircle+0x19e>
        if (f >= 0) {
 8002c20:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	db0e      	blt.n	8002c46 <SSD1306_DrawFilledCircle+0xd0>
            y--;
 8002c28:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	3b01      	subs	r3, #1
 8002c30:	b29b      	uxth	r3, r3
 8002c32:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8002c34:	8a7b      	ldrh	r3, [r7, #18]
 8002c36:	3302      	adds	r3, #2
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	827b      	strh	r3, [r7, #18]
            f += ddF_y;
 8002c3c:	8afa      	ldrh	r2, [r7, #22]
 8002c3e:	8a7b      	ldrh	r3, [r7, #18]
 8002c40:	4413      	add	r3, r2
 8002c42:	b29b      	uxth	r3, r3
 8002c44:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8002c46:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002c4a:	b29b      	uxth	r3, r3
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	b29b      	uxth	r3, r3
 8002c50:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8002c52:	8abb      	ldrh	r3, [r7, #20]
 8002c54:	3302      	adds	r3, #2
 8002c56:	b29b      	uxth	r3, r3
 8002c58:	82bb      	strh	r3, [r7, #20]
        f += ddF_x;
 8002c5a:	8afa      	ldrh	r2, [r7, #22]
 8002c5c:	8abb      	ldrh	r3, [r7, #20]
 8002c5e:	4413      	add	r3, r2
 8002c60:	b29b      	uxth	r3, r3
 8002c62:	82fb      	strh	r3, [r7, #22]

        SSD1306_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, c);
 8002c64:	88fa      	ldrh	r2, [r7, #6]
 8002c66:	8a3b      	ldrh	r3, [r7, #16]
 8002c68:	1ad3      	subs	r3, r2, r3
 8002c6a:	b298      	uxth	r0, r3
 8002c6c:	88ba      	ldrh	r2, [r7, #4]
 8002c6e:	89fb      	ldrh	r3, [r7, #14]
 8002c70:	4413      	add	r3, r2
 8002c72:	b299      	uxth	r1, r3
 8002c74:	88fa      	ldrh	r2, [r7, #6]
 8002c76:	8a3b      	ldrh	r3, [r7, #16]
 8002c78:	4413      	add	r3, r2
 8002c7a:	b29c      	uxth	r4, r3
 8002c7c:	88ba      	ldrh	r2, [r7, #4]
 8002c7e:	89fb      	ldrh	r3, [r7, #14]
 8002c80:	4413      	add	r3, r2
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	787b      	ldrb	r3, [r7, #1]
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	4613      	mov	r3, r2
 8002c8a:	4622      	mov	r2, r4
 8002c8c:	f7ff fced 	bl	800266a <SSD1306_DrawLine>
        SSD1306_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, c);
 8002c90:	88fa      	ldrh	r2, [r7, #6]
 8002c92:	8a3b      	ldrh	r3, [r7, #16]
 8002c94:	4413      	add	r3, r2
 8002c96:	b298      	uxth	r0, r3
 8002c98:	88ba      	ldrh	r2, [r7, #4]
 8002c9a:	89fb      	ldrh	r3, [r7, #14]
 8002c9c:	1ad3      	subs	r3, r2, r3
 8002c9e:	b299      	uxth	r1, r3
 8002ca0:	88fa      	ldrh	r2, [r7, #6]
 8002ca2:	8a3b      	ldrh	r3, [r7, #16]
 8002ca4:	1ad3      	subs	r3, r2, r3
 8002ca6:	b29c      	uxth	r4, r3
 8002ca8:	88ba      	ldrh	r2, [r7, #4]
 8002caa:	89fb      	ldrh	r3, [r7, #14]
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	787b      	ldrb	r3, [r7, #1]
 8002cb2:	9300      	str	r3, [sp, #0]
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	4622      	mov	r2, r4
 8002cb8:	f7ff fcd7 	bl	800266a <SSD1306_DrawLine>

        SSD1306_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, c);
 8002cbc:	88fa      	ldrh	r2, [r7, #6]
 8002cbe:	89fb      	ldrh	r3, [r7, #14]
 8002cc0:	4413      	add	r3, r2
 8002cc2:	b298      	uxth	r0, r3
 8002cc4:	88ba      	ldrh	r2, [r7, #4]
 8002cc6:	8a3b      	ldrh	r3, [r7, #16]
 8002cc8:	4413      	add	r3, r2
 8002cca:	b299      	uxth	r1, r3
 8002ccc:	88fa      	ldrh	r2, [r7, #6]
 8002cce:	89fb      	ldrh	r3, [r7, #14]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	b29c      	uxth	r4, r3
 8002cd4:	88ba      	ldrh	r2, [r7, #4]
 8002cd6:	8a3b      	ldrh	r3, [r7, #16]
 8002cd8:	4413      	add	r3, r2
 8002cda:	b29a      	uxth	r2, r3
 8002cdc:	787b      	ldrb	r3, [r7, #1]
 8002cde:	9300      	str	r3, [sp, #0]
 8002ce0:	4613      	mov	r3, r2
 8002ce2:	4622      	mov	r2, r4
 8002ce4:	f7ff fcc1 	bl	800266a <SSD1306_DrawLine>
        SSD1306_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, c);
 8002ce8:	88fa      	ldrh	r2, [r7, #6]
 8002cea:	89fb      	ldrh	r3, [r7, #14]
 8002cec:	4413      	add	r3, r2
 8002cee:	b298      	uxth	r0, r3
 8002cf0:	88ba      	ldrh	r2, [r7, #4]
 8002cf2:	8a3b      	ldrh	r3, [r7, #16]
 8002cf4:	1ad3      	subs	r3, r2, r3
 8002cf6:	b299      	uxth	r1, r3
 8002cf8:	88fa      	ldrh	r2, [r7, #6]
 8002cfa:	89fb      	ldrh	r3, [r7, #14]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	b29c      	uxth	r4, r3
 8002d00:	88ba      	ldrh	r2, [r7, #4]
 8002d02:	8a3b      	ldrh	r3, [r7, #16]
 8002d04:	1ad3      	subs	r3, r2, r3
 8002d06:	b29a      	uxth	r2, r3
 8002d08:	787b      	ldrb	r3, [r7, #1]
 8002d0a:	9300      	str	r3, [sp, #0]
 8002d0c:	4613      	mov	r3, r2
 8002d0e:	4622      	mov	r2, r4
 8002d10:	f7ff fcab 	bl	800266a <SSD1306_DrawLine>
    while (x < y) {
 8002d14:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8002d18:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002d1c:	429a      	cmp	r2, r3
 8002d1e:	f6ff af7f 	blt.w	8002c20 <SSD1306_DrawFilledCircle+0xaa>
    }
}
 8002d22:	bf00      	nop
 8002d24:	bf00      	nop
 8002d26:	371c      	adds	r7, #28
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd90      	pop	{r4, r7, pc}

08002d2c <SSD1306_Clear>:
 


void SSD1306_Clear (void)
{
 8002d2c:	b580      	push	{r7, lr}
 8002d2e:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 8002d30:	2000      	movs	r0, #0
 8002d32:	f7ff fb5d 	bl	80023f0 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8002d36:	f7ff fb29 	bl	800238c <SSD1306_UpdateScreen>
}
 8002d3a:	bf00      	nop
 8002d3c:	bd80      	pop	{r7, pc}
	...

08002d40 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8002d40:	b480      	push	{r7}
 8002d42:	b083      	sub	sp, #12
 8002d44:	af00      	add	r7, sp, #0
	//MX_i2c1_Init();
	uint32_t p = 250000;
 8002d46:	4b08      	ldr	r3, [pc, #32]	; (8002d68 <ssd1306_I2C_Init+0x28>)
 8002d48:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002d4a:	e002      	b.n	8002d52 <ssd1306_I2C_Init+0x12>
		p--;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d1f9      	bne.n	8002d4c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_i2c1_Init();
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	370c      	adds	r7, #12
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d64:	4770      	bx	lr
 8002d66:	bf00      	nop
 8002d68:	0003d090 	.word	0x0003d090

08002d6c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002d6c:	b590      	push	{r4, r7, lr}
 8002d6e:	b0c7      	sub	sp, #284	; 0x11c
 8002d70:	af02      	add	r7, sp, #8
 8002d72:	4604      	mov	r4, r0
 8002d74:	4608      	mov	r0, r1
 8002d76:	f507 7188 	add.w	r1, r7, #272	; 0x110
 8002d7a:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 8002d7e:	600a      	str	r2, [r1, #0]
 8002d80:	4619      	mov	r1, r3
 8002d82:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d86:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002d8a:	4622      	mov	r2, r4
 8002d8c:	701a      	strb	r2, [r3, #0]
 8002d8e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d92:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 8002d96:	4602      	mov	r2, r0
 8002d98:	701a      	strb	r2, [r3, #0]
 8002d9a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002d9e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002da2:	460a      	mov	r2, r1
 8002da4:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8002da6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002daa:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002dae:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002db2:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 8002db6:	7812      	ldrb	r2, [r2, #0]
 8002db8:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8002dba:	2300      	movs	r3, #0
 8002dbc:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002dc0:	e015      	b.n	8002dee <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8002dc2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dc6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002dca:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 8002dce:	6812      	ldr	r2, [r2, #0]
 8002dd0:	441a      	add	r2, r3
 8002dd2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	7811      	ldrb	r1, [r2, #0]
 8002dda:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002dde:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 8002de2:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8002de4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002de8:	3301      	adds	r3, #1
 8002dea:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002dee:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8002df8:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8002dfc:	8812      	ldrh	r2, [r2, #0]
 8002dfe:	429a      	cmp	r2, r3
 8002e00:	d8df      	bhi.n	8002dc2 <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002e02:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e06:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	b299      	uxth	r1, r3
 8002e0e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002e12:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002e16:	881b      	ldrh	r3, [r3, #0]
 8002e18:	3301      	adds	r3, #1
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	f107 020c 	add.w	r2, r7, #12
 8002e20:	200a      	movs	r0, #10
 8002e22:	9000      	str	r0, [sp, #0]
 8002e24:	4803      	ldr	r0, [pc, #12]	; (8002e34 <ssd1306_I2C_WriteMulti+0xc8>)
 8002e26:	f000 fed3 	bl	8003bd0 <HAL_I2C_Master_Transmit>
}
 8002e2a:	bf00      	nop
 8002e2c:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bd90      	pop	{r4, r7, pc}
 8002e34:	20000134 	.word	0x20000134

08002e38 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af02      	add	r7, sp, #8
 8002e3e:	4603      	mov	r3, r0
 8002e40:	71fb      	strb	r3, [r7, #7]
 8002e42:	460b      	mov	r3, r1
 8002e44:	71bb      	strb	r3, [r7, #6]
 8002e46:	4613      	mov	r3, r2
 8002e48:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002e4a:	79bb      	ldrb	r3, [r7, #6]
 8002e4c:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002e4e:	797b      	ldrb	r3, [r7, #5]
 8002e50:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002e52:	79fb      	ldrb	r3, [r7, #7]
 8002e54:	b299      	uxth	r1, r3
 8002e56:	f107 020c 	add.w	r2, r7, #12
 8002e5a:	230a      	movs	r3, #10
 8002e5c:	9300      	str	r3, [sp, #0]
 8002e5e:	2302      	movs	r3, #2
 8002e60:	4803      	ldr	r0, [pc, #12]	; (8002e70 <ssd1306_I2C_Write+0x38>)
 8002e62:	f000 feb5 	bl	8003bd0 <HAL_I2C_Master_Transmit>
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
 8002e6e:	bf00      	nop
 8002e70:	20000134 	.word	0x20000134

08002e74 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e74:	b480      	push	{r7}
 8002e76:	b083      	sub	sp, #12
 8002e78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	607b      	str	r3, [r7, #4]
 8002e7e:	4b10      	ldr	r3, [pc, #64]	; (8002ec0 <HAL_MspInit+0x4c>)
 8002e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e82:	4a0f      	ldr	r2, [pc, #60]	; (8002ec0 <HAL_MspInit+0x4c>)
 8002e84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e88:	6453      	str	r3, [r2, #68]	; 0x44
 8002e8a:	4b0d      	ldr	r3, [pc, #52]	; (8002ec0 <HAL_MspInit+0x4c>)
 8002e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e92:	607b      	str	r3, [r7, #4]
 8002e94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e96:	2300      	movs	r3, #0
 8002e98:	603b      	str	r3, [r7, #0]
 8002e9a:	4b09      	ldr	r3, [pc, #36]	; (8002ec0 <HAL_MspInit+0x4c>)
 8002e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9e:	4a08      	ldr	r2, [pc, #32]	; (8002ec0 <HAL_MspInit+0x4c>)
 8002ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8002ea6:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <HAL_MspInit+0x4c>)
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eae:	603b      	str	r3, [r7, #0]
 8002eb0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002eb2:	bf00      	nop
 8002eb4:	370c      	adds	r7, #12
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40023800 	.word	0x40023800

08002ec4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b08a      	sub	sp, #40	; 0x28
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ecc:	f107 0314 	add.w	r3, r7, #20
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	601a      	str	r2, [r3, #0]
 8002ed4:	605a      	str	r2, [r3, #4]
 8002ed6:	609a      	str	r2, [r3, #8]
 8002ed8:	60da      	str	r2, [r3, #12]
 8002eda:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a19      	ldr	r2, [pc, #100]	; (8002f48 <HAL_I2C_MspInit+0x84>)
 8002ee2:	4293      	cmp	r3, r2
 8002ee4:	d12b      	bne.n	8002f3e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	613b      	str	r3, [r7, #16]
 8002eea:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <HAL_I2C_MspInit+0x88>)
 8002eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eee:	4a17      	ldr	r2, [pc, #92]	; (8002f4c <HAL_I2C_MspInit+0x88>)
 8002ef0:	f043 0302 	orr.w	r3, r3, #2
 8002ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ef6:	4b15      	ldr	r3, [pc, #84]	; (8002f4c <HAL_I2C_MspInit+0x88>)
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	f003 0302 	and.w	r3, r3, #2
 8002efe:	613b      	str	r3, [r7, #16]
 8002f00:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f02:	23c0      	movs	r3, #192	; 0xc0
 8002f04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f06:	2312      	movs	r3, #18
 8002f08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f0e:	2303      	movs	r3, #3
 8002f10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f12:	2304      	movs	r3, #4
 8002f14:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f16:	f107 0314 	add.w	r3, r7, #20
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	480c      	ldr	r0, [pc, #48]	; (8002f50 <HAL_I2C_MspInit+0x8c>)
 8002f1e:	f000 fb5d 	bl	80035dc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f22:	2300      	movs	r3, #0
 8002f24:	60fb      	str	r3, [r7, #12]
 8002f26:	4b09      	ldr	r3, [pc, #36]	; (8002f4c <HAL_I2C_MspInit+0x88>)
 8002f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2a:	4a08      	ldr	r2, [pc, #32]	; (8002f4c <HAL_I2C_MspInit+0x88>)
 8002f2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f30:	6413      	str	r3, [r2, #64]	; 0x40
 8002f32:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <HAL_I2C_MspInit+0x88>)
 8002f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f3a:	60fb      	str	r3, [r7, #12]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f3e:	bf00      	nop
 8002f40:	3728      	adds	r7, #40	; 0x28
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}
 8002f46:	bf00      	nop
 8002f48:	40005400 	.word	0x40005400
 8002f4c:	40023800 	.word	0x40023800
 8002f50:	40020400 	.word	0x40020400

08002f54 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a18      	ldr	r2, [pc, #96]	; (8002fc4 <HAL_TIM_Base_MspInit+0x70>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d116      	bne.n	8002f94 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f66:	2300      	movs	r3, #0
 8002f68:	60fb      	str	r3, [r7, #12]
 8002f6a:	4b17      	ldr	r3, [pc, #92]	; (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f6e:	4a16      	ldr	r2, [pc, #88]	; (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002f70:	f043 0301 	orr.w	r3, r3, #1
 8002f74:	6453      	str	r3, [r2, #68]	; 0x44
 8002f76:	4b14      	ldr	r3, [pc, #80]	; (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	60fb      	str	r3, [r7, #12]
 8002f80:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002f82:	2200      	movs	r2, #0
 8002f84:	2100      	movs	r1, #0
 8002f86:	2019      	movs	r0, #25
 8002f88:	f000 fae3 	bl	8003552 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002f8c:	2019      	movs	r0, #25
 8002f8e:	f000 fafc 	bl	800358a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002f92:	e012      	b.n	8002fba <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM2)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f9c:	d10d      	bne.n	8002fba <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60bb      	str	r3, [r7, #8]
 8002fa2:	4b09      	ldr	r3, [pc, #36]	; (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fa6:	4a08      	ldr	r2, [pc, #32]	; (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6413      	str	r3, [r2, #64]	; 0x40
 8002fae:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <HAL_TIM_Base_MspInit+0x74>)
 8002fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	60bb      	str	r3, [r7, #8]
 8002fb8:	68bb      	ldr	r3, [r7, #8]
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	40010000 	.word	0x40010000
 8002fc8:	40023800 	.word	0x40023800

08002fcc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b08a      	sub	sp, #40	; 0x28
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fd4:	f107 0314 	add.w	r3, r7, #20
 8002fd8:	2200      	movs	r2, #0
 8002fda:	601a      	str	r2, [r3, #0]
 8002fdc:	605a      	str	r2, [r3, #4]
 8002fde:	609a      	str	r2, [r3, #8]
 8002fe0:	60da      	str	r2, [r3, #12]
 8002fe2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	4a19      	ldr	r2, [pc, #100]	; (8003050 <HAL_TIM_Encoder_MspInit+0x84>)
 8002fea:	4293      	cmp	r3, r2
 8002fec:	d12b      	bne.n	8003046 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002fee:	2300      	movs	r3, #0
 8002ff0:	613b      	str	r3, [r7, #16]
 8002ff2:	4b18      	ldr	r3, [pc, #96]	; (8003054 <HAL_TIM_Encoder_MspInit+0x88>)
 8002ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ff6:	4a17      	ldr	r2, [pc, #92]	; (8003054 <HAL_TIM_Encoder_MspInit+0x88>)
 8002ff8:	f043 0302 	orr.w	r3, r3, #2
 8002ffc:	6413      	str	r3, [r2, #64]	; 0x40
 8002ffe:	4b15      	ldr	r3, [pc, #84]	; (8003054 <HAL_TIM_Encoder_MspInit+0x88>)
 8003000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003002:	f003 0302 	and.w	r3, r3, #2
 8003006:	613b      	str	r3, [r7, #16]
 8003008:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800300a:	2300      	movs	r3, #0
 800300c:	60fb      	str	r3, [r7, #12]
 800300e:	4b11      	ldr	r3, [pc, #68]	; (8003054 <HAL_TIM_Encoder_MspInit+0x88>)
 8003010:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003012:	4a10      	ldr	r2, [pc, #64]	; (8003054 <HAL_TIM_Encoder_MspInit+0x88>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	6313      	str	r3, [r2, #48]	; 0x30
 800301a:	4b0e      	ldr	r3, [pc, #56]	; (8003054 <HAL_TIM_Encoder_MspInit+0x88>)
 800301c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = S2_Pin|S1_Pin;
 8003026:	23c0      	movs	r3, #192	; 0xc0
 8003028:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800302a:	2302      	movs	r3, #2
 800302c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800302e:	2300      	movs	r3, #0
 8003030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003032:	2300      	movs	r3, #0
 8003034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003036:	2302      	movs	r3, #2
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800303a:	f107 0314 	add.w	r3, r7, #20
 800303e:	4619      	mov	r1, r3
 8003040:	4805      	ldr	r0, [pc, #20]	; (8003058 <HAL_TIM_Encoder_MspInit+0x8c>)
 8003042:	f000 facb 	bl	80035dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003046:	bf00      	nop
 8003048:	3728      	adds	r7, #40	; 0x28
 800304a:	46bd      	mov	sp, r7
 800304c:	bd80      	pop	{r7, pc}
 800304e:	bf00      	nop
 8003050:	40000400 	.word	0x40000400
 8003054:	40023800 	.word	0x40023800
 8003058:	40020000 	.word	0x40020000

0800305c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	b088      	sub	sp, #32
 8003060:	af00      	add	r7, sp, #0
 8003062:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003064:	f107 030c 	add.w	r3, r7, #12
 8003068:	2200      	movs	r2, #0
 800306a:	601a      	str	r2, [r3, #0]
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	609a      	str	r2, [r3, #8]
 8003070:	60da      	str	r2, [r3, #12]
 8003072:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307c:	d11d      	bne.n	80030ba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800307e:	2300      	movs	r3, #0
 8003080:	60bb      	str	r3, [r7, #8]
 8003082:	4b10      	ldr	r3, [pc, #64]	; (80030c4 <HAL_TIM_MspPostInit+0x68>)
 8003084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003086:	4a0f      	ldr	r2, [pc, #60]	; (80030c4 <HAL_TIM_MspPostInit+0x68>)
 8003088:	f043 0301 	orr.w	r3, r3, #1
 800308c:	6313      	str	r3, [r2, #48]	; 0x30
 800308e:	4b0d      	ldr	r3, [pc, #52]	; (80030c4 <HAL_TIM_MspPostInit+0x68>)
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f003 0301 	and.w	r3, r3, #1
 8003096:	60bb      	str	r3, [r7, #8]
 8003098:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800309a:	2301      	movs	r3, #1
 800309c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800309e:	2302      	movs	r3, #2
 80030a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030a2:	2300      	movs	r3, #0
 80030a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030a6:	2300      	movs	r3, #0
 80030a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80030aa:	2301      	movs	r3, #1
 80030ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030ae:	f107 030c 	add.w	r3, r7, #12
 80030b2:	4619      	mov	r1, r3
 80030b4:	4804      	ldr	r0, [pc, #16]	; (80030c8 <HAL_TIM_MspPostInit+0x6c>)
 80030b6:	f000 fa91 	bl	80035dc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80030ba:	bf00      	nop
 80030bc:	3720      	adds	r7, #32
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	40023800 	.word	0x40023800
 80030c8:	40020000 	.word	0x40020000

080030cc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80030cc:	b480      	push	{r7}
 80030ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80030d0:	e7fe      	b.n	80030d0 <NMI_Handler+0x4>

080030d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80030d2:	b480      	push	{r7}
 80030d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80030d6:	e7fe      	b.n	80030d6 <HardFault_Handler+0x4>

080030d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030d8:	b480      	push	{r7}
 80030da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030dc:	e7fe      	b.n	80030dc <MemManage_Handler+0x4>

080030de <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030de:	b480      	push	{r7}
 80030e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030e2:	e7fe      	b.n	80030e2 <BusFault_Handler+0x4>

080030e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030e4:	b480      	push	{r7}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030e8:	e7fe      	b.n	80030e8 <UsageFault_Handler+0x4>

080030ea <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80030ea:	b480      	push	{r7}
 80030ec:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr

080030f8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030fc:	bf00      	nop
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr

08003106 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003106:	b480      	push	{r7}
 8003108:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800310a:	bf00      	nop
 800310c:	46bd      	mov	sp, r7
 800310e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003112:	4770      	bx	lr

08003114 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003118:	f000 f8d8 	bl	80032cc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800311c:	bf00      	nop
 800311e:	bd80      	pop	{r7, pc}

08003120 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY_Pin);
 8003124:	2004      	movs	r0, #4
 8003126:	f000 fbf7 	bl	8003918 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800312a:	bf00      	nop
 800312c:	bd80      	pop	{r7, pc}
	...

08003130 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003134:	4802      	ldr	r0, [pc, #8]	; (8003140 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003136:	f002 fdd7 	bl	8005ce8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800313a:	bf00      	nop
 800313c:	bd80      	pop	{r7, pc}
 800313e:	bf00      	nop
 8003140:	20000188 	.word	0x20000188

08003144 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b086      	sub	sp, #24
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800314c:	4a14      	ldr	r2, [pc, #80]	; (80031a0 <_sbrk+0x5c>)
 800314e:	4b15      	ldr	r3, [pc, #84]	; (80031a4 <_sbrk+0x60>)
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003158:	4b13      	ldr	r3, [pc, #76]	; (80031a8 <_sbrk+0x64>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d102      	bne.n	8003166 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003160:	4b11      	ldr	r3, [pc, #68]	; (80031a8 <_sbrk+0x64>)
 8003162:	4a12      	ldr	r2, [pc, #72]	; (80031ac <_sbrk+0x68>)
 8003164:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003166:	4b10      	ldr	r3, [pc, #64]	; (80031a8 <_sbrk+0x64>)
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4413      	add	r3, r2
 800316e:	693a      	ldr	r2, [r7, #16]
 8003170:	429a      	cmp	r2, r3
 8003172:	d207      	bcs.n	8003184 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003174:	f003 fbc0 	bl	80068f8 <__errno>
 8003178:	4603      	mov	r3, r0
 800317a:	220c      	movs	r2, #12
 800317c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800317e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003182:	e009      	b.n	8003198 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003184:	4b08      	ldr	r3, [pc, #32]	; (80031a8 <_sbrk+0x64>)
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800318a:	4b07      	ldr	r3, [pc, #28]	; (80031a8 <_sbrk+0x64>)
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4413      	add	r3, r2
 8003192:	4a05      	ldr	r2, [pc, #20]	; (80031a8 <_sbrk+0x64>)
 8003194:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003196:	68fb      	ldr	r3, [r7, #12]
}
 8003198:	4618      	mov	r0, r3
 800319a:	3718      	adds	r7, #24
 800319c:	46bd      	mov	sp, r7
 800319e:	bd80      	pop	{r7, pc}
 80031a0:	20010000 	.word	0x20010000
 80031a4:	00000400 	.word	0x00000400
 80031a8:	200006bc 	.word	0x200006bc
 80031ac:	200006d8 	.word	0x200006d8

080031b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031b4:	4b06      	ldr	r3, [pc, #24]	; (80031d0 <SystemInit+0x20>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	4a05      	ldr	r2, [pc, #20]	; (80031d0 <SystemInit+0x20>)
 80031bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80031c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031c4:	bf00      	nop
 80031c6:	46bd      	mov	sp, r7
 80031c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop
 80031d0:	e000ed00 	.word	0xe000ed00

080031d4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800320c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031d8:	480d      	ldr	r0, [pc, #52]	; (8003210 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80031da:	490e      	ldr	r1, [pc, #56]	; (8003214 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80031dc:	4a0e      	ldr	r2, [pc, #56]	; (8003218 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80031de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031e0:	e002      	b.n	80031e8 <LoopCopyDataInit>

080031e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031e6:	3304      	adds	r3, #4

080031e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031ec:	d3f9      	bcc.n	80031e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031ee:	4a0b      	ldr	r2, [pc, #44]	; (800321c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80031f0:	4c0b      	ldr	r4, [pc, #44]	; (8003220 <LoopFillZerobss+0x26>)
  movs r3, #0
 80031f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031f4:	e001      	b.n	80031fa <LoopFillZerobss>

080031f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f8:	3204      	adds	r2, #4

080031fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031fc:	d3fb      	bcc.n	80031f6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031fe:	f7ff ffd7 	bl	80031b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003202:	f003 fb7f 	bl	8006904 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003206:	f7fe fccd 	bl	8001ba4 <main>
  bx  lr    
 800320a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800320c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003210:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003214:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8003218:	08007b84 	.word	0x08007b84
  ldr r2, =_sbss
 800321c:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8003220:	200006d4 	.word	0x200006d4

08003224 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003224:	e7fe      	b.n	8003224 <ADC_IRQHandler>
	...

08003228 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800322c:	4b0e      	ldr	r3, [pc, #56]	; (8003268 <HAL_Init+0x40>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	4a0d      	ldr	r2, [pc, #52]	; (8003268 <HAL_Init+0x40>)
 8003232:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003236:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003238:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <HAL_Init+0x40>)
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	4a0a      	ldr	r2, [pc, #40]	; (8003268 <HAL_Init+0x40>)
 800323e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003242:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003244:	4b08      	ldr	r3, [pc, #32]	; (8003268 <HAL_Init+0x40>)
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	4a07      	ldr	r2, [pc, #28]	; (8003268 <HAL_Init+0x40>)
 800324a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800324e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003250:	2003      	movs	r0, #3
 8003252:	f000 f973 	bl	800353c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003256:	200f      	movs	r0, #15
 8003258:	f000 f808 	bl	800326c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800325c:	f7ff fe0a 	bl	8002e74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003260:	2300      	movs	r3, #0
}
 8003262:	4618      	mov	r0, r3
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	40023c00 	.word	0x40023c00

0800326c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b082      	sub	sp, #8
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003274:	4b12      	ldr	r3, [pc, #72]	; (80032c0 <HAL_InitTick+0x54>)
 8003276:	681a      	ldr	r2, [r3, #0]
 8003278:	4b12      	ldr	r3, [pc, #72]	; (80032c4 <HAL_InitTick+0x58>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	4619      	mov	r1, r3
 800327e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003282:	fbb3 f3f1 	udiv	r3, r3, r1
 8003286:	fbb2 f3f3 	udiv	r3, r2, r3
 800328a:	4618      	mov	r0, r3
 800328c:	f000 f999 	bl	80035c2 <HAL_SYSTICK_Config>
 8003290:	4603      	mov	r3, r0
 8003292:	2b00      	cmp	r3, #0
 8003294:	d001      	beq.n	800329a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	e00e      	b.n	80032b8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2b0f      	cmp	r3, #15
 800329e:	d80a      	bhi.n	80032b6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032a0:	2200      	movs	r2, #0
 80032a2:	6879      	ldr	r1, [r7, #4]
 80032a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80032a8:	f000 f953 	bl	8003552 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80032ac:	4a06      	ldr	r2, [pc, #24]	; (80032c8 <HAL_InitTick+0x5c>)
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80032b2:	2300      	movs	r3, #0
 80032b4:	e000      	b.n	80032b8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80032b6:	2301      	movs	r3, #1
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	3708      	adds	r7, #8
 80032bc:	46bd      	mov	sp, r7
 80032be:	bd80      	pop	{r7, pc}
 80032c0:	20000018 	.word	0x20000018
 80032c4:	20000020 	.word	0x20000020
 80032c8:	2000001c 	.word	0x2000001c

080032cc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80032cc:	b480      	push	{r7}
 80032ce:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80032d0:	4b06      	ldr	r3, [pc, #24]	; (80032ec <HAL_IncTick+0x20>)
 80032d2:	781b      	ldrb	r3, [r3, #0]
 80032d4:	461a      	mov	r2, r3
 80032d6:	4b06      	ldr	r3, [pc, #24]	; (80032f0 <HAL_IncTick+0x24>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4413      	add	r3, r2
 80032dc:	4a04      	ldr	r2, [pc, #16]	; (80032f0 <HAL_IncTick+0x24>)
 80032de:	6013      	str	r3, [r2, #0]
}
 80032e0:	bf00      	nop
 80032e2:	46bd      	mov	sp, r7
 80032e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e8:	4770      	bx	lr
 80032ea:	bf00      	nop
 80032ec:	20000020 	.word	0x20000020
 80032f0:	200006c0 	.word	0x200006c0

080032f4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80032f4:	b480      	push	{r7}
 80032f6:	af00      	add	r7, sp, #0
  return uwTick;
 80032f8:	4b03      	ldr	r3, [pc, #12]	; (8003308 <HAL_GetTick+0x14>)
 80032fa:	681b      	ldr	r3, [r3, #0]
}
 80032fc:	4618      	mov	r0, r3
 80032fe:	46bd      	mov	sp, r7
 8003300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003304:	4770      	bx	lr
 8003306:	bf00      	nop
 8003308:	200006c0 	.word	0x200006c0

0800330c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b084      	sub	sp, #16
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003314:	f7ff ffee 	bl	80032f4 <HAL_GetTick>
 8003318:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003324:	d005      	beq.n	8003332 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003326:	4b0a      	ldr	r3, [pc, #40]	; (8003350 <HAL_Delay+0x44>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	461a      	mov	r2, r3
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	4413      	add	r3, r2
 8003330:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003332:	bf00      	nop
 8003334:	f7ff ffde 	bl	80032f4 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	68bb      	ldr	r3, [r7, #8]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	429a      	cmp	r2, r3
 8003342:	d8f7      	bhi.n	8003334 <HAL_Delay+0x28>
  {
  }
}
 8003344:	bf00      	nop
 8003346:	bf00      	nop
 8003348:	3710      	adds	r7, #16
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	20000020 	.word	0x20000020

08003354 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003364:	4b0c      	ldr	r3, [pc, #48]	; (8003398 <__NVIC_SetPriorityGrouping+0x44>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800336a:	68ba      	ldr	r2, [r7, #8]
 800336c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003370:	4013      	ands	r3, r2
 8003372:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003378:	68bb      	ldr	r3, [r7, #8]
 800337a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800337c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003380:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003384:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003386:	4a04      	ldr	r2, [pc, #16]	; (8003398 <__NVIC_SetPriorityGrouping+0x44>)
 8003388:	68bb      	ldr	r3, [r7, #8]
 800338a:	60d3      	str	r3, [r2, #12]
}
 800338c:	bf00      	nop
 800338e:	3714      	adds	r7, #20
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr
 8003398:	e000ed00 	.word	0xe000ed00

0800339c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800339c:	b480      	push	{r7}
 800339e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80033a0:	4b04      	ldr	r3, [pc, #16]	; (80033b4 <__NVIC_GetPriorityGrouping+0x18>)
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	0a1b      	lsrs	r3, r3, #8
 80033a6:	f003 0307 	and.w	r3, r3, #7
}
 80033aa:	4618      	mov	r0, r3
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	e000ed00 	.word	0xe000ed00

080033b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	4603      	mov	r3, r0
 80033c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	db0b      	blt.n	80033e2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033ca:	79fb      	ldrb	r3, [r7, #7]
 80033cc:	f003 021f 	and.w	r2, r3, #31
 80033d0:	4907      	ldr	r1, [pc, #28]	; (80033f0 <__NVIC_EnableIRQ+0x38>)
 80033d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d6:	095b      	lsrs	r3, r3, #5
 80033d8:	2001      	movs	r0, #1
 80033da:	fa00 f202 	lsl.w	r2, r0, r2
 80033de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80033e2:	bf00      	nop
 80033e4:	370c      	adds	r7, #12
 80033e6:	46bd      	mov	sp, r7
 80033e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ec:	4770      	bx	lr
 80033ee:	bf00      	nop
 80033f0:	e000e100 	.word	0xe000e100

080033f4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	4603      	mov	r3, r0
 80033fc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003402:	2b00      	cmp	r3, #0
 8003404:	db12      	blt.n	800342c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	f003 021f 	and.w	r2, r3, #31
 800340c:	490a      	ldr	r1, [pc, #40]	; (8003438 <__NVIC_DisableIRQ+0x44>)
 800340e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003412:	095b      	lsrs	r3, r3, #5
 8003414:	2001      	movs	r0, #1
 8003416:	fa00 f202 	lsl.w	r2, r0, r2
 800341a:	3320      	adds	r3, #32
 800341c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003420:	f3bf 8f4f 	dsb	sy
}
 8003424:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003426:	f3bf 8f6f 	isb	sy
}
 800342a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	e000e100 	.word	0xe000e100

0800343c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	6039      	str	r1, [r7, #0]
 8003446:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003448:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344c:	2b00      	cmp	r3, #0
 800344e:	db0a      	blt.n	8003466 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	b2da      	uxtb	r2, r3
 8003454:	490c      	ldr	r1, [pc, #48]	; (8003488 <__NVIC_SetPriority+0x4c>)
 8003456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345a:	0112      	lsls	r2, r2, #4
 800345c:	b2d2      	uxtb	r2, r2
 800345e:	440b      	add	r3, r1
 8003460:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003464:	e00a      	b.n	800347c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	b2da      	uxtb	r2, r3
 800346a:	4908      	ldr	r1, [pc, #32]	; (800348c <__NVIC_SetPriority+0x50>)
 800346c:	79fb      	ldrb	r3, [r7, #7]
 800346e:	f003 030f 	and.w	r3, r3, #15
 8003472:	3b04      	subs	r3, #4
 8003474:	0112      	lsls	r2, r2, #4
 8003476:	b2d2      	uxtb	r2, r2
 8003478:	440b      	add	r3, r1
 800347a:	761a      	strb	r2, [r3, #24]
}
 800347c:	bf00      	nop
 800347e:	370c      	adds	r7, #12
 8003480:	46bd      	mov	sp, r7
 8003482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003486:	4770      	bx	lr
 8003488:	e000e100 	.word	0xe000e100
 800348c:	e000ed00 	.word	0xe000ed00

08003490 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003490:	b480      	push	{r7}
 8003492:	b089      	sub	sp, #36	; 0x24
 8003494:	af00      	add	r7, sp, #0
 8003496:	60f8      	str	r0, [r7, #12]
 8003498:	60b9      	str	r1, [r7, #8]
 800349a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f003 0307 	and.w	r3, r3, #7
 80034a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	f1c3 0307 	rsb	r3, r3, #7
 80034aa:	2b04      	cmp	r3, #4
 80034ac:	bf28      	it	cs
 80034ae:	2304      	movcs	r3, #4
 80034b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034b2:	69fb      	ldr	r3, [r7, #28]
 80034b4:	3304      	adds	r3, #4
 80034b6:	2b06      	cmp	r3, #6
 80034b8:	d902      	bls.n	80034c0 <NVIC_EncodePriority+0x30>
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	3b03      	subs	r3, #3
 80034be:	e000      	b.n	80034c2 <NVIC_EncodePriority+0x32>
 80034c0:	2300      	movs	r3, #0
 80034c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	fa02 f303 	lsl.w	r3, r2, r3
 80034ce:	43da      	mvns	r2, r3
 80034d0:	68bb      	ldr	r3, [r7, #8]
 80034d2:	401a      	ands	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80034d8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	fa01 f303 	lsl.w	r3, r1, r3
 80034e2:	43d9      	mvns	r1, r3
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80034e8:	4313      	orrs	r3, r2
         );
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3724      	adds	r7, #36	; 0x24
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
	...

080034f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b082      	sub	sp, #8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	3b01      	subs	r3, #1
 8003504:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003508:	d301      	bcc.n	800350e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800350a:	2301      	movs	r3, #1
 800350c:	e00f      	b.n	800352e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800350e:	4a0a      	ldr	r2, [pc, #40]	; (8003538 <SysTick_Config+0x40>)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	3b01      	subs	r3, #1
 8003514:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003516:	210f      	movs	r1, #15
 8003518:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800351c:	f7ff ff8e 	bl	800343c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003520:	4b05      	ldr	r3, [pc, #20]	; (8003538 <SysTick_Config+0x40>)
 8003522:	2200      	movs	r2, #0
 8003524:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003526:	4b04      	ldr	r3, [pc, #16]	; (8003538 <SysTick_Config+0x40>)
 8003528:	2207      	movs	r2, #7
 800352a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800352c:	2300      	movs	r3, #0
}
 800352e:	4618      	mov	r0, r3
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
 8003536:	bf00      	nop
 8003538:	e000e010 	.word	0xe000e010

0800353c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b082      	sub	sp, #8
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003544:	6878      	ldr	r0, [r7, #4]
 8003546:	f7ff ff05 	bl	8003354 <__NVIC_SetPriorityGrouping>
}
 800354a:	bf00      	nop
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003552:	b580      	push	{r7, lr}
 8003554:	b086      	sub	sp, #24
 8003556:	af00      	add	r7, sp, #0
 8003558:	4603      	mov	r3, r0
 800355a:	60b9      	str	r1, [r7, #8]
 800355c:	607a      	str	r2, [r7, #4]
 800355e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003564:	f7ff ff1a 	bl	800339c <__NVIC_GetPriorityGrouping>
 8003568:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800356a:	687a      	ldr	r2, [r7, #4]
 800356c:	68b9      	ldr	r1, [r7, #8]
 800356e:	6978      	ldr	r0, [r7, #20]
 8003570:	f7ff ff8e 	bl	8003490 <NVIC_EncodePriority>
 8003574:	4602      	mov	r2, r0
 8003576:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f7ff ff5d 	bl	800343c <__NVIC_SetPriority>
}
 8003582:	bf00      	nop
 8003584:	3718      	adds	r7, #24
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}

0800358a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800358a:	b580      	push	{r7, lr}
 800358c:	b082      	sub	sp, #8
 800358e:	af00      	add	r7, sp, #0
 8003590:	4603      	mov	r3, r0
 8003592:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003598:	4618      	mov	r0, r3
 800359a:	f7ff ff0d 	bl	80033b8 <__NVIC_EnableIRQ>
}
 800359e:	bf00      	nop
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}

080035a6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80035a6:	b580      	push	{r7, lr}
 80035a8:	b082      	sub	sp, #8
 80035aa:	af00      	add	r7, sp, #0
 80035ac:	4603      	mov	r3, r0
 80035ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80035b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7ff ff1d 	bl	80033f4 <__NVIC_DisableIRQ>
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b082      	sub	sp, #8
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f7ff ff94 	bl	80034f8 <SysTick_Config>
 80035d0:	4603      	mov	r3, r0
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3708      	adds	r7, #8
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}
	...

080035dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035dc:	b480      	push	{r7}
 80035de:	b089      	sub	sp, #36	; 0x24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035ea:	2300      	movs	r3, #0
 80035ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035f2:	2300      	movs	r3, #0
 80035f4:	61fb      	str	r3, [r7, #28]
 80035f6:	e159      	b.n	80038ac <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80035f8:	2201      	movs	r2, #1
 80035fa:	69fb      	ldr	r3, [r7, #28]
 80035fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003600:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	4013      	ands	r3, r2
 800360a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	429a      	cmp	r2, r3
 8003612:	f040 8148 	bne.w	80038a6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	685b      	ldr	r3, [r3, #4]
 800361a:	f003 0303 	and.w	r3, r3, #3
 800361e:	2b01      	cmp	r3, #1
 8003620:	d005      	beq.n	800362e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800362a:	2b02      	cmp	r3, #2
 800362c:	d130      	bne.n	8003690 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	689b      	ldr	r3, [r3, #8]
 8003632:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	005b      	lsls	r3, r3, #1
 8003638:	2203      	movs	r2, #3
 800363a:	fa02 f303 	lsl.w	r3, r2, r3
 800363e:	43db      	mvns	r3, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4013      	ands	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003646:	683b      	ldr	r3, [r7, #0]
 8003648:	68da      	ldr	r2, [r3, #12]
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	005b      	lsls	r3, r3, #1
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	69ba      	ldr	r2, [r7, #24]
 8003654:	4313      	orrs	r3, r2
 8003656:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	69ba      	ldr	r2, [r7, #24]
 800365c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	685b      	ldr	r3, [r3, #4]
 8003662:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003664:	2201      	movs	r2, #1
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	43db      	mvns	r3, r3
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	4013      	ands	r3, r2
 8003672:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	091b      	lsrs	r3, r3, #4
 800367a:	f003 0201 	and.w	r2, r3, #1
 800367e:	69fb      	ldr	r3, [r7, #28]
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	4313      	orrs	r3, r2
 8003688:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	69ba      	ldr	r2, [r7, #24]
 800368e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f003 0303 	and.w	r3, r3, #3
 8003698:	2b03      	cmp	r3, #3
 800369a:	d017      	beq.n	80036cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036a2:	69fb      	ldr	r3, [r7, #28]
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	2203      	movs	r2, #3
 80036a8:	fa02 f303 	lsl.w	r3, r2, r3
 80036ac:	43db      	mvns	r3, r3
 80036ae:	69ba      	ldr	r2, [r7, #24]
 80036b0:	4013      	ands	r3, r2
 80036b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	689a      	ldr	r2, [r3, #8]
 80036b8:	69fb      	ldr	r3, [r7, #28]
 80036ba:	005b      	lsls	r3, r3, #1
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	69ba      	ldr	r2, [r7, #24]
 80036c2:	4313      	orrs	r3, r2
 80036c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	69ba      	ldr	r2, [r7, #24]
 80036ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036cc:	683b      	ldr	r3, [r7, #0]
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f003 0303 	and.w	r3, r3, #3
 80036d4:	2b02      	cmp	r3, #2
 80036d6:	d123      	bne.n	8003720 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	08da      	lsrs	r2, r3, #3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	3208      	adds	r2, #8
 80036e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036e6:	69fb      	ldr	r3, [r7, #28]
 80036e8:	f003 0307 	and.w	r3, r3, #7
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	220f      	movs	r2, #15
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43db      	mvns	r3, r3
 80036f6:	69ba      	ldr	r2, [r7, #24]
 80036f8:	4013      	ands	r3, r2
 80036fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	691a      	ldr	r2, [r3, #16]
 8003700:	69fb      	ldr	r3, [r7, #28]
 8003702:	f003 0307 	and.w	r3, r3, #7
 8003706:	009b      	lsls	r3, r3, #2
 8003708:	fa02 f303 	lsl.w	r3, r2, r3
 800370c:	69ba      	ldr	r2, [r7, #24]
 800370e:	4313      	orrs	r3, r2
 8003710:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	08da      	lsrs	r2, r3, #3
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3208      	adds	r2, #8
 800371a:	69b9      	ldr	r1, [r7, #24]
 800371c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	005b      	lsls	r3, r3, #1
 800372a:	2203      	movs	r2, #3
 800372c:	fa02 f303 	lsl.w	r3, r2, r3
 8003730:	43db      	mvns	r3, r3
 8003732:	69ba      	ldr	r2, [r7, #24]
 8003734:	4013      	ands	r3, r2
 8003736:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	f003 0203 	and.w	r2, r3, #3
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	005b      	lsls	r3, r3, #1
 8003744:	fa02 f303 	lsl.w	r3, r2, r3
 8003748:	69ba      	ldr	r2, [r7, #24]
 800374a:	4313      	orrs	r3, r2
 800374c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	685b      	ldr	r3, [r3, #4]
 8003758:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800375c:	2b00      	cmp	r3, #0
 800375e:	f000 80a2 	beq.w	80038a6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	4b57      	ldr	r3, [pc, #348]	; (80038c4 <HAL_GPIO_Init+0x2e8>)
 8003768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800376a:	4a56      	ldr	r2, [pc, #344]	; (80038c4 <HAL_GPIO_Init+0x2e8>)
 800376c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003770:	6453      	str	r3, [r2, #68]	; 0x44
 8003772:	4b54      	ldr	r3, [pc, #336]	; (80038c4 <HAL_GPIO_Init+0x2e8>)
 8003774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003776:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800377a:	60fb      	str	r3, [r7, #12]
 800377c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800377e:	4a52      	ldr	r2, [pc, #328]	; (80038c8 <HAL_GPIO_Init+0x2ec>)
 8003780:	69fb      	ldr	r3, [r7, #28]
 8003782:	089b      	lsrs	r3, r3, #2
 8003784:	3302      	adds	r3, #2
 8003786:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800378a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f003 0303 	and.w	r3, r3, #3
 8003792:	009b      	lsls	r3, r3, #2
 8003794:	220f      	movs	r2, #15
 8003796:	fa02 f303 	lsl.w	r3, r2, r3
 800379a:	43db      	mvns	r3, r3
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4013      	ands	r3, r2
 80037a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	4a49      	ldr	r2, [pc, #292]	; (80038cc <HAL_GPIO_Init+0x2f0>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d019      	beq.n	80037de <HAL_GPIO_Init+0x202>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	4a48      	ldr	r2, [pc, #288]	; (80038d0 <HAL_GPIO_Init+0x2f4>)
 80037ae:	4293      	cmp	r3, r2
 80037b0:	d013      	beq.n	80037da <HAL_GPIO_Init+0x1fe>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	4a47      	ldr	r2, [pc, #284]	; (80038d4 <HAL_GPIO_Init+0x2f8>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d00d      	beq.n	80037d6 <HAL_GPIO_Init+0x1fa>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4a46      	ldr	r2, [pc, #280]	; (80038d8 <HAL_GPIO_Init+0x2fc>)
 80037be:	4293      	cmp	r3, r2
 80037c0:	d007      	beq.n	80037d2 <HAL_GPIO_Init+0x1f6>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a45      	ldr	r2, [pc, #276]	; (80038dc <HAL_GPIO_Init+0x300>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d101      	bne.n	80037ce <HAL_GPIO_Init+0x1f2>
 80037ca:	2304      	movs	r3, #4
 80037cc:	e008      	b.n	80037e0 <HAL_GPIO_Init+0x204>
 80037ce:	2307      	movs	r3, #7
 80037d0:	e006      	b.n	80037e0 <HAL_GPIO_Init+0x204>
 80037d2:	2303      	movs	r3, #3
 80037d4:	e004      	b.n	80037e0 <HAL_GPIO_Init+0x204>
 80037d6:	2302      	movs	r3, #2
 80037d8:	e002      	b.n	80037e0 <HAL_GPIO_Init+0x204>
 80037da:	2301      	movs	r3, #1
 80037dc:	e000      	b.n	80037e0 <HAL_GPIO_Init+0x204>
 80037de:	2300      	movs	r3, #0
 80037e0:	69fa      	ldr	r2, [r7, #28]
 80037e2:	f002 0203 	and.w	r2, r2, #3
 80037e6:	0092      	lsls	r2, r2, #2
 80037e8:	4093      	lsls	r3, r2
 80037ea:	69ba      	ldr	r2, [r7, #24]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80037f0:	4935      	ldr	r1, [pc, #212]	; (80038c8 <HAL_GPIO_Init+0x2ec>)
 80037f2:	69fb      	ldr	r3, [r7, #28]
 80037f4:	089b      	lsrs	r3, r3, #2
 80037f6:	3302      	adds	r3, #2
 80037f8:	69ba      	ldr	r2, [r7, #24]
 80037fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80037fe:	4b38      	ldr	r3, [pc, #224]	; (80038e0 <HAL_GPIO_Init+0x304>)
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003804:	693b      	ldr	r3, [r7, #16]
 8003806:	43db      	mvns	r3, r3
 8003808:	69ba      	ldr	r2, [r7, #24]
 800380a:	4013      	ands	r3, r2
 800380c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003816:	2b00      	cmp	r3, #0
 8003818:	d003      	beq.n	8003822 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800381a:	69ba      	ldr	r2, [r7, #24]
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	4313      	orrs	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003822:	4a2f      	ldr	r2, [pc, #188]	; (80038e0 <HAL_GPIO_Init+0x304>)
 8003824:	69bb      	ldr	r3, [r7, #24]
 8003826:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003828:	4b2d      	ldr	r3, [pc, #180]	; (80038e0 <HAL_GPIO_Init+0x304>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800382e:	693b      	ldr	r3, [r7, #16]
 8003830:	43db      	mvns	r3, r3
 8003832:	69ba      	ldr	r2, [r7, #24]
 8003834:	4013      	ands	r3, r2
 8003836:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003840:	2b00      	cmp	r3, #0
 8003842:	d003      	beq.n	800384c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003844:	69ba      	ldr	r2, [r7, #24]
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	4313      	orrs	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800384c:	4a24      	ldr	r2, [pc, #144]	; (80038e0 <HAL_GPIO_Init+0x304>)
 800384e:	69bb      	ldr	r3, [r7, #24]
 8003850:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003852:	4b23      	ldr	r3, [pc, #140]	; (80038e0 <HAL_GPIO_Init+0x304>)
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003858:	693b      	ldr	r3, [r7, #16]
 800385a:	43db      	mvns	r3, r3
 800385c:	69ba      	ldr	r2, [r7, #24]
 800385e:	4013      	ands	r3, r2
 8003860:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	685b      	ldr	r3, [r3, #4]
 8003866:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d003      	beq.n	8003876 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	4313      	orrs	r3, r2
 8003874:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003876:	4a1a      	ldr	r2, [pc, #104]	; (80038e0 <HAL_GPIO_Init+0x304>)
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800387c:	4b18      	ldr	r3, [pc, #96]	; (80038e0 <HAL_GPIO_Init+0x304>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	43db      	mvns	r3, r3
 8003886:	69ba      	ldr	r2, [r7, #24]
 8003888:	4013      	ands	r3, r2
 800388a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003894:	2b00      	cmp	r3, #0
 8003896:	d003      	beq.n	80038a0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	4313      	orrs	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038a0:	4a0f      	ldr	r2, [pc, #60]	; (80038e0 <HAL_GPIO_Init+0x304>)
 80038a2:	69bb      	ldr	r3, [r7, #24]
 80038a4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038a6:	69fb      	ldr	r3, [r7, #28]
 80038a8:	3301      	adds	r3, #1
 80038aa:	61fb      	str	r3, [r7, #28]
 80038ac:	69fb      	ldr	r3, [r7, #28]
 80038ae:	2b0f      	cmp	r3, #15
 80038b0:	f67f aea2 	bls.w	80035f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038b4:	bf00      	nop
 80038b6:	bf00      	nop
 80038b8:	3724      	adds	r7, #36	; 0x24
 80038ba:	46bd      	mov	sp, r7
 80038bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c0:	4770      	bx	lr
 80038c2:	bf00      	nop
 80038c4:	40023800 	.word	0x40023800
 80038c8:	40013800 	.word	0x40013800
 80038cc:	40020000 	.word	0x40020000
 80038d0:	40020400 	.word	0x40020400
 80038d4:	40020800 	.word	0x40020800
 80038d8:	40020c00 	.word	0x40020c00
 80038dc:	40021000 	.word	0x40021000
 80038e0:	40013c00 	.word	0x40013c00

080038e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80038e4:	b480      	push	{r7}
 80038e6:	b083      	sub	sp, #12
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
 80038ec:	460b      	mov	r3, r1
 80038ee:	807b      	strh	r3, [r7, #2]
 80038f0:	4613      	mov	r3, r2
 80038f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80038f4:	787b      	ldrb	r3, [r7, #1]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d003      	beq.n	8003902 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80038fa:	887a      	ldrh	r2, [r7, #2]
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003900:	e003      	b.n	800390a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003902:	887b      	ldrh	r3, [r7, #2]
 8003904:	041a      	lsls	r2, r3, #16
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	619a      	str	r2, [r3, #24]
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr
	...

08003918 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b082      	sub	sp, #8
 800391c:	af00      	add	r7, sp, #0
 800391e:	4603      	mov	r3, r0
 8003920:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003922:	4b08      	ldr	r3, [pc, #32]	; (8003944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003924:	695a      	ldr	r2, [r3, #20]
 8003926:	88fb      	ldrh	r3, [r7, #6]
 8003928:	4013      	ands	r3, r2
 800392a:	2b00      	cmp	r3, #0
 800392c:	d006      	beq.n	800393c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800392e:	4a05      	ldr	r2, [pc, #20]	; (8003944 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003930:	88fb      	ldrh	r3, [r7, #6]
 8003932:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003934:	88fb      	ldrh	r3, [r7, #6]
 8003936:	4618      	mov	r0, r3
 8003938:	f7fd ff78 	bl	800182c <HAL_GPIO_EXTI_Callback>
  }
}
 800393c:	bf00      	nop
 800393e:	3708      	adds	r7, #8
 8003940:	46bd      	mov	sp, r7
 8003942:	bd80      	pop	{r7, pc}
 8003944:	40013c00 	.word	0x40013c00

08003948 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d101      	bne.n	800395a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e12b      	b.n	8003bb2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003960:	b2db      	uxtb	r3, r3
 8003962:	2b00      	cmp	r3, #0
 8003964:	d106      	bne.n	8003974 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800396e:	6878      	ldr	r0, [r7, #4]
 8003970:	f7ff faa8 	bl	8002ec4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2224      	movs	r2, #36	; 0x24
 8003978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f022 0201 	bic.w	r2, r2, #1
 800398a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800399a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80039aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039ac:	f001 fe6a 	bl	8005684 <HAL_RCC_GetPCLK1Freq>
 80039b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4a81      	ldr	r2, [pc, #516]	; (8003bbc <HAL_I2C_Init+0x274>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d807      	bhi.n	80039cc <HAL_I2C_Init+0x84>
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	4a80      	ldr	r2, [pc, #512]	; (8003bc0 <HAL_I2C_Init+0x278>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	bf94      	ite	ls
 80039c4:	2301      	movls	r3, #1
 80039c6:	2300      	movhi	r3, #0
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	e006      	b.n	80039da <HAL_I2C_Init+0x92>
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	4a7d      	ldr	r2, [pc, #500]	; (8003bc4 <HAL_I2C_Init+0x27c>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	bf94      	ite	ls
 80039d4:	2301      	movls	r3, #1
 80039d6:	2300      	movhi	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d001      	beq.n	80039e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80039de:	2301      	movs	r3, #1
 80039e0:	e0e7      	b.n	8003bb2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	4a78      	ldr	r2, [pc, #480]	; (8003bc8 <HAL_I2C_Init+0x280>)
 80039e6:	fba2 2303 	umull	r2, r3, r2, r3
 80039ea:	0c9b      	lsrs	r3, r3, #18
 80039ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	430a      	orrs	r2, r1
 8003a00:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	6a1b      	ldr	r3, [r3, #32]
 8003a08:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	4a6a      	ldr	r2, [pc, #424]	; (8003bbc <HAL_I2C_Init+0x274>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d802      	bhi.n	8003a1c <HAL_I2C_Init+0xd4>
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	3301      	adds	r3, #1
 8003a1a:	e009      	b.n	8003a30 <HAL_I2C_Init+0xe8>
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003a22:	fb02 f303 	mul.w	r3, r2, r3
 8003a26:	4a69      	ldr	r2, [pc, #420]	; (8003bcc <HAL_I2C_Init+0x284>)
 8003a28:	fba2 2303 	umull	r2, r3, r2, r3
 8003a2c:	099b      	lsrs	r3, r3, #6
 8003a2e:	3301      	adds	r3, #1
 8003a30:	687a      	ldr	r2, [r7, #4]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	430b      	orrs	r3, r1
 8003a36:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	69db      	ldr	r3, [r3, #28]
 8003a3e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003a42:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	685b      	ldr	r3, [r3, #4]
 8003a4a:	495c      	ldr	r1, [pc, #368]	; (8003bbc <HAL_I2C_Init+0x274>)
 8003a4c:	428b      	cmp	r3, r1
 8003a4e:	d819      	bhi.n	8003a84 <HAL_I2C_Init+0x13c>
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	1e59      	subs	r1, r3, #1
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	005b      	lsls	r3, r3, #1
 8003a5a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a5e:	1c59      	adds	r1, r3, #1
 8003a60:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003a64:	400b      	ands	r3, r1
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d00a      	beq.n	8003a80 <HAL_I2C_Init+0x138>
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	1e59      	subs	r1, r3, #1
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	005b      	lsls	r3, r3, #1
 8003a74:	fbb1 f3f3 	udiv	r3, r1, r3
 8003a78:	3301      	adds	r3, #1
 8003a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a7e:	e051      	b.n	8003b24 <HAL_I2C_Init+0x1dc>
 8003a80:	2304      	movs	r3, #4
 8003a82:	e04f      	b.n	8003b24 <HAL_I2C_Init+0x1dc>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d111      	bne.n	8003ab0 <HAL_I2C_Init+0x168>
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	1e58      	subs	r0, r3, #1
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6859      	ldr	r1, [r3, #4]
 8003a94:	460b      	mov	r3, r1
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	440b      	add	r3, r1
 8003a9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003a9e:	3301      	adds	r3, #1
 8003aa0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bf0c      	ite	eq
 8003aa8:	2301      	moveq	r3, #1
 8003aaa:	2300      	movne	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	e012      	b.n	8003ad6 <HAL_I2C_Init+0x18e>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	1e58      	subs	r0, r3, #1
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6859      	ldr	r1, [r3, #4]
 8003ab8:	460b      	mov	r3, r1
 8003aba:	009b      	lsls	r3, r3, #2
 8003abc:	440b      	add	r3, r1
 8003abe:	0099      	lsls	r1, r3, #2
 8003ac0:	440b      	add	r3, r1
 8003ac2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ac6:	3301      	adds	r3, #1
 8003ac8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	bf0c      	ite	eq
 8003ad0:	2301      	moveq	r3, #1
 8003ad2:	2300      	movne	r3, #0
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d001      	beq.n	8003ade <HAL_I2C_Init+0x196>
 8003ada:	2301      	movs	r3, #1
 8003adc:	e022      	b.n	8003b24 <HAL_I2C_Init+0x1dc>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d10e      	bne.n	8003b04 <HAL_I2C_Init+0x1bc>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	1e58      	subs	r0, r3, #1
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6859      	ldr	r1, [r3, #4]
 8003aee:	460b      	mov	r3, r1
 8003af0:	005b      	lsls	r3, r3, #1
 8003af2:	440b      	add	r3, r1
 8003af4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003af8:	3301      	adds	r3, #1
 8003afa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003afe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003b02:	e00f      	b.n	8003b24 <HAL_I2C_Init+0x1dc>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	1e58      	subs	r0, r3, #1
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6859      	ldr	r1, [r3, #4]
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	009b      	lsls	r3, r3, #2
 8003b10:	440b      	add	r3, r1
 8003b12:	0099      	lsls	r1, r3, #2
 8003b14:	440b      	add	r3, r1
 8003b16:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003b24:	6879      	ldr	r1, [r7, #4]
 8003b26:	6809      	ldr	r1, [r1, #0]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	69da      	ldr	r2, [r3, #28]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6a1b      	ldr	r3, [r3, #32]
 8003b3e:	431a      	orrs	r2, r3
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	430a      	orrs	r2, r1
 8003b46:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003b52:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003b56:	687a      	ldr	r2, [r7, #4]
 8003b58:	6911      	ldr	r1, [r2, #16]
 8003b5a:	687a      	ldr	r2, [r7, #4]
 8003b5c:	68d2      	ldr	r2, [r2, #12]
 8003b5e:	4311      	orrs	r1, r2
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6812      	ldr	r2, [r2, #0]
 8003b64:	430b      	orrs	r3, r1
 8003b66:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68db      	ldr	r3, [r3, #12]
 8003b6e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	695a      	ldr	r2, [r3, #20]
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	431a      	orrs	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	430a      	orrs	r2, r1
 8003b82:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f042 0201 	orr.w	r2, r2, #1
 8003b92:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003bb0:	2300      	movs	r3, #0
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}
 8003bba:	bf00      	nop
 8003bbc:	000186a0 	.word	0x000186a0
 8003bc0:	001e847f 	.word	0x001e847f
 8003bc4:	003d08ff 	.word	0x003d08ff
 8003bc8:	431bde83 	.word	0x431bde83
 8003bcc:	10624dd3 	.word	0x10624dd3

08003bd0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b088      	sub	sp, #32
 8003bd4:	af02      	add	r7, sp, #8
 8003bd6:	60f8      	str	r0, [r7, #12]
 8003bd8:	607a      	str	r2, [r7, #4]
 8003bda:	461a      	mov	r2, r3
 8003bdc:	460b      	mov	r3, r1
 8003bde:	817b      	strh	r3, [r7, #10]
 8003be0:	4613      	mov	r3, r2
 8003be2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003be4:	f7ff fb86 	bl	80032f4 <HAL_GetTick>
 8003be8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b20      	cmp	r3, #32
 8003bf4:	f040 80e0 	bne.w	8003db8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003bf8:	697b      	ldr	r3, [r7, #20]
 8003bfa:	9300      	str	r3, [sp, #0]
 8003bfc:	2319      	movs	r3, #25
 8003bfe:	2201      	movs	r2, #1
 8003c00:	4970      	ldr	r1, [pc, #448]	; (8003dc4 <HAL_I2C_Master_Transmit+0x1f4>)
 8003c02:	68f8      	ldr	r0, [r7, #12]
 8003c04:	f000 ff30 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003c0e:	2302      	movs	r3, #2
 8003c10:	e0d3      	b.n	8003dba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d101      	bne.n	8003c20 <HAL_I2C_Master_Transmit+0x50>
 8003c1c:	2302      	movs	r3, #2
 8003c1e:	e0cc      	b.n	8003dba <HAL_I2C_Master_Transmit+0x1ea>
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f003 0301 	and.w	r3, r3, #1
 8003c32:	2b01      	cmp	r3, #1
 8003c34:	d007      	beq.n	8003c46 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	681a      	ldr	r2, [r3, #0]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	f042 0201 	orr.w	r2, r2, #1
 8003c44:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003c54:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2221      	movs	r2, #33	; 0x21
 8003c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	2210      	movs	r2, #16
 8003c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	687a      	ldr	r2, [r7, #4]
 8003c70:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	893a      	ldrh	r2, [r7, #8]
 8003c76:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c7c:	b29a      	uxth	r2, r3
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	4a50      	ldr	r2, [pc, #320]	; (8003dc8 <HAL_I2C_Master_Transmit+0x1f8>)
 8003c86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003c88:	8979      	ldrh	r1, [r7, #10]
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	6a3a      	ldr	r2, [r7, #32]
 8003c8e:	68f8      	ldr	r0, [r7, #12]
 8003c90:	f000 fcea 	bl	8004668 <I2C_MasterRequestWrite>
 8003c94:	4603      	mov	r3, r0
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d001      	beq.n	8003c9e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	e08d      	b.n	8003dba <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c9e:	2300      	movs	r3, #0
 8003ca0:	613b      	str	r3, [r7, #16]
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	695b      	ldr	r3, [r3, #20]
 8003ca8:	613b      	str	r3, [r7, #16]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	699b      	ldr	r3, [r3, #24]
 8003cb0:	613b      	str	r3, [r7, #16]
 8003cb2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003cb4:	e066      	b.n	8003d84 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	6a39      	ldr	r1, [r7, #32]
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f000 ffaa 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00d      	beq.n	8003ce2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cca:	2b04      	cmp	r3, #4
 8003ccc:	d107      	bne.n	8003cde <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	681a      	ldr	r2, [r3, #0]
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cdc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e06b      	b.n	8003dba <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ce6:	781a      	ldrb	r2, [r3, #0]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cf2:	1c5a      	adds	r2, r3, #1
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cfc:	b29b      	uxth	r3, r3
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	b29a      	uxth	r2, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	b29a      	uxth	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	695b      	ldr	r3, [r3, #20]
 8003d18:	f003 0304 	and.w	r3, r3, #4
 8003d1c:	2b04      	cmp	r3, #4
 8003d1e:	d11b      	bne.n	8003d58 <HAL_I2C_Master_Transmit+0x188>
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d017      	beq.n	8003d58 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	1c5a      	adds	r2, r3, #1
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	3b01      	subs	r3, #1
 8003d46:	b29a      	uxth	r2, r3
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d50:	3b01      	subs	r3, #1
 8003d52:	b29a      	uxth	r2, r3
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d58:	697a      	ldr	r2, [r7, #20]
 8003d5a:	6a39      	ldr	r1, [r7, #32]
 8003d5c:	68f8      	ldr	r0, [r7, #12]
 8003d5e:	f000 ff9a 	bl	8004c96 <I2C_WaitOnBTFFlagUntilTimeout>
 8003d62:	4603      	mov	r3, r0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00d      	beq.n	8003d84 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d6c:	2b04      	cmp	r3, #4
 8003d6e:	d107      	bne.n	8003d80 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681a      	ldr	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d7e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d80:	2301      	movs	r3, #1
 8003d82:	e01a      	b.n	8003dba <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d194      	bne.n	8003cb6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d9a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	2200      	movs	r2, #0
 8003db0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003db4:	2300      	movs	r3, #0
 8003db6:	e000      	b.n	8003dba <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003db8:	2302      	movs	r3, #2
  }
}
 8003dba:	4618      	mov	r0, r3
 8003dbc:	3718      	adds	r7, #24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	bd80      	pop	{r7, pc}
 8003dc2:	bf00      	nop
 8003dc4:	00100002 	.word	0x00100002
 8003dc8:	ffff0000 	.word	0xffff0000

08003dcc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af02      	add	r7, sp, #8
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	4608      	mov	r0, r1
 8003dd6:	4611      	mov	r1, r2
 8003dd8:	461a      	mov	r2, r3
 8003dda:	4603      	mov	r3, r0
 8003ddc:	817b      	strh	r3, [r7, #10]
 8003dde:	460b      	mov	r3, r1
 8003de0:	813b      	strh	r3, [r7, #8]
 8003de2:	4613      	mov	r3, r2
 8003de4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003de6:	f7ff fa85 	bl	80032f4 <HAL_GetTick>
 8003dea:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b20      	cmp	r3, #32
 8003df6:	f040 80d9 	bne.w	8003fac <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	9300      	str	r3, [sp, #0]
 8003dfe:	2319      	movs	r3, #25
 8003e00:	2201      	movs	r2, #1
 8003e02:	496d      	ldr	r1, [pc, #436]	; (8003fb8 <HAL_I2C_Mem_Write+0x1ec>)
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f000 fe2f 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003e10:	2302      	movs	r3, #2
 8003e12:	e0cc      	b.n	8003fae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003e1a:	2b01      	cmp	r3, #1
 8003e1c:	d101      	bne.n	8003e22 <HAL_I2C_Mem_Write+0x56>
 8003e1e:	2302      	movs	r3, #2
 8003e20:	e0c5      	b.n	8003fae <HAL_I2C_Mem_Write+0x1e2>
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	2201      	movs	r2, #1
 8003e26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0301 	and.w	r3, r3, #1
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d007      	beq.n	8003e48 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f042 0201 	orr.w	r2, r2, #1
 8003e46:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003e56:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2221      	movs	r2, #33	; 0x21
 8003e5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	2240      	movs	r2, #64	; 0x40
 8003e64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6a3a      	ldr	r2, [r7, #32]
 8003e72:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003e78:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e7e:	b29a      	uxth	r2, r3
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	4a4d      	ldr	r2, [pc, #308]	; (8003fbc <HAL_I2C_Mem_Write+0x1f0>)
 8003e88:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003e8a:	88f8      	ldrh	r0, [r7, #6]
 8003e8c:	893a      	ldrh	r2, [r7, #8]
 8003e8e:	8979      	ldrh	r1, [r7, #10]
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	9301      	str	r3, [sp, #4]
 8003e94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e96:	9300      	str	r3, [sp, #0]
 8003e98:	4603      	mov	r3, r0
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 fc66 	bl	800476c <I2C_RequestMemoryWrite>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d052      	beq.n	8003f4c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e081      	b.n	8003fae <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003eaa:	697a      	ldr	r2, [r7, #20]
 8003eac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003eae:	68f8      	ldr	r0, [r7, #12]
 8003eb0:	f000 feb0 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d00d      	beq.n	8003ed6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ebe:	2b04      	cmp	r3, #4
 8003ec0:	d107      	bne.n	8003ed2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ed0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	e06b      	b.n	8003fae <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003eda:	781a      	ldrb	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	1c5a      	adds	r2, r3, #1
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ef0:	3b01      	subs	r3, #1
 8003ef2:	b29a      	uxth	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	3b01      	subs	r3, #1
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	695b      	ldr	r3, [r3, #20]
 8003f0c:	f003 0304 	and.w	r3, r3, #4
 8003f10:	2b04      	cmp	r3, #4
 8003f12:	d11b      	bne.n	8003f4c <HAL_I2C_Mem_Write+0x180>
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d017      	beq.n	8003f4c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f20:	781a      	ldrb	r2, [r3, #0]
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f2c:	1c5a      	adds	r2, r3, #1
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f36:	3b01      	subs	r3, #1
 8003f38:	b29a      	uxth	r2, r3
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f42:	b29b      	uxth	r3, r3
 8003f44:	3b01      	subs	r3, #1
 8003f46:	b29a      	uxth	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d1aa      	bne.n	8003eaa <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003f58:	68f8      	ldr	r0, [r7, #12]
 8003f5a:	f000 fe9c 	bl	8004c96 <I2C_WaitOnBTFFlagUntilTimeout>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d00d      	beq.n	8003f80 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f68:	2b04      	cmp	r3, #4
 8003f6a:	d107      	bne.n	8003f7c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f7a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e016      	b.n	8003fae <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	681a      	ldr	r2, [r3, #0]
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	2220      	movs	r2, #32
 8003f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	2200      	movs	r2, #0
 8003fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	e000      	b.n	8003fae <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003fac:	2302      	movs	r3, #2
  }
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	3718      	adds	r7, #24
 8003fb2:	46bd      	mov	sp, r7
 8003fb4:	bd80      	pop	{r7, pc}
 8003fb6:	bf00      	nop
 8003fb8:	00100002 	.word	0x00100002
 8003fbc:	ffff0000 	.word	0xffff0000

08003fc0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b08c      	sub	sp, #48	; 0x30
 8003fc4:	af02      	add	r7, sp, #8
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	4608      	mov	r0, r1
 8003fca:	4611      	mov	r1, r2
 8003fcc:	461a      	mov	r2, r3
 8003fce:	4603      	mov	r3, r0
 8003fd0:	817b      	strh	r3, [r7, #10]
 8003fd2:	460b      	mov	r3, r1
 8003fd4:	813b      	strh	r3, [r7, #8]
 8003fd6:	4613      	mov	r3, r2
 8003fd8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003fda:	f7ff f98b 	bl	80032f4 <HAL_GetTick>
 8003fde:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fe6:	b2db      	uxtb	r3, r3
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	f040 8208 	bne.w	80043fe <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	9300      	str	r3, [sp, #0]
 8003ff2:	2319      	movs	r3, #25
 8003ff4:	2201      	movs	r2, #1
 8003ff6:	497b      	ldr	r1, [pc, #492]	; (80041e4 <HAL_I2C_Mem_Read+0x224>)
 8003ff8:	68f8      	ldr	r0, [r7, #12]
 8003ffa:	f000 fd35 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d001      	beq.n	8004008 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004004:	2302      	movs	r3, #2
 8004006:	e1fb      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800400e:	2b01      	cmp	r3, #1
 8004010:	d101      	bne.n	8004016 <HAL_I2C_Mem_Read+0x56>
 8004012:	2302      	movs	r3, #2
 8004014:	e1f4      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	2201      	movs	r2, #1
 800401a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f003 0301 	and.w	r3, r3, #1
 8004028:	2b01      	cmp	r3, #1
 800402a:	d007      	beq.n	800403c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f042 0201 	orr.w	r2, r2, #1
 800403a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	681a      	ldr	r2, [r3, #0]
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800404a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2222      	movs	r2, #34	; 0x22
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2240      	movs	r2, #64	; 0x40
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	2200      	movs	r2, #0
 8004060:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004066:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800406c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004072:	b29a      	uxth	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	4a5b      	ldr	r2, [pc, #364]	; (80041e8 <HAL_I2C_Mem_Read+0x228>)
 800407c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800407e:	88f8      	ldrh	r0, [r7, #6]
 8004080:	893a      	ldrh	r2, [r7, #8]
 8004082:	8979      	ldrh	r1, [r7, #10]
 8004084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004086:	9301      	str	r3, [sp, #4]
 8004088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800408a:	9300      	str	r3, [sp, #0]
 800408c:	4603      	mov	r3, r0
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 fc02 	bl	8004898 <I2C_RequestMemoryRead>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e1b0      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d113      	bne.n	80040ce <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a6:	2300      	movs	r3, #0
 80040a8:	623b      	str	r3, [r7, #32]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	695b      	ldr	r3, [r3, #20]
 80040b0:	623b      	str	r3, [r7, #32]
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	699b      	ldr	r3, [r3, #24]
 80040b8:	623b      	str	r3, [r7, #32]
 80040ba:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	681a      	ldr	r2, [r3, #0]
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	e184      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d11b      	bne.n	800410e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	681a      	ldr	r2, [r3, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040e4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040e6:	2300      	movs	r3, #0
 80040e8:	61fb      	str	r3, [r7, #28]
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	695b      	ldr	r3, [r3, #20]
 80040f0:	61fb      	str	r3, [r7, #28]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	61fb      	str	r3, [r7, #28]
 80040fa:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800410a:	601a      	str	r2, [r3, #0]
 800410c:	e164      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004112:	2b02      	cmp	r3, #2
 8004114:	d11b      	bne.n	800414e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004124:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004134:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004136:	2300      	movs	r3, #0
 8004138:	61bb      	str	r3, [r7, #24]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	61bb      	str	r3, [r7, #24]
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	699b      	ldr	r3, [r3, #24]
 8004148:	61bb      	str	r3, [r7, #24]
 800414a:	69bb      	ldr	r3, [r7, #24]
 800414c:	e144      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800414e:	2300      	movs	r3, #0
 8004150:	617b      	str	r3, [r7, #20]
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	695b      	ldr	r3, [r3, #20]
 8004158:	617b      	str	r3, [r7, #20]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	699b      	ldr	r3, [r3, #24]
 8004160:	617b      	str	r3, [r7, #20]
 8004162:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004164:	e138      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800416a:	2b03      	cmp	r3, #3
 800416c:	f200 80f1 	bhi.w	8004352 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004174:	2b01      	cmp	r3, #1
 8004176:	d123      	bne.n	80041c0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004178:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800417a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 fdcb 	bl	8004d18 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e139      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	691a      	ldr	r2, [r3, #16]
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004196:	b2d2      	uxtb	r2, r2
 8004198:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	1c5a      	adds	r2, r3, #1
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a8:	3b01      	subs	r3, #1
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041b4:	b29b      	uxth	r3, r3
 80041b6:	3b01      	subs	r3, #1
 80041b8:	b29a      	uxth	r2, r3
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041be:	e10b      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d14e      	bne.n	8004266 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ca:	9300      	str	r3, [sp, #0]
 80041cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041ce:	2200      	movs	r2, #0
 80041d0:	4906      	ldr	r1, [pc, #24]	; (80041ec <HAL_I2C_Mem_Read+0x22c>)
 80041d2:	68f8      	ldr	r0, [r7, #12]
 80041d4:	f000 fc48 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80041d8:	4603      	mov	r3, r0
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d008      	beq.n	80041f0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80041de:	2301      	movs	r3, #1
 80041e0:	e10e      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
 80041e2:	bf00      	nop
 80041e4:	00100002 	.word	0x00100002
 80041e8:	ffff0000 	.word	0xffff0000
 80041ec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420a:	b2d2      	uxtb	r2, r2
 800420c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004212:	1c5a      	adds	r2, r3, #1
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800421c:	3b01      	subs	r3, #1
 800421e:	b29a      	uxth	r2, r3
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004228:	b29b      	uxth	r3, r3
 800422a:	3b01      	subs	r3, #1
 800422c:	b29a      	uxth	r2, r3
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	691a      	ldr	r2, [r3, #16]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800423c:	b2d2      	uxtb	r2, r2
 800423e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800424e:	3b01      	subs	r3, #1
 8004250:	b29a      	uxth	r2, r3
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004264:	e0b8      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004268:	9300      	str	r3, [sp, #0]
 800426a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800426c:	2200      	movs	r2, #0
 800426e:	4966      	ldr	r1, [pc, #408]	; (8004408 <HAL_I2C_Mem_Read+0x448>)
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 fbf9 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8004276:	4603      	mov	r3, r0
 8004278:	2b00      	cmp	r3, #0
 800427a:	d001      	beq.n	8004280 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	e0bf      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800428e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	691a      	ldr	r2, [r3, #16]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429a:	b2d2      	uxtb	r2, r2
 800429c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ac:	3b01      	subs	r3, #1
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042b8:	b29b      	uxth	r3, r3
 80042ba:	3b01      	subs	r3, #1
 80042bc:	b29a      	uxth	r2, r3
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80042c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c4:	9300      	str	r3, [sp, #0]
 80042c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042c8:	2200      	movs	r2, #0
 80042ca:	494f      	ldr	r1, [pc, #316]	; (8004408 <HAL_I2C_Mem_Read+0x448>)
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 fbcb 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80042d2:	4603      	mov	r3, r0
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d001      	beq.n	80042dc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e091      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	691a      	ldr	r2, [r3, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f6:	b2d2      	uxtb	r2, r2
 80042f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	1c5a      	adds	r2, r3, #1
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004308:	3b01      	subs	r3, #1
 800430a:	b29a      	uxth	r2, r3
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004314:	b29b      	uxth	r3, r3
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	691a      	ldr	r2, [r3, #16]
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004328:	b2d2      	uxtb	r2, r2
 800432a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004330:	1c5a      	adds	r2, r3, #1
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800433a:	3b01      	subs	r3, #1
 800433c:	b29a      	uxth	r2, r3
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004346:	b29b      	uxth	r3, r3
 8004348:	3b01      	subs	r3, #1
 800434a:	b29a      	uxth	r2, r3
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004350:	e042      	b.n	80043d8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004352:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004354:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004356:	68f8      	ldr	r0, [r7, #12]
 8004358:	f000 fcde 	bl	8004d18 <I2C_WaitOnRXNEFlagUntilTimeout>
 800435c:	4603      	mov	r3, r0
 800435e:	2b00      	cmp	r3, #0
 8004360:	d001      	beq.n	8004366 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004362:	2301      	movs	r3, #1
 8004364:	e04c      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	691a      	ldr	r2, [r3, #16]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004370:	b2d2      	uxtb	r2, r2
 8004372:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004378:	1c5a      	adds	r2, r3, #1
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004382:	3b01      	subs	r3, #1
 8004384:	b29a      	uxth	r2, r3
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800438e:	b29b      	uxth	r3, r3
 8004390:	3b01      	subs	r3, #1
 8004392:	b29a      	uxth	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	695b      	ldr	r3, [r3, #20]
 800439e:	f003 0304 	and.w	r3, r3, #4
 80043a2:	2b04      	cmp	r3, #4
 80043a4:	d118      	bne.n	80043d8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	691a      	ldr	r2, [r3, #16]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b0:	b2d2      	uxtb	r2, r2
 80043b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b8:	1c5a      	adds	r2, r3, #1
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29a      	uxth	r2, r3
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80043ce:	b29b      	uxth	r3, r3
 80043d0:	3b01      	subs	r3, #1
 80043d2:	b29a      	uxth	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f47f aec2 	bne.w	8004166 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2220      	movs	r2, #32
 80043e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80043fa:	2300      	movs	r3, #0
 80043fc:	e000      	b.n	8004400 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80043fe:	2302      	movs	r3, #2
  }
}
 8004400:	4618      	mov	r0, r3
 8004402:	3728      	adds	r7, #40	; 0x28
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	00010004 	.word	0x00010004

0800440c <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b08a      	sub	sp, #40	; 0x28
 8004410:	af02      	add	r7, sp, #8
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	607a      	str	r2, [r7, #4]
 8004416:	603b      	str	r3, [r7, #0]
 8004418:	460b      	mov	r3, r1
 800441a:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 800441c:	f7fe ff6a 	bl	80032f4 <HAL_GetTick>
 8004420:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004422:	2300      	movs	r3, #0
 8004424:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800442c:	b2db      	uxtb	r3, r3
 800442e:	2b20      	cmp	r3, #32
 8004430:	f040 8111 	bne.w	8004656 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004434:	69fb      	ldr	r3, [r7, #28]
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	2319      	movs	r3, #25
 800443a:	2201      	movs	r2, #1
 800443c:	4988      	ldr	r1, [pc, #544]	; (8004660 <HAL_I2C_IsDeviceReady+0x254>)
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f000 fb12 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800444a:	2302      	movs	r3, #2
 800444c:	e104      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004454:	2b01      	cmp	r3, #1
 8004456:	d101      	bne.n	800445c <HAL_I2C_IsDeviceReady+0x50>
 8004458:	2302      	movs	r3, #2
 800445a:	e0fd      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2201      	movs	r2, #1
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	f003 0301 	and.w	r3, r3, #1
 800446e:	2b01      	cmp	r3, #1
 8004470:	d007      	beq.n	8004482 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	681a      	ldr	r2, [r3, #0]
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f042 0201 	orr.w	r2, r2, #1
 8004480:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	681a      	ldr	r2, [r3, #0]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004490:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2224      	movs	r2, #36	; 0x24
 8004496:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	2200      	movs	r2, #0
 800449e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4a70      	ldr	r2, [pc, #448]	; (8004664 <HAL_I2C_IsDeviceReady+0x258>)
 80044a4:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	681a      	ldr	r2, [r3, #0]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044b4:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80044b6:	69fb      	ldr	r3, [r7, #28]
 80044b8:	9300      	str	r3, [sp, #0]
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2200      	movs	r2, #0
 80044be:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044c2:	68f8      	ldr	r0, [r7, #12]
 80044c4:	f000 fad0 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80044c8:	4603      	mov	r3, r0
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00d      	beq.n	80044ea <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80044d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80044dc:	d103      	bne.n	80044e6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80044e4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e0b6      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80044ea:	897b      	ldrh	r3, [r7, #10]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	461a      	mov	r2, r3
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80044f8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80044fa:	f7fe fefb 	bl	80032f4 <HAL_GetTick>
 80044fe:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	695b      	ldr	r3, [r3, #20]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b02      	cmp	r3, #2
 800450c:	bf0c      	ite	eq
 800450e:	2301      	moveq	r3, #1
 8004510:	2300      	movne	r3, #0
 8004512:	b2db      	uxtb	r3, r3
 8004514:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	695b      	ldr	r3, [r3, #20]
 800451c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004520:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004524:	bf0c      	ite	eq
 8004526:	2301      	moveq	r3, #1
 8004528:	2300      	movne	r3, #0
 800452a:	b2db      	uxtb	r3, r3
 800452c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800452e:	e025      	b.n	800457c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004530:	f7fe fee0 	bl	80032f4 <HAL_GetTick>
 8004534:	4602      	mov	r2, r0
 8004536:	69fb      	ldr	r3, [r7, #28]
 8004538:	1ad3      	subs	r3, r2, r3
 800453a:	683a      	ldr	r2, [r7, #0]
 800453c:	429a      	cmp	r2, r3
 800453e:	d302      	bcc.n	8004546 <HAL_I2C_IsDeviceReady+0x13a>
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d103      	bne.n	800454e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	22a0      	movs	r2, #160	; 0xa0
 800454a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	f003 0302 	and.w	r3, r3, #2
 8004558:	2b02      	cmp	r3, #2
 800455a:	bf0c      	ite	eq
 800455c:	2301      	moveq	r3, #1
 800455e:	2300      	movne	r3, #0
 8004560:	b2db      	uxtb	r3, r3
 8004562:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	695b      	ldr	r3, [r3, #20]
 800456a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800456e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004572:	bf0c      	ite	eq
 8004574:	2301      	moveq	r3, #1
 8004576:	2300      	movne	r3, #0
 8004578:	b2db      	uxtb	r3, r3
 800457a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004582:	b2db      	uxtb	r3, r3
 8004584:	2ba0      	cmp	r3, #160	; 0xa0
 8004586:	d005      	beq.n	8004594 <HAL_I2C_IsDeviceReady+0x188>
 8004588:	7dfb      	ldrb	r3, [r7, #23]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d102      	bne.n	8004594 <HAL_I2C_IsDeviceReady+0x188>
 800458e:	7dbb      	ldrb	r3, [r7, #22]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0cd      	beq.n	8004530 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2220      	movs	r2, #32
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	f003 0302 	and.w	r3, r3, #2
 80045a6:	2b02      	cmp	r3, #2
 80045a8:	d129      	bne.n	80045fe <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80045b8:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80045ba:	2300      	movs	r3, #0
 80045bc:	613b      	str	r3, [r7, #16]
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	695b      	ldr	r3, [r3, #20]
 80045c4:	613b      	str	r3, [r7, #16]
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	613b      	str	r3, [r7, #16]
 80045ce:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045d0:	69fb      	ldr	r3, [r7, #28]
 80045d2:	9300      	str	r3, [sp, #0]
 80045d4:	2319      	movs	r3, #25
 80045d6:	2201      	movs	r2, #1
 80045d8:	4921      	ldr	r1, [pc, #132]	; (8004660 <HAL_I2C_IsDeviceReady+0x254>)
 80045da:	68f8      	ldr	r0, [r7, #12]
 80045dc:	f000 fa44 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e036      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2220      	movs	r2, #32
 80045ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2200      	movs	r2, #0
 80045f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80045fa:	2300      	movs	r3, #0
 80045fc:	e02c      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800460c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004616:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004618:	69fb      	ldr	r3, [r7, #28]
 800461a:	9300      	str	r3, [sp, #0]
 800461c:	2319      	movs	r3, #25
 800461e:	2201      	movs	r2, #1
 8004620:	490f      	ldr	r1, [pc, #60]	; (8004660 <HAL_I2C_IsDeviceReady+0x254>)
 8004622:	68f8      	ldr	r0, [r7, #12]
 8004624:	f000 fa20 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8004628:	4603      	mov	r3, r0
 800462a:	2b00      	cmp	r3, #0
 800462c:	d001      	beq.n	8004632 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800462e:	2301      	movs	r3, #1
 8004630:	e012      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004632:	69bb      	ldr	r3, [r7, #24]
 8004634:	3301      	adds	r3, #1
 8004636:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004638:	69ba      	ldr	r2, [r7, #24]
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	429a      	cmp	r2, r3
 800463e:	f4ff af32 	bcc.w	80044a6 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2220      	movs	r2, #32
 8004646:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004652:	2301      	movs	r3, #1
 8004654:	e000      	b.n	8004658 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8004656:	2302      	movs	r3, #2
  }
}
 8004658:	4618      	mov	r0, r3
 800465a:	3720      	adds	r7, #32
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	00100002 	.word	0x00100002
 8004664:	ffff0000 	.word	0xffff0000

08004668 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b088      	sub	sp, #32
 800466c:	af02      	add	r7, sp, #8
 800466e:	60f8      	str	r0, [r7, #12]
 8004670:	607a      	str	r2, [r7, #4]
 8004672:	603b      	str	r3, [r7, #0]
 8004674:	460b      	mov	r3, r1
 8004676:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800467c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	2b08      	cmp	r3, #8
 8004682:	d006      	beq.n	8004692 <I2C_MasterRequestWrite+0x2a>
 8004684:	697b      	ldr	r3, [r7, #20]
 8004686:	2b01      	cmp	r3, #1
 8004688:	d003      	beq.n	8004692 <I2C_MasterRequestWrite+0x2a>
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004690:	d108      	bne.n	80046a4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681a      	ldr	r2, [r3, #0]
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046a0:	601a      	str	r2, [r3, #0]
 80046a2:	e00b      	b.n	80046bc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046a8:	2b12      	cmp	r3, #18
 80046aa:	d107      	bne.n	80046bc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80046ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	9300      	str	r3, [sp, #0]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80046c8:	68f8      	ldr	r0, [r7, #12]
 80046ca:	f000 f9cd 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d00d      	beq.n	80046f0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80046e2:	d103      	bne.n	80046ec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80046ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80046ec:	2303      	movs	r3, #3
 80046ee:	e035      	b.n	800475c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80046f8:	d108      	bne.n	800470c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80046fa:	897b      	ldrh	r3, [r7, #10]
 80046fc:	b2db      	uxtb	r3, r3
 80046fe:	461a      	mov	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004708:	611a      	str	r2, [r3, #16]
 800470a:	e01b      	b.n	8004744 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800470c:	897b      	ldrh	r3, [r7, #10]
 800470e:	11db      	asrs	r3, r3, #7
 8004710:	b2db      	uxtb	r3, r3
 8004712:	f003 0306 	and.w	r3, r3, #6
 8004716:	b2db      	uxtb	r3, r3
 8004718:	f063 030f 	orn	r3, r3, #15
 800471c:	b2da      	uxtb	r2, r3
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	687a      	ldr	r2, [r7, #4]
 8004728:	490e      	ldr	r1, [pc, #56]	; (8004764 <I2C_MasterRequestWrite+0xfc>)
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 f9f3 	bl	8004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d001      	beq.n	800473a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e010      	b.n	800475c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800473a:	897b      	ldrh	r3, [r7, #10]
 800473c:	b2da      	uxtb	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	687a      	ldr	r2, [r7, #4]
 8004748:	4907      	ldr	r1, [pc, #28]	; (8004768 <I2C_MasterRequestWrite+0x100>)
 800474a:	68f8      	ldr	r0, [r7, #12]
 800474c:	f000 f9e3 	bl	8004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004750:	4603      	mov	r3, r0
 8004752:	2b00      	cmp	r3, #0
 8004754:	d001      	beq.n	800475a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	e000      	b.n	800475c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800475a:	2300      	movs	r3, #0
}
 800475c:	4618      	mov	r0, r3
 800475e:	3718      	adds	r7, #24
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	00010008 	.word	0x00010008
 8004768:	00010002 	.word	0x00010002

0800476c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b088      	sub	sp, #32
 8004770:	af02      	add	r7, sp, #8
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	4608      	mov	r0, r1
 8004776:	4611      	mov	r1, r2
 8004778:	461a      	mov	r2, r3
 800477a:	4603      	mov	r3, r0
 800477c:	817b      	strh	r3, [r7, #10]
 800477e:	460b      	mov	r3, r1
 8004780:	813b      	strh	r3, [r7, #8]
 8004782:	4613      	mov	r3, r2
 8004784:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004794:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004798:	9300      	str	r3, [sp, #0]
 800479a:	6a3b      	ldr	r3, [r7, #32]
 800479c:	2200      	movs	r2, #0
 800479e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80047a2:	68f8      	ldr	r0, [r7, #12]
 80047a4:	f000 f960 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80047a8:	4603      	mov	r3, r0
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d00d      	beq.n	80047ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047bc:	d103      	bne.n	80047c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e05f      	b.n	800488a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047ca:	897b      	ldrh	r3, [r7, #10]
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	461a      	mov	r2, r3
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80047da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047dc:	6a3a      	ldr	r2, [r7, #32]
 80047de:	492d      	ldr	r1, [pc, #180]	; (8004894 <I2C_RequestMemoryWrite+0x128>)
 80047e0:	68f8      	ldr	r0, [r7, #12]
 80047e2:	f000 f998 	bl	8004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80047e6:	4603      	mov	r3, r0
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d001      	beq.n	80047f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80047ec:	2301      	movs	r3, #1
 80047ee:	e04c      	b.n	800488a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047f0:	2300      	movs	r3, #0
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	695b      	ldr	r3, [r3, #20]
 80047fa:	617b      	str	r3, [r7, #20]
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	699b      	ldr	r3, [r3, #24]
 8004802:	617b      	str	r3, [r7, #20]
 8004804:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004806:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004808:	6a39      	ldr	r1, [r7, #32]
 800480a:	68f8      	ldr	r0, [r7, #12]
 800480c:	f000 fa02 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 8004810:	4603      	mov	r3, r0
 8004812:	2b00      	cmp	r3, #0
 8004814:	d00d      	beq.n	8004832 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481a:	2b04      	cmp	r3, #4
 800481c:	d107      	bne.n	800482e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	681a      	ldr	r2, [r3, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800482c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e02b      	b.n	800488a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004832:	88fb      	ldrh	r3, [r7, #6]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d105      	bne.n	8004844 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004838:	893b      	ldrh	r3, [r7, #8]
 800483a:	b2da      	uxtb	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	611a      	str	r2, [r3, #16]
 8004842:	e021      	b.n	8004888 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004844:	893b      	ldrh	r3, [r7, #8]
 8004846:	0a1b      	lsrs	r3, r3, #8
 8004848:	b29b      	uxth	r3, r3
 800484a:	b2da      	uxtb	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004852:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004854:	6a39      	ldr	r1, [r7, #32]
 8004856:	68f8      	ldr	r0, [r7, #12]
 8004858:	f000 f9dc 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00d      	beq.n	800487e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004866:	2b04      	cmp	r3, #4
 8004868:	d107      	bne.n	800487a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004878:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800487a:	2301      	movs	r3, #1
 800487c:	e005      	b.n	800488a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800487e:	893b      	ldrh	r3, [r7, #8]
 8004880:	b2da      	uxtb	r2, r3
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3718      	adds	r7, #24
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}
 8004892:	bf00      	nop
 8004894:	00010002 	.word	0x00010002

08004898 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b088      	sub	sp, #32
 800489c:	af02      	add	r7, sp, #8
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	4608      	mov	r0, r1
 80048a2:	4611      	mov	r1, r2
 80048a4:	461a      	mov	r2, r3
 80048a6:	4603      	mov	r3, r0
 80048a8:	817b      	strh	r3, [r7, #10]
 80048aa:	460b      	mov	r3, r1
 80048ac:	813b      	strh	r3, [r7, #8]
 80048ae:	4613      	mov	r3, r2
 80048b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681a      	ldr	r2, [r3, #0]
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80048c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80048d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80048d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	6a3b      	ldr	r3, [r7, #32]
 80048d8:	2200      	movs	r2, #0
 80048da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80048de:	68f8      	ldr	r0, [r7, #12]
 80048e0:	f000 f8c2 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00d      	beq.n	8004906 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80048f8:	d103      	bne.n	8004902 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004900:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e0aa      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004906:	897b      	ldrh	r3, [r7, #10]
 8004908:	b2db      	uxtb	r3, r3
 800490a:	461a      	mov	r2, r3
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004914:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004918:	6a3a      	ldr	r2, [r7, #32]
 800491a:	4952      	ldr	r1, [pc, #328]	; (8004a64 <I2C_RequestMemoryRead+0x1cc>)
 800491c:	68f8      	ldr	r0, [r7, #12]
 800491e:	f000 f8fa 	bl	8004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004922:	4603      	mov	r3, r0
 8004924:	2b00      	cmp	r3, #0
 8004926:	d001      	beq.n	800492c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004928:	2301      	movs	r3, #1
 800492a:	e097      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800492c:	2300      	movs	r3, #0
 800492e:	617b      	str	r3, [r7, #20]
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	695b      	ldr	r3, [r3, #20]
 8004936:	617b      	str	r3, [r7, #20]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	617b      	str	r3, [r7, #20]
 8004940:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004942:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004944:	6a39      	ldr	r1, [r7, #32]
 8004946:	68f8      	ldr	r0, [r7, #12]
 8004948:	f000 f964 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00d      	beq.n	800496e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004956:	2b04      	cmp	r3, #4
 8004958:	d107      	bne.n	800496a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004968:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800496a:	2301      	movs	r3, #1
 800496c:	e076      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800496e:	88fb      	ldrh	r3, [r7, #6]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d105      	bne.n	8004980 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004974:	893b      	ldrh	r3, [r7, #8]
 8004976:	b2da      	uxtb	r2, r3
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	611a      	str	r2, [r3, #16]
 800497e:	e021      	b.n	80049c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004980:	893b      	ldrh	r3, [r7, #8]
 8004982:	0a1b      	lsrs	r3, r3, #8
 8004984:	b29b      	uxth	r3, r3
 8004986:	b2da      	uxtb	r2, r3
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800498e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004990:	6a39      	ldr	r1, [r7, #32]
 8004992:	68f8      	ldr	r0, [r7, #12]
 8004994:	f000 f93e 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 8004998:	4603      	mov	r3, r0
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00d      	beq.n	80049ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049a2:	2b04      	cmp	r3, #4
 80049a4:	d107      	bne.n	80049b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e050      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049ba:	893b      	ldrh	r3, [r7, #8]
 80049bc:	b2da      	uxtb	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c6:	6a39      	ldr	r1, [r7, #32]
 80049c8:	68f8      	ldr	r0, [r7, #12]
 80049ca:	f000 f923 	bl	8004c14 <I2C_WaitOnTXEFlagUntilTimeout>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d00d      	beq.n	80049f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d8:	2b04      	cmp	r3, #4
 80049da:	d107      	bne.n	80049ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	681a      	ldr	r2, [r3, #0]
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e035      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	681a      	ldr	r2, [r3, #0]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80049fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	9300      	str	r3, [sp, #0]
 8004a04:	6a3b      	ldr	r3, [r7, #32]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a0c:	68f8      	ldr	r0, [r7, #12]
 8004a0e:	f000 f82b 	bl	8004a68 <I2C_WaitOnFlagUntilTimeout>
 8004a12:	4603      	mov	r3, r0
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d00d      	beq.n	8004a34 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a22:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a26:	d103      	bne.n	8004a30 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004a2e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004a30:	2303      	movs	r3, #3
 8004a32:	e013      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004a34:	897b      	ldrh	r3, [r7, #10]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	f043 0301 	orr.w	r3, r3, #1
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a46:	6a3a      	ldr	r2, [r7, #32]
 8004a48:	4906      	ldr	r1, [pc, #24]	; (8004a64 <I2C_RequestMemoryRead+0x1cc>)
 8004a4a:	68f8      	ldr	r0, [r7, #12]
 8004a4c:	f000 f863 	bl	8004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d001      	beq.n	8004a5a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e000      	b.n	8004a5c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	3718      	adds	r7, #24
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bd80      	pop	{r7, pc}
 8004a64:	00010002 	.word	0x00010002

08004a68 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b084      	sub	sp, #16
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	60f8      	str	r0, [r7, #12]
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	603b      	str	r3, [r7, #0]
 8004a74:	4613      	mov	r3, r2
 8004a76:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a78:	e025      	b.n	8004ac6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004a80:	d021      	beq.n	8004ac6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a82:	f7fe fc37 	bl	80032f4 <HAL_GetTick>
 8004a86:	4602      	mov	r2, r0
 8004a88:	69bb      	ldr	r3, [r7, #24]
 8004a8a:	1ad3      	subs	r3, r2, r3
 8004a8c:	683a      	ldr	r2, [r7, #0]
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	d302      	bcc.n	8004a98 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a92:	683b      	ldr	r3, [r7, #0]
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d116      	bne.n	8004ac6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	2220      	movs	r2, #32
 8004aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	2200      	movs	r2, #0
 8004aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab2:	f043 0220 	orr.w	r2, r3, #32
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	2200      	movs	r2, #0
 8004abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ac2:	2301      	movs	r3, #1
 8004ac4:	e023      	b.n	8004b0e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	0c1b      	lsrs	r3, r3, #16
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d10d      	bne.n	8004aec <I2C_WaitOnFlagUntilTimeout+0x84>
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	695b      	ldr	r3, [r3, #20]
 8004ad6:	43da      	mvns	r2, r3
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	4013      	ands	r3, r2
 8004adc:	b29b      	uxth	r3, r3
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	bf0c      	ite	eq
 8004ae2:	2301      	moveq	r3, #1
 8004ae4:	2300      	movne	r3, #0
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	461a      	mov	r2, r3
 8004aea:	e00c      	b.n	8004b06 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	43da      	mvns	r2, r3
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	4013      	ands	r3, r2
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	bf0c      	ite	eq
 8004afe:	2301      	moveq	r3, #1
 8004b00:	2300      	movne	r3, #0
 8004b02:	b2db      	uxtb	r3, r3
 8004b04:	461a      	mov	r2, r3
 8004b06:	79fb      	ldrb	r3, [r7, #7]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d0b6      	beq.n	8004a7a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3710      	adds	r7, #16
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b084      	sub	sp, #16
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	60f8      	str	r0, [r7, #12]
 8004b1e:	60b9      	str	r1, [r7, #8]
 8004b20:	607a      	str	r2, [r7, #4]
 8004b22:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004b24:	e051      	b.n	8004bca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	695b      	ldr	r3, [r3, #20]
 8004b2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b34:	d123      	bne.n	8004b7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	681a      	ldr	r2, [r3, #0]
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b4e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	2200      	movs	r2, #0
 8004b54:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2220      	movs	r2, #32
 8004b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	2200      	movs	r2, #0
 8004b62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b6a:	f043 0204 	orr.w	r2, r3, #4
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2200      	movs	r2, #0
 8004b76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e046      	b.n	8004c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004b84:	d021      	beq.n	8004bca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b86:	f7fe fbb5 	bl	80032f4 <HAL_GetTick>
 8004b8a:	4602      	mov	r2, r0
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	1ad3      	subs	r3, r2, r3
 8004b90:	687a      	ldr	r2, [r7, #4]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d302      	bcc.n	8004b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d116      	bne.n	8004bca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2220      	movs	r2, #32
 8004ba6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	2200      	movs	r2, #0
 8004bae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f043 0220 	orr.w	r2, r3, #32
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e020      	b.n	8004c0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004bca:	68bb      	ldr	r3, [r7, #8]
 8004bcc:	0c1b      	lsrs	r3, r3, #16
 8004bce:	b2db      	uxtb	r3, r3
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d10c      	bne.n	8004bee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	43da      	mvns	r2, r3
 8004bdc:	68bb      	ldr	r3, [r7, #8]
 8004bde:	4013      	ands	r3, r2
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	bf14      	ite	ne
 8004be6:	2301      	movne	r3, #1
 8004be8:	2300      	moveq	r3, #0
 8004bea:	b2db      	uxtb	r3, r3
 8004bec:	e00b      	b.n	8004c06 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	43da      	mvns	r2, r3
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	bf14      	ite	ne
 8004c00:	2301      	movne	r3, #1
 8004c02:	2300      	moveq	r3, #0
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d18d      	bne.n	8004b26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004c0a:	2300      	movs	r3, #0
}
 8004c0c:	4618      	mov	r0, r3
 8004c0e:	3710      	adds	r7, #16
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}

08004c14 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b084      	sub	sp, #16
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	60f8      	str	r0, [r7, #12]
 8004c1c:	60b9      	str	r1, [r7, #8]
 8004c1e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c20:	e02d      	b.n	8004c7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004c22:	68f8      	ldr	r0, [r7, #12]
 8004c24:	f000 f8ce 	bl	8004dc4 <I2C_IsAcknowledgeFailed>
 8004c28:	4603      	mov	r3, r0
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e02d      	b.n	8004c8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c32:	68bb      	ldr	r3, [r7, #8]
 8004c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004c38:	d021      	beq.n	8004c7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3a:	f7fe fb5b 	bl	80032f4 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d302      	bcc.n	8004c50 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d116      	bne.n	8004c7e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6a:	f043 0220 	orr.w	r2, r3, #32
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e007      	b.n	8004c8e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	695b      	ldr	r3, [r3, #20]
 8004c84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c88:	2b80      	cmp	r3, #128	; 0x80
 8004c8a:	d1ca      	bne.n	8004c22 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004c8c:	2300      	movs	r3, #0
}
 8004c8e:	4618      	mov	r0, r3
 8004c90:	3710      	adds	r7, #16
 8004c92:	46bd      	mov	sp, r7
 8004c94:	bd80      	pop	{r7, pc}

08004c96 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004c96:	b580      	push	{r7, lr}
 8004c98:	b084      	sub	sp, #16
 8004c9a:	af00      	add	r7, sp, #0
 8004c9c:	60f8      	str	r0, [r7, #12]
 8004c9e:	60b9      	str	r1, [r7, #8]
 8004ca0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004ca2:	e02d      	b.n	8004d00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ca4:	68f8      	ldr	r0, [r7, #12]
 8004ca6:	f000 f88d 	bl	8004dc4 <I2C_IsAcknowledgeFailed>
 8004caa:	4603      	mov	r3, r0
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d001      	beq.n	8004cb4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e02d      	b.n	8004d10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cba:	d021      	beq.n	8004d00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004cbc:	f7fe fb1a 	bl	80032f4 <HAL_GetTick>
 8004cc0:	4602      	mov	r2, r0
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	1ad3      	subs	r3, r2, r3
 8004cc6:	68ba      	ldr	r2, [r7, #8]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d302      	bcc.n	8004cd2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d116      	bne.n	8004d00 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	2220      	movs	r2, #32
 8004cdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cec:	f043 0220 	orr.w	r2, r3, #32
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	2200      	movs	r2, #0
 8004cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e007      	b.n	8004d10 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	695b      	ldr	r3, [r3, #20]
 8004d06:	f003 0304 	and.w	r3, r3, #4
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	d1ca      	bne.n	8004ca4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004d0e:	2300      	movs	r3, #0
}
 8004d10:	4618      	mov	r0, r3
 8004d12:	3710      	adds	r7, #16
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}

08004d18 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b084      	sub	sp, #16
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	60f8      	str	r0, [r7, #12]
 8004d20:	60b9      	str	r1, [r7, #8]
 8004d22:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004d24:	e042      	b.n	8004dac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	695b      	ldr	r3, [r3, #20]
 8004d2c:	f003 0310 	and.w	r3, r3, #16
 8004d30:	2b10      	cmp	r3, #16
 8004d32:	d119      	bne.n	8004d68 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f06f 0210 	mvn.w	r2, #16
 8004d3c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	2200      	movs	r2, #0
 8004d42:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e029      	b.n	8004dbc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d68:	f7fe fac4 	bl	80032f4 <HAL_GetTick>
 8004d6c:	4602      	mov	r2, r0
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	1ad3      	subs	r3, r2, r3
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	429a      	cmp	r2, r3
 8004d76:	d302      	bcc.n	8004d7e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d116      	bne.n	8004dac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	2220      	movs	r2, #32
 8004d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d98:	f043 0220 	orr.w	r2, r3, #32
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	2200      	movs	r2, #0
 8004da4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e007      	b.n	8004dbc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004db6:	2b40      	cmp	r3, #64	; 0x40
 8004db8:	d1b5      	bne.n	8004d26 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004dba:	2300      	movs	r3, #0
}
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	3710      	adds	r7, #16
 8004dc0:	46bd      	mov	sp, r7
 8004dc2:	bd80      	pop	{r7, pc}

08004dc4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b083      	sub	sp, #12
 8004dc8:	af00      	add	r7, sp, #0
 8004dca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dda:	d11b      	bne.n	8004e14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004de4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	2200      	movs	r2, #0
 8004dea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	2220      	movs	r2, #32
 8004df0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e00:	f043 0204 	orr.w	r2, r3, #4
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	e000      	b.n	8004e16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004e14:	2300      	movs	r3, #0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
	...

08004e24 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b086      	sub	sp, #24
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d101      	bne.n	8004e36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e267      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d075      	beq.n	8004f2e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e42:	4b88      	ldr	r3, [pc, #544]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004e44:	689b      	ldr	r3, [r3, #8]
 8004e46:	f003 030c 	and.w	r3, r3, #12
 8004e4a:	2b04      	cmp	r3, #4
 8004e4c:	d00c      	beq.n	8004e68 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e4e:	4b85      	ldr	r3, [pc, #532]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004e56:	2b08      	cmp	r3, #8
 8004e58:	d112      	bne.n	8004e80 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004e5a:	4b82      	ldr	r3, [pc, #520]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e62:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004e66:	d10b      	bne.n	8004e80 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e68:	4b7e      	ldr	r3, [pc, #504]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d05b      	beq.n	8004f2c <HAL_RCC_OscConfig+0x108>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d157      	bne.n	8004f2c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e242      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e88:	d106      	bne.n	8004e98 <HAL_RCC_OscConfig+0x74>
 8004e8a:	4b76      	ldr	r3, [pc, #472]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	4a75      	ldr	r2, [pc, #468]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004e94:	6013      	str	r3, [r2, #0]
 8004e96:	e01d      	b.n	8004ed4 <HAL_RCC_OscConfig+0xb0>
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004ea0:	d10c      	bne.n	8004ebc <HAL_RCC_OscConfig+0x98>
 8004ea2:	4b70      	ldr	r3, [pc, #448]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	4a6f      	ldr	r2, [pc, #444]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004eac:	6013      	str	r3, [r2, #0]
 8004eae:	4b6d      	ldr	r3, [pc, #436]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	4a6c      	ldr	r2, [pc, #432]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004eb8:	6013      	str	r3, [r2, #0]
 8004eba:	e00b      	b.n	8004ed4 <HAL_RCC_OscConfig+0xb0>
 8004ebc:	4b69      	ldr	r3, [pc, #420]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	4a68      	ldr	r2, [pc, #416]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ec2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ec6:	6013      	str	r3, [r2, #0]
 8004ec8:	4b66      	ldr	r3, [pc, #408]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	4a65      	ldr	r2, [pc, #404]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004ed2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d013      	beq.n	8004f04 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004edc:	f7fe fa0a 	bl	80032f4 <HAL_GetTick>
 8004ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ee2:	e008      	b.n	8004ef6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ee4:	f7fe fa06 	bl	80032f4 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	2b64      	cmp	r3, #100	; 0x64
 8004ef0:	d901      	bls.n	8004ef6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004ef2:	2303      	movs	r3, #3
 8004ef4:	e207      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004ef6:	4b5b      	ldr	r3, [pc, #364]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d0f0      	beq.n	8004ee4 <HAL_RCC_OscConfig+0xc0>
 8004f02:	e014      	b.n	8004f2e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f04:	f7fe f9f6 	bl	80032f4 <HAL_GetTick>
 8004f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f0a:	e008      	b.n	8004f1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004f0c:	f7fe f9f2 	bl	80032f4 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b64      	cmp	r3, #100	; 0x64
 8004f18:	d901      	bls.n	8004f1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e1f3      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004f1e:	4b51      	ldr	r3, [pc, #324]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1f0      	bne.n	8004f0c <HAL_RCC_OscConfig+0xe8>
 8004f2a:	e000      	b.n	8004f2e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f003 0302 	and.w	r3, r3, #2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d063      	beq.n	8005002 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f3a:	4b4a      	ldr	r3, [pc, #296]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f3c:	689b      	ldr	r3, [r3, #8]
 8004f3e:	f003 030c 	and.w	r3, r3, #12
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00b      	beq.n	8004f5e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f46:	4b47      	ldr	r3, [pc, #284]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f48:	689b      	ldr	r3, [r3, #8]
 8004f4a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004f4e:	2b08      	cmp	r3, #8
 8004f50:	d11c      	bne.n	8004f8c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004f52:	4b44      	ldr	r3, [pc, #272]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d116      	bne.n	8004f8c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f5e:	4b41      	ldr	r3, [pc, #260]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f003 0302 	and.w	r3, r3, #2
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d005      	beq.n	8004f76 <HAL_RCC_OscConfig+0x152>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	68db      	ldr	r3, [r3, #12]
 8004f6e:	2b01      	cmp	r3, #1
 8004f70:	d001      	beq.n	8004f76 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e1c7      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004f76:	4b3b      	ldr	r3, [pc, #236]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	00db      	lsls	r3, r3, #3
 8004f84:	4937      	ldr	r1, [pc, #220]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004f86:	4313      	orrs	r3, r2
 8004f88:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004f8a:	e03a      	b.n	8005002 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d020      	beq.n	8004fd6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004f94:	4b34      	ldr	r3, [pc, #208]	; (8005068 <HAL_RCC_OscConfig+0x244>)
 8004f96:	2201      	movs	r2, #1
 8004f98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f9a:	f7fe f9ab 	bl	80032f4 <HAL_GetTick>
 8004f9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fa0:	e008      	b.n	8004fb4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fa2:	f7fe f9a7 	bl	80032f4 <HAL_GetTick>
 8004fa6:	4602      	mov	r2, r0
 8004fa8:	693b      	ldr	r3, [r7, #16]
 8004faa:	1ad3      	subs	r3, r2, r3
 8004fac:	2b02      	cmp	r3, #2
 8004fae:	d901      	bls.n	8004fb4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e1a8      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004fb4:	4b2b      	ldr	r3, [pc, #172]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f003 0302 	and.w	r3, r3, #2
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d0f0      	beq.n	8004fa2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004fc0:	4b28      	ldr	r3, [pc, #160]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	691b      	ldr	r3, [r3, #16]
 8004fcc:	00db      	lsls	r3, r3, #3
 8004fce:	4925      	ldr	r1, [pc, #148]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	600b      	str	r3, [r1, #0]
 8004fd4:	e015      	b.n	8005002 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004fd6:	4b24      	ldr	r3, [pc, #144]	; (8005068 <HAL_RCC_OscConfig+0x244>)
 8004fd8:	2200      	movs	r2, #0
 8004fda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fdc:	f7fe f98a 	bl	80032f4 <HAL_GetTick>
 8004fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004fe2:	e008      	b.n	8004ff6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004fe4:	f7fe f986 	bl	80032f4 <HAL_GetTick>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	1ad3      	subs	r3, r2, r3
 8004fee:	2b02      	cmp	r3, #2
 8004ff0:	d901      	bls.n	8004ff6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	e187      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004ff6:	4b1b      	ldr	r3, [pc, #108]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f003 0302 	and.w	r3, r3, #2
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f0      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	f003 0308 	and.w	r3, r3, #8
 800500a:	2b00      	cmp	r3, #0
 800500c:	d036      	beq.n	800507c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	695b      	ldr	r3, [r3, #20]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d016      	beq.n	8005044 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005016:	4b15      	ldr	r3, [pc, #84]	; (800506c <HAL_RCC_OscConfig+0x248>)
 8005018:	2201      	movs	r2, #1
 800501a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800501c:	f7fe f96a 	bl	80032f4 <HAL_GetTick>
 8005020:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005022:	e008      	b.n	8005036 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005024:	f7fe f966 	bl	80032f4 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	693b      	ldr	r3, [r7, #16]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	2b02      	cmp	r3, #2
 8005030:	d901      	bls.n	8005036 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005032:	2303      	movs	r3, #3
 8005034:	e167      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005036:	4b0b      	ldr	r3, [pc, #44]	; (8005064 <HAL_RCC_OscConfig+0x240>)
 8005038:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800503a:	f003 0302 	and.w	r3, r3, #2
 800503e:	2b00      	cmp	r3, #0
 8005040:	d0f0      	beq.n	8005024 <HAL_RCC_OscConfig+0x200>
 8005042:	e01b      	b.n	800507c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005044:	4b09      	ldr	r3, [pc, #36]	; (800506c <HAL_RCC_OscConfig+0x248>)
 8005046:	2200      	movs	r2, #0
 8005048:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800504a:	f7fe f953 	bl	80032f4 <HAL_GetTick>
 800504e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005050:	e00e      	b.n	8005070 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005052:	f7fe f94f 	bl	80032f4 <HAL_GetTick>
 8005056:	4602      	mov	r2, r0
 8005058:	693b      	ldr	r3, [r7, #16]
 800505a:	1ad3      	subs	r3, r2, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d907      	bls.n	8005070 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005060:	2303      	movs	r3, #3
 8005062:	e150      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
 8005064:	40023800 	.word	0x40023800
 8005068:	42470000 	.word	0x42470000
 800506c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005070:	4b88      	ldr	r3, [pc, #544]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005072:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005074:	f003 0302 	and.w	r3, r3, #2
 8005078:	2b00      	cmp	r3, #0
 800507a:	d1ea      	bne.n	8005052 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0304 	and.w	r3, r3, #4
 8005084:	2b00      	cmp	r3, #0
 8005086:	f000 8097 	beq.w	80051b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800508a:	2300      	movs	r3, #0
 800508c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800508e:	4b81      	ldr	r3, [pc, #516]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005092:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d10f      	bne.n	80050ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800509a:	2300      	movs	r3, #0
 800509c:	60bb      	str	r3, [r7, #8]
 800509e:	4b7d      	ldr	r3, [pc, #500]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80050a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a2:	4a7c      	ldr	r2, [pc, #496]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80050a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050a8:	6413      	str	r3, [r2, #64]	; 0x40
 80050aa:	4b7a      	ldr	r3, [pc, #488]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80050ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050b2:	60bb      	str	r3, [r7, #8]
 80050b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80050b6:	2301      	movs	r3, #1
 80050b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ba:	4b77      	ldr	r3, [pc, #476]	; (8005298 <HAL_RCC_OscConfig+0x474>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d118      	bne.n	80050f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80050c6:	4b74      	ldr	r3, [pc, #464]	; (8005298 <HAL_RCC_OscConfig+0x474>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a73      	ldr	r2, [pc, #460]	; (8005298 <HAL_RCC_OscConfig+0x474>)
 80050cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80050d2:	f7fe f90f 	bl	80032f4 <HAL_GetTick>
 80050d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050d8:	e008      	b.n	80050ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80050da:	f7fe f90b 	bl	80032f4 <HAL_GetTick>
 80050de:	4602      	mov	r2, r0
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	1ad3      	subs	r3, r2, r3
 80050e4:	2b02      	cmp	r3, #2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e10c      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80050ec:	4b6a      	ldr	r3, [pc, #424]	; (8005298 <HAL_RCC_OscConfig+0x474>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d0f0      	beq.n	80050da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d106      	bne.n	800510e <HAL_RCC_OscConfig+0x2ea>
 8005100:	4b64      	ldr	r3, [pc, #400]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005104:	4a63      	ldr	r2, [pc, #396]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005106:	f043 0301 	orr.w	r3, r3, #1
 800510a:	6713      	str	r3, [r2, #112]	; 0x70
 800510c:	e01c      	b.n	8005148 <HAL_RCC_OscConfig+0x324>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	689b      	ldr	r3, [r3, #8]
 8005112:	2b05      	cmp	r3, #5
 8005114:	d10c      	bne.n	8005130 <HAL_RCC_OscConfig+0x30c>
 8005116:	4b5f      	ldr	r3, [pc, #380]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800511a:	4a5e      	ldr	r2, [pc, #376]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 800511c:	f043 0304 	orr.w	r3, r3, #4
 8005120:	6713      	str	r3, [r2, #112]	; 0x70
 8005122:	4b5c      	ldr	r3, [pc, #368]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005126:	4a5b      	ldr	r2, [pc, #364]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005128:	f043 0301 	orr.w	r3, r3, #1
 800512c:	6713      	str	r3, [r2, #112]	; 0x70
 800512e:	e00b      	b.n	8005148 <HAL_RCC_OscConfig+0x324>
 8005130:	4b58      	ldr	r3, [pc, #352]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005132:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005134:	4a57      	ldr	r2, [pc, #348]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005136:	f023 0301 	bic.w	r3, r3, #1
 800513a:	6713      	str	r3, [r2, #112]	; 0x70
 800513c:	4b55      	ldr	r3, [pc, #340]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 800513e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005140:	4a54      	ldr	r2, [pc, #336]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005142:	f023 0304 	bic.w	r3, r3, #4
 8005146:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d015      	beq.n	800517c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005150:	f7fe f8d0 	bl	80032f4 <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005156:	e00a      	b.n	800516e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005158:	f7fe f8cc 	bl	80032f4 <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	f241 3288 	movw	r2, #5000	; 0x1388
 8005166:	4293      	cmp	r3, r2
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e0cb      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800516e:	4b49      	ldr	r3, [pc, #292]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005170:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005172:	f003 0302 	and.w	r3, r3, #2
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0ee      	beq.n	8005158 <HAL_RCC_OscConfig+0x334>
 800517a:	e014      	b.n	80051a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800517c:	f7fe f8ba 	bl	80032f4 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005182:	e00a      	b.n	800519a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005184:	f7fe f8b6 	bl	80032f4 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005192:	4293      	cmp	r3, r2
 8005194:	d901      	bls.n	800519a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005196:	2303      	movs	r3, #3
 8005198:	e0b5      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800519a:	4b3e      	ldr	r3, [pc, #248]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 800519c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800519e:	f003 0302 	and.w	r3, r3, #2
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d1ee      	bne.n	8005184 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80051a6:	7dfb      	ldrb	r3, [r7, #23]
 80051a8:	2b01      	cmp	r3, #1
 80051aa:	d105      	bne.n	80051b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051ac:	4b39      	ldr	r3, [pc, #228]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80051ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b0:	4a38      	ldr	r2, [pc, #224]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80051b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80051b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	f000 80a1 	beq.w	8005304 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80051c2:	4b34      	ldr	r3, [pc, #208]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	f003 030c 	and.w	r3, r3, #12
 80051ca:	2b08      	cmp	r3, #8
 80051cc:	d05c      	beq.n	8005288 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	699b      	ldr	r3, [r3, #24]
 80051d2:	2b02      	cmp	r3, #2
 80051d4:	d141      	bne.n	800525a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80051d6:	4b31      	ldr	r3, [pc, #196]	; (800529c <HAL_RCC_OscConfig+0x478>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051dc:	f7fe f88a 	bl	80032f4 <HAL_GetTick>
 80051e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051e2:	e008      	b.n	80051f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80051e4:	f7fe f886 	bl	80032f4 <HAL_GetTick>
 80051e8:	4602      	mov	r2, r0
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d901      	bls.n	80051f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e087      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80051f6:	4b27      	ldr	r3, [pc, #156]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d1f0      	bne.n	80051e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	69da      	ldr	r2, [r3, #28]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6a1b      	ldr	r3, [r3, #32]
 800520a:	431a      	orrs	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005210:	019b      	lsls	r3, r3, #6
 8005212:	431a      	orrs	r2, r3
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005218:	085b      	lsrs	r3, r3, #1
 800521a:	3b01      	subs	r3, #1
 800521c:	041b      	lsls	r3, r3, #16
 800521e:	431a      	orrs	r2, r3
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005224:	061b      	lsls	r3, r3, #24
 8005226:	491b      	ldr	r1, [pc, #108]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 8005228:	4313      	orrs	r3, r2
 800522a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800522c:	4b1b      	ldr	r3, [pc, #108]	; (800529c <HAL_RCC_OscConfig+0x478>)
 800522e:	2201      	movs	r2, #1
 8005230:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005232:	f7fe f85f 	bl	80032f4 <HAL_GetTick>
 8005236:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005238:	e008      	b.n	800524c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800523a:	f7fe f85b 	bl	80032f4 <HAL_GetTick>
 800523e:	4602      	mov	r2, r0
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	1ad3      	subs	r3, r2, r3
 8005244:	2b02      	cmp	r3, #2
 8005246:	d901      	bls.n	800524c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e05c      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800524c:	4b11      	ldr	r3, [pc, #68]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d0f0      	beq.n	800523a <HAL_RCC_OscConfig+0x416>
 8005258:	e054      	b.n	8005304 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800525a:	4b10      	ldr	r3, [pc, #64]	; (800529c <HAL_RCC_OscConfig+0x478>)
 800525c:	2200      	movs	r2, #0
 800525e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005260:	f7fe f848 	bl	80032f4 <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005266:	e008      	b.n	800527a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005268:	f7fe f844 	bl	80032f4 <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b02      	cmp	r3, #2
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e045      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800527a:	4b06      	ldr	r3, [pc, #24]	; (8005294 <HAL_RCC_OscConfig+0x470>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d1f0      	bne.n	8005268 <HAL_RCC_OscConfig+0x444>
 8005286:	e03d      	b.n	8005304 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	2b01      	cmp	r3, #1
 800528e:	d107      	bne.n	80052a0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005290:	2301      	movs	r3, #1
 8005292:	e038      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
 8005294:	40023800 	.word	0x40023800
 8005298:	40007000 	.word	0x40007000
 800529c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80052a0:	4b1b      	ldr	r3, [pc, #108]	; (8005310 <HAL_RCC_OscConfig+0x4ec>)
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	2b01      	cmp	r3, #1
 80052ac:	d028      	beq.n	8005300 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80052b8:	429a      	cmp	r2, r3
 80052ba:	d121      	bne.n	8005300 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d11a      	bne.n	8005300 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052ca:	68fa      	ldr	r2, [r7, #12]
 80052cc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80052d0:	4013      	ands	r3, r2
 80052d2:	687a      	ldr	r2, [r7, #4]
 80052d4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80052d6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80052d8:	4293      	cmp	r3, r2
 80052da:	d111      	bne.n	8005300 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052e6:	085b      	lsrs	r3, r3, #1
 80052e8:	3b01      	subs	r3, #1
 80052ea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80052ec:	429a      	cmp	r2, r3
 80052ee:	d107      	bne.n	8005300 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052fa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80052fc:	429a      	cmp	r2, r3
 80052fe:	d001      	beq.n	8005304 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005300:	2301      	movs	r3, #1
 8005302:	e000      	b.n	8005306 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005304:	2300      	movs	r3, #0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3718      	adds	r7, #24
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
 800530e:	bf00      	nop
 8005310:	40023800 	.word	0x40023800

08005314 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
 800531c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2b00      	cmp	r3, #0
 8005322:	d101      	bne.n	8005328 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005324:	2301      	movs	r3, #1
 8005326:	e0cc      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005328:	4b68      	ldr	r3, [pc, #416]	; (80054cc <HAL_RCC_ClockConfig+0x1b8>)
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f003 0307 	and.w	r3, r3, #7
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	429a      	cmp	r2, r3
 8005334:	d90c      	bls.n	8005350 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005336:	4b65      	ldr	r3, [pc, #404]	; (80054cc <HAL_RCC_ClockConfig+0x1b8>)
 8005338:	683a      	ldr	r2, [r7, #0]
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800533e:	4b63      	ldr	r3, [pc, #396]	; (80054cc <HAL_RCC_ClockConfig+0x1b8>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f003 0307 	and.w	r3, r3, #7
 8005346:	683a      	ldr	r2, [r7, #0]
 8005348:	429a      	cmp	r2, r3
 800534a:	d001      	beq.n	8005350 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800534c:	2301      	movs	r3, #1
 800534e:	e0b8      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0302 	and.w	r3, r3, #2
 8005358:	2b00      	cmp	r3, #0
 800535a:	d020      	beq.n	800539e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0304 	and.w	r3, r3, #4
 8005364:	2b00      	cmp	r3, #0
 8005366:	d005      	beq.n	8005374 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005368:	4b59      	ldr	r3, [pc, #356]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 800536a:	689b      	ldr	r3, [r3, #8]
 800536c:	4a58      	ldr	r2, [pc, #352]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 800536e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005372:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f003 0308 	and.w	r3, r3, #8
 800537c:	2b00      	cmp	r3, #0
 800537e:	d005      	beq.n	800538c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005380:	4b53      	ldr	r3, [pc, #332]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005382:	689b      	ldr	r3, [r3, #8]
 8005384:	4a52      	ldr	r2, [pc, #328]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005386:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800538a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800538c:	4b50      	ldr	r3, [pc, #320]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	689b      	ldr	r3, [r3, #8]
 8005398:	494d      	ldr	r1, [pc, #308]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 800539a:	4313      	orrs	r3, r2
 800539c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d044      	beq.n	8005434 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d107      	bne.n	80053c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053b2:	4b47      	ldr	r3, [pc, #284]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d119      	bne.n	80053f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e07f      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	2b02      	cmp	r3, #2
 80053c8:	d003      	beq.n	80053d2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80053ce:	2b03      	cmp	r3, #3
 80053d0:	d107      	bne.n	80053e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80053d2:	4b3f      	ldr	r3, [pc, #252]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d109      	bne.n	80053f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e06f      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80053e2:	4b3b      	ldr	r3, [pc, #236]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0302 	and.w	r3, r3, #2
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d101      	bne.n	80053f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e067      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80053f2:	4b37      	ldr	r3, [pc, #220]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	f023 0203 	bic.w	r2, r3, #3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	4934      	ldr	r1, [pc, #208]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005400:	4313      	orrs	r3, r2
 8005402:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005404:	f7fd ff76 	bl	80032f4 <HAL_GetTick>
 8005408:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800540a:	e00a      	b.n	8005422 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800540c:	f7fd ff72 	bl	80032f4 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	f241 3288 	movw	r2, #5000	; 0x1388
 800541a:	4293      	cmp	r3, r2
 800541c:	d901      	bls.n	8005422 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800541e:	2303      	movs	r3, #3
 8005420:	e04f      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005422:	4b2b      	ldr	r3, [pc, #172]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005424:	689b      	ldr	r3, [r3, #8]
 8005426:	f003 020c 	and.w	r2, r3, #12
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	429a      	cmp	r2, r3
 8005432:	d1eb      	bne.n	800540c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005434:	4b25      	ldr	r3, [pc, #148]	; (80054cc <HAL_RCC_ClockConfig+0x1b8>)
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	f003 0307 	and.w	r3, r3, #7
 800543c:	683a      	ldr	r2, [r7, #0]
 800543e:	429a      	cmp	r2, r3
 8005440:	d20c      	bcs.n	800545c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005442:	4b22      	ldr	r3, [pc, #136]	; (80054cc <HAL_RCC_ClockConfig+0x1b8>)
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	b2d2      	uxtb	r2, r2
 8005448:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800544a:	4b20      	ldr	r3, [pc, #128]	; (80054cc <HAL_RCC_ClockConfig+0x1b8>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 0307 	and.w	r3, r3, #7
 8005452:	683a      	ldr	r2, [r7, #0]
 8005454:	429a      	cmp	r2, r3
 8005456:	d001      	beq.n	800545c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e032      	b.n	80054c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0304 	and.w	r3, r3, #4
 8005464:	2b00      	cmp	r3, #0
 8005466:	d008      	beq.n	800547a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005468:	4b19      	ldr	r3, [pc, #100]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 800546a:	689b      	ldr	r3, [r3, #8]
 800546c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	68db      	ldr	r3, [r3, #12]
 8005474:	4916      	ldr	r1, [pc, #88]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005476:	4313      	orrs	r3, r2
 8005478:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0308 	and.w	r3, r3, #8
 8005482:	2b00      	cmp	r3, #0
 8005484:	d009      	beq.n	800549a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005486:	4b12      	ldr	r3, [pc, #72]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	691b      	ldr	r3, [r3, #16]
 8005492:	00db      	lsls	r3, r3, #3
 8005494:	490e      	ldr	r1, [pc, #56]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 8005496:	4313      	orrs	r3, r2
 8005498:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800549a:	f000 f821 	bl	80054e0 <HAL_RCC_GetSysClockFreq>
 800549e:	4602      	mov	r2, r0
 80054a0:	4b0b      	ldr	r3, [pc, #44]	; (80054d0 <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	689b      	ldr	r3, [r3, #8]
 80054a4:	091b      	lsrs	r3, r3, #4
 80054a6:	f003 030f 	and.w	r3, r3, #15
 80054aa:	490a      	ldr	r1, [pc, #40]	; (80054d4 <HAL_RCC_ClockConfig+0x1c0>)
 80054ac:	5ccb      	ldrb	r3, [r1, r3]
 80054ae:	fa22 f303 	lsr.w	r3, r2, r3
 80054b2:	4a09      	ldr	r2, [pc, #36]	; (80054d8 <HAL_RCC_ClockConfig+0x1c4>)
 80054b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80054b6:	4b09      	ldr	r3, [pc, #36]	; (80054dc <HAL_RCC_ClockConfig+0x1c8>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4618      	mov	r0, r3
 80054bc:	f7fd fed6 	bl	800326c <HAL_InitTick>

  return HAL_OK;
 80054c0:	2300      	movs	r3, #0
}
 80054c2:	4618      	mov	r0, r3
 80054c4:	3710      	adds	r7, #16
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	40023c00 	.word	0x40023c00
 80054d0:	40023800 	.word	0x40023800
 80054d4:	08007b28 	.word	0x08007b28
 80054d8:	20000018 	.word	0x20000018
 80054dc:	2000001c 	.word	0x2000001c

080054e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80054e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80054e4:	b090      	sub	sp, #64	; 0x40
 80054e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80054e8:	2300      	movs	r3, #0
 80054ea:	637b      	str	r3, [r7, #52]	; 0x34
 80054ec:	2300      	movs	r3, #0
 80054ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 80054f0:	2300      	movs	r3, #0
 80054f2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80054f4:	2300      	movs	r3, #0
 80054f6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80054f8:	4b59      	ldr	r3, [pc, #356]	; (8005660 <HAL_RCC_GetSysClockFreq+0x180>)
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f003 030c 	and.w	r3, r3, #12
 8005500:	2b08      	cmp	r3, #8
 8005502:	d00d      	beq.n	8005520 <HAL_RCC_GetSysClockFreq+0x40>
 8005504:	2b08      	cmp	r3, #8
 8005506:	f200 80a1 	bhi.w	800564c <HAL_RCC_GetSysClockFreq+0x16c>
 800550a:	2b00      	cmp	r3, #0
 800550c:	d002      	beq.n	8005514 <HAL_RCC_GetSysClockFreq+0x34>
 800550e:	2b04      	cmp	r3, #4
 8005510:	d003      	beq.n	800551a <HAL_RCC_GetSysClockFreq+0x3a>
 8005512:	e09b      	b.n	800564c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005514:	4b53      	ldr	r3, [pc, #332]	; (8005664 <HAL_RCC_GetSysClockFreq+0x184>)
 8005516:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005518:	e09b      	b.n	8005652 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800551a:	4b53      	ldr	r3, [pc, #332]	; (8005668 <HAL_RCC_GetSysClockFreq+0x188>)
 800551c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800551e:	e098      	b.n	8005652 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005520:	4b4f      	ldr	r3, [pc, #316]	; (8005660 <HAL_RCC_GetSysClockFreq+0x180>)
 8005522:	685b      	ldr	r3, [r3, #4]
 8005524:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005528:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800552a:	4b4d      	ldr	r3, [pc, #308]	; (8005660 <HAL_RCC_GetSysClockFreq+0x180>)
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d028      	beq.n	8005588 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005536:	4b4a      	ldr	r3, [pc, #296]	; (8005660 <HAL_RCC_GetSysClockFreq+0x180>)
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	099b      	lsrs	r3, r3, #6
 800553c:	2200      	movs	r2, #0
 800553e:	623b      	str	r3, [r7, #32]
 8005540:	627a      	str	r2, [r7, #36]	; 0x24
 8005542:	6a3b      	ldr	r3, [r7, #32]
 8005544:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005548:	2100      	movs	r1, #0
 800554a:	4b47      	ldr	r3, [pc, #284]	; (8005668 <HAL_RCC_GetSysClockFreq+0x188>)
 800554c:	fb03 f201 	mul.w	r2, r3, r1
 8005550:	2300      	movs	r3, #0
 8005552:	fb00 f303 	mul.w	r3, r0, r3
 8005556:	4413      	add	r3, r2
 8005558:	4a43      	ldr	r2, [pc, #268]	; (8005668 <HAL_RCC_GetSysClockFreq+0x188>)
 800555a:	fba0 1202 	umull	r1, r2, r0, r2
 800555e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005560:	460a      	mov	r2, r1
 8005562:	62ba      	str	r2, [r7, #40]	; 0x28
 8005564:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005566:	4413      	add	r3, r2
 8005568:	62fb      	str	r3, [r7, #44]	; 0x2c
 800556a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800556c:	2200      	movs	r2, #0
 800556e:	61bb      	str	r3, [r7, #24]
 8005570:	61fa      	str	r2, [r7, #28]
 8005572:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005576:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800557a:	f7fb f9b7 	bl	80008ec <__aeabi_uldivmod>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	4613      	mov	r3, r2
 8005584:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005586:	e053      	b.n	8005630 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005588:	4b35      	ldr	r3, [pc, #212]	; (8005660 <HAL_RCC_GetSysClockFreq+0x180>)
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	099b      	lsrs	r3, r3, #6
 800558e:	2200      	movs	r2, #0
 8005590:	613b      	str	r3, [r7, #16]
 8005592:	617a      	str	r2, [r7, #20]
 8005594:	693b      	ldr	r3, [r7, #16]
 8005596:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800559a:	f04f 0b00 	mov.w	fp, #0
 800559e:	4652      	mov	r2, sl
 80055a0:	465b      	mov	r3, fp
 80055a2:	f04f 0000 	mov.w	r0, #0
 80055a6:	f04f 0100 	mov.w	r1, #0
 80055aa:	0159      	lsls	r1, r3, #5
 80055ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80055b0:	0150      	lsls	r0, r2, #5
 80055b2:	4602      	mov	r2, r0
 80055b4:	460b      	mov	r3, r1
 80055b6:	ebb2 080a 	subs.w	r8, r2, sl
 80055ba:	eb63 090b 	sbc.w	r9, r3, fp
 80055be:	f04f 0200 	mov.w	r2, #0
 80055c2:	f04f 0300 	mov.w	r3, #0
 80055c6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80055ca:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80055ce:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80055d2:	ebb2 0408 	subs.w	r4, r2, r8
 80055d6:	eb63 0509 	sbc.w	r5, r3, r9
 80055da:	f04f 0200 	mov.w	r2, #0
 80055de:	f04f 0300 	mov.w	r3, #0
 80055e2:	00eb      	lsls	r3, r5, #3
 80055e4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80055e8:	00e2      	lsls	r2, r4, #3
 80055ea:	4614      	mov	r4, r2
 80055ec:	461d      	mov	r5, r3
 80055ee:	eb14 030a 	adds.w	r3, r4, sl
 80055f2:	603b      	str	r3, [r7, #0]
 80055f4:	eb45 030b 	adc.w	r3, r5, fp
 80055f8:	607b      	str	r3, [r7, #4]
 80055fa:	f04f 0200 	mov.w	r2, #0
 80055fe:	f04f 0300 	mov.w	r3, #0
 8005602:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005606:	4629      	mov	r1, r5
 8005608:	028b      	lsls	r3, r1, #10
 800560a:	4621      	mov	r1, r4
 800560c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005610:	4621      	mov	r1, r4
 8005612:	028a      	lsls	r2, r1, #10
 8005614:	4610      	mov	r0, r2
 8005616:	4619      	mov	r1, r3
 8005618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800561a:	2200      	movs	r2, #0
 800561c:	60bb      	str	r3, [r7, #8]
 800561e:	60fa      	str	r2, [r7, #12]
 8005620:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005624:	f7fb f962 	bl	80008ec <__aeabi_uldivmod>
 8005628:	4602      	mov	r2, r0
 800562a:	460b      	mov	r3, r1
 800562c:	4613      	mov	r3, r2
 800562e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005630:	4b0b      	ldr	r3, [pc, #44]	; (8005660 <HAL_RCC_GetSysClockFreq+0x180>)
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	0c1b      	lsrs	r3, r3, #16
 8005636:	f003 0303 	and.w	r3, r3, #3
 800563a:	3301      	adds	r3, #1
 800563c:	005b      	lsls	r3, r3, #1
 800563e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005640:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005642:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005644:	fbb2 f3f3 	udiv	r3, r2, r3
 8005648:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800564a:	e002      	b.n	8005652 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800564c:	4b05      	ldr	r3, [pc, #20]	; (8005664 <HAL_RCC_GetSysClockFreq+0x184>)
 800564e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005650:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005654:	4618      	mov	r0, r3
 8005656:	3740      	adds	r7, #64	; 0x40
 8005658:	46bd      	mov	sp, r7
 800565a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800565e:	bf00      	nop
 8005660:	40023800 	.word	0x40023800
 8005664:	00f42400 	.word	0x00f42400
 8005668:	017d7840 	.word	0x017d7840

0800566c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800566c:	b480      	push	{r7}
 800566e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005670:	4b03      	ldr	r3, [pc, #12]	; (8005680 <HAL_RCC_GetHCLKFreq+0x14>)
 8005672:	681b      	ldr	r3, [r3, #0]
}
 8005674:	4618      	mov	r0, r3
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr
 800567e:	bf00      	nop
 8005680:	20000018 	.word	0x20000018

08005684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005688:	f7ff fff0 	bl	800566c <HAL_RCC_GetHCLKFreq>
 800568c:	4602      	mov	r2, r0
 800568e:	4b05      	ldr	r3, [pc, #20]	; (80056a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	0a9b      	lsrs	r3, r3, #10
 8005694:	f003 0307 	and.w	r3, r3, #7
 8005698:	4903      	ldr	r1, [pc, #12]	; (80056a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800569a:	5ccb      	ldrb	r3, [r1, r3]
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40023800 	.word	0x40023800
 80056a8:	08007b38 	.word	0x08007b38

080056ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b082      	sub	sp, #8
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e041      	b.n	8005742 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80056c4:	b2db      	uxtb	r3, r3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d106      	bne.n	80056d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f7fd fc3e 	bl	8002f54 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2202      	movs	r2, #2
 80056dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681a      	ldr	r2, [r3, #0]
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	3304      	adds	r3, #4
 80056e8:	4619      	mov	r1, r3
 80056ea:	4610      	mov	r0, r2
 80056ec:	f000 fdb6 	bl	800625c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2201      	movs	r2, #1
 80056f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2201      	movs	r2, #1
 8005704:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	2201      	movs	r2, #1
 800570c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2201      	movs	r2, #1
 8005714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2201      	movs	r2, #1
 800571c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2201      	movs	r2, #1
 8005724:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	2201      	movs	r2, #1
 800572c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2201      	movs	r2, #1
 8005734:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005740:	2300      	movs	r3, #0
}
 8005742:	4618      	mov	r0, r3
 8005744:	3708      	adds	r7, #8
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
	...

0800574c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800574c:	b480      	push	{r7}
 800574e:	b085      	sub	sp, #20
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800575a:	b2db      	uxtb	r3, r3
 800575c:	2b01      	cmp	r3, #1
 800575e:	d001      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005760:	2301      	movs	r3, #1
 8005762:	e044      	b.n	80057ee <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	2202      	movs	r2, #2
 8005768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68da      	ldr	r2, [r3, #12]
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f042 0201 	orr.w	r2, r2, #1
 800577a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a1e      	ldr	r2, [pc, #120]	; (80057fc <HAL_TIM_Base_Start_IT+0xb0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d018      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x6c>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800578e:	d013      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x6c>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a1a      	ldr	r2, [pc, #104]	; (8005800 <HAL_TIM_Base_Start_IT+0xb4>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d00e      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x6c>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a19      	ldr	r2, [pc, #100]	; (8005804 <HAL_TIM_Base_Start_IT+0xb8>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d009      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x6c>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a17      	ldr	r2, [pc, #92]	; (8005808 <HAL_TIM_Base_Start_IT+0xbc>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d004      	beq.n	80057b8 <HAL_TIM_Base_Start_IT+0x6c>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a16      	ldr	r2, [pc, #88]	; (800580c <HAL_TIM_Base_Start_IT+0xc0>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d111      	bne.n	80057dc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	689b      	ldr	r3, [r3, #8]
 80057be:	f003 0307 	and.w	r3, r3, #7
 80057c2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	2b06      	cmp	r3, #6
 80057c8:	d010      	beq.n	80057ec <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f042 0201 	orr.w	r2, r2, #1
 80057d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80057da:	e007      	b.n	80057ec <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f042 0201 	orr.w	r2, r2, #1
 80057ea:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3714      	adds	r7, #20
 80057f2:	46bd      	mov	sp, r7
 80057f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	40010000 	.word	0x40010000
 8005800:	40000400 	.word	0x40000400
 8005804:	40000800 	.word	0x40000800
 8005808:	40000c00 	.word	0x40000c00
 800580c:	40014000 	.word	0x40014000

08005810 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005810:	b480      	push	{r7}
 8005812:	b083      	sub	sp, #12
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	68da      	ldr	r2, [r3, #12]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f022 0201 	bic.w	r2, r2, #1
 8005826:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	6a1a      	ldr	r2, [r3, #32]
 800582e:	f241 1311 	movw	r3, #4369	; 0x1111
 8005832:	4013      	ands	r3, r2
 8005834:	2b00      	cmp	r3, #0
 8005836:	d10f      	bne.n	8005858 <HAL_TIM_Base_Stop_IT+0x48>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	6a1a      	ldr	r2, [r3, #32]
 800583e:	f240 4344 	movw	r3, #1092	; 0x444
 8005842:	4013      	ands	r3, r2
 8005844:	2b00      	cmp	r3, #0
 8005846:	d107      	bne.n	8005858 <HAL_TIM_Base_Stop_IT+0x48>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f022 0201 	bic.w	r2, r2, #1
 8005856:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005860:	2300      	movs	r3, #0
}
 8005862:	4618      	mov	r0, r3
 8005864:	370c      	adds	r7, #12
 8005866:	46bd      	mov	sp, r7
 8005868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586c:	4770      	bx	lr

0800586e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800586e:	b580      	push	{r7, lr}
 8005870:	b082      	sub	sp, #8
 8005872:	af00      	add	r7, sp, #0
 8005874:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d101      	bne.n	8005880 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800587c:	2301      	movs	r3, #1
 800587e:	e041      	b.n	8005904 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005886:	b2db      	uxtb	r3, r3
 8005888:	2b00      	cmp	r3, #0
 800588a:	d106      	bne.n	800589a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f000 f839 	bl	800590c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2202      	movs	r2, #2
 800589e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681a      	ldr	r2, [r3, #0]
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	3304      	adds	r3, #4
 80058aa:	4619      	mov	r1, r3
 80058ac:	4610      	mov	r0, r2
 80058ae:	f000 fcd5 	bl	800625c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2201      	movs	r2, #1
 80058b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2201      	movs	r2, #1
 80058be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2201      	movs	r2, #1
 80058c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2201      	movs	r2, #1
 80058ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2201      	movs	r2, #1
 80058d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	2201      	movs	r2, #1
 80058de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2201      	movs	r2, #1
 80058ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2201      	movs	r2, #1
 80058f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	2201      	movs	r2, #1
 80058fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005902:	2300      	movs	r3, #0
}
 8005904:	4618      	mov	r0, r3
 8005906:	3708      	adds	r7, #8
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}

0800590c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800590c:	b480      	push	{r7}
 800590e:	b083      	sub	sp, #12
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005920:	b580      	push	{r7, lr}
 8005922:	b084      	sub	sp, #16
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800592a:	683b      	ldr	r3, [r7, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d109      	bne.n	8005944 <HAL_TIM_PWM_Start+0x24>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005936:	b2db      	uxtb	r3, r3
 8005938:	2b01      	cmp	r3, #1
 800593a:	bf14      	ite	ne
 800593c:	2301      	movne	r3, #1
 800593e:	2300      	moveq	r3, #0
 8005940:	b2db      	uxtb	r3, r3
 8005942:	e022      	b.n	800598a <HAL_TIM_PWM_Start+0x6a>
 8005944:	683b      	ldr	r3, [r7, #0]
 8005946:	2b04      	cmp	r3, #4
 8005948:	d109      	bne.n	800595e <HAL_TIM_PWM_Start+0x3e>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005950:	b2db      	uxtb	r3, r3
 8005952:	2b01      	cmp	r3, #1
 8005954:	bf14      	ite	ne
 8005956:	2301      	movne	r3, #1
 8005958:	2300      	moveq	r3, #0
 800595a:	b2db      	uxtb	r3, r3
 800595c:	e015      	b.n	800598a <HAL_TIM_PWM_Start+0x6a>
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	2b08      	cmp	r3, #8
 8005962:	d109      	bne.n	8005978 <HAL_TIM_PWM_Start+0x58>
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800596a:	b2db      	uxtb	r3, r3
 800596c:	2b01      	cmp	r3, #1
 800596e:	bf14      	ite	ne
 8005970:	2301      	movne	r3, #1
 8005972:	2300      	moveq	r3, #0
 8005974:	b2db      	uxtb	r3, r3
 8005976:	e008      	b.n	800598a <HAL_TIM_PWM_Start+0x6a>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b01      	cmp	r3, #1
 8005982:	bf14      	ite	ne
 8005984:	2301      	movne	r3, #1
 8005986:	2300      	moveq	r3, #0
 8005988:	b2db      	uxtb	r3, r3
 800598a:	2b00      	cmp	r3, #0
 800598c:	d001      	beq.n	8005992 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	e068      	b.n	8005a64 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005992:	683b      	ldr	r3, [r7, #0]
 8005994:	2b00      	cmp	r3, #0
 8005996:	d104      	bne.n	80059a2 <HAL_TIM_PWM_Start+0x82>
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	2202      	movs	r2, #2
 800599c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80059a0:	e013      	b.n	80059ca <HAL_TIM_PWM_Start+0xaa>
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d104      	bne.n	80059b2 <HAL_TIM_PWM_Start+0x92>
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2202      	movs	r2, #2
 80059ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80059b0:	e00b      	b.n	80059ca <HAL_TIM_PWM_Start+0xaa>
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	2b08      	cmp	r3, #8
 80059b6:	d104      	bne.n	80059c2 <HAL_TIM_PWM_Start+0xa2>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2202      	movs	r2, #2
 80059bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80059c0:	e003      	b.n	80059ca <HAL_TIM_PWM_Start+0xaa>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2202      	movs	r2, #2
 80059c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2201      	movs	r2, #1
 80059d0:	6839      	ldr	r1, [r7, #0]
 80059d2:	4618      	mov	r0, r3
 80059d4:	f000 fee8 	bl	80067a8 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	4a23      	ldr	r2, [pc, #140]	; (8005a6c <HAL_TIM_PWM_Start+0x14c>)
 80059de:	4293      	cmp	r3, r2
 80059e0:	d107      	bne.n	80059f2 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059f0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a1d      	ldr	r2, [pc, #116]	; (8005a6c <HAL_TIM_PWM_Start+0x14c>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d018      	beq.n	8005a2e <HAL_TIM_PWM_Start+0x10e>
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005a04:	d013      	beq.n	8005a2e <HAL_TIM_PWM_Start+0x10e>
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	4a19      	ldr	r2, [pc, #100]	; (8005a70 <HAL_TIM_PWM_Start+0x150>)
 8005a0c:	4293      	cmp	r3, r2
 8005a0e:	d00e      	beq.n	8005a2e <HAL_TIM_PWM_Start+0x10e>
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4a17      	ldr	r2, [pc, #92]	; (8005a74 <HAL_TIM_PWM_Start+0x154>)
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d009      	beq.n	8005a2e <HAL_TIM_PWM_Start+0x10e>
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a16      	ldr	r2, [pc, #88]	; (8005a78 <HAL_TIM_PWM_Start+0x158>)
 8005a20:	4293      	cmp	r3, r2
 8005a22:	d004      	beq.n	8005a2e <HAL_TIM_PWM_Start+0x10e>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a14      	ldr	r2, [pc, #80]	; (8005a7c <HAL_TIM_PWM_Start+0x15c>)
 8005a2a:	4293      	cmp	r3, r2
 8005a2c:	d111      	bne.n	8005a52 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689b      	ldr	r3, [r3, #8]
 8005a34:	f003 0307 	and.w	r3, r3, #7
 8005a38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	2b06      	cmp	r3, #6
 8005a3e:	d010      	beq.n	8005a62 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	681a      	ldr	r2, [r3, #0]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0201 	orr.w	r2, r2, #1
 8005a4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a50:	e007      	b.n	8005a62 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	681a      	ldr	r2, [r3, #0]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f042 0201 	orr.w	r2, r2, #1
 8005a60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a62:	2300      	movs	r3, #0
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3710      	adds	r7, #16
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	40010000 	.word	0x40010000
 8005a70:	40000400 	.word	0x40000400
 8005a74:	40000800 	.word	0x40000800
 8005a78:	40000c00 	.word	0x40000c00
 8005a7c:	40014000 	.word	0x40014000

08005a80 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b086      	sub	sp, #24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d101      	bne.n	8005a94 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005a90:	2301      	movs	r3, #1
 8005a92:	e097      	b.n	8005bc4 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a9a:	b2db      	uxtb	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d106      	bne.n	8005aae <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005aa8:	6878      	ldr	r0, [r7, #4]
 8005aaa:	f7fd fa8f 	bl	8002fcc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	2202      	movs	r2, #2
 8005ab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	687a      	ldr	r2, [r7, #4]
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ac4:	f023 0307 	bic.w	r3, r3, #7
 8005ac8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681a      	ldr	r2, [r3, #0]
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	3304      	adds	r3, #4
 8005ad2:	4619      	mov	r1, r3
 8005ad4:	4610      	mov	r0, r2
 8005ad6:	f000 fbc1 	bl	800625c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	699b      	ldr	r3, [r3, #24]
 8005ae8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	6a1b      	ldr	r3, [r3, #32]
 8005af0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	697a      	ldr	r2, [r7, #20]
 8005af8:	4313      	orrs	r3, r2
 8005afa:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005afc:	693b      	ldr	r3, [r7, #16]
 8005afe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b02:	f023 0303 	bic.w	r3, r3, #3
 8005b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	689a      	ldr	r2, [r3, #8]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	699b      	ldr	r3, [r3, #24]
 8005b10:	021b      	lsls	r3, r3, #8
 8005b12:	4313      	orrs	r3, r2
 8005b14:	693a      	ldr	r2, [r7, #16]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005b1a:	693b      	ldr	r3, [r7, #16]
 8005b1c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005b20:	f023 030c 	bic.w	r3, r3, #12
 8005b24:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005b26:	693b      	ldr	r3, [r7, #16]
 8005b28:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005b2c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	68da      	ldr	r2, [r3, #12]
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	021b      	lsls	r3, r3, #8
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	693a      	ldr	r2, [r7, #16]
 8005b40:	4313      	orrs	r3, r2
 8005b42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	691b      	ldr	r3, [r3, #16]
 8005b48:	011a      	lsls	r2, r3, #4
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6a1b      	ldr	r3, [r3, #32]
 8005b4e:	031b      	lsls	r3, r3, #12
 8005b50:	4313      	orrs	r3, r2
 8005b52:	693a      	ldr	r2, [r7, #16]
 8005b54:	4313      	orrs	r3, r2
 8005b56:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8005b5e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8005b66:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	685a      	ldr	r2, [r3, #4]
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	695b      	ldr	r3, [r3, #20]
 8005b70:	011b      	lsls	r3, r3, #4
 8005b72:	4313      	orrs	r3, r2
 8005b74:	68fa      	ldr	r2, [r7, #12]
 8005b76:	4313      	orrs	r3, r2
 8005b78:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	693a      	ldr	r2, [r7, #16]
 8005b88:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	68fa      	ldr	r2, [r7, #12]
 8005b90:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	2201      	movs	r2, #1
 8005b96:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	2201      	movs	r2, #1
 8005ba6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2201      	movs	r2, #1
 8005bbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005bc2:	2300      	movs	r3, #0
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}

08005bcc <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b084      	sub	sp, #16
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
 8005bd4:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005bdc:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8005be4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005bec:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005bf4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005bf6:	683b      	ldr	r3, [r7, #0]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d110      	bne.n	8005c1e <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005bfc:	7bfb      	ldrb	r3, [r7, #15]
 8005bfe:	2b01      	cmp	r3, #1
 8005c00:	d102      	bne.n	8005c08 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c02:	7b7b      	ldrb	r3, [r7, #13]
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d001      	beq.n	8005c0c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e069      	b.n	8005ce0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2202      	movs	r2, #2
 8005c10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c1c:	e031      	b.n	8005c82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	2b04      	cmp	r3, #4
 8005c22:	d110      	bne.n	8005c46 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c24:	7bbb      	ldrb	r3, [r7, #14]
 8005c26:	2b01      	cmp	r3, #1
 8005c28:	d102      	bne.n	8005c30 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c2a:	7b3b      	ldrb	r3, [r7, #12]
 8005c2c:	2b01      	cmp	r3, #1
 8005c2e:	d001      	beq.n	8005c34 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005c30:	2301      	movs	r3, #1
 8005c32:	e055      	b.n	8005ce0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2202      	movs	r2, #2
 8005c38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2202      	movs	r2, #2
 8005c40:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c44:	e01d      	b.n	8005c82 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c46:	7bfb      	ldrb	r3, [r7, #15]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d108      	bne.n	8005c5e <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c4c:	7bbb      	ldrb	r3, [r7, #14]
 8005c4e:	2b01      	cmp	r3, #1
 8005c50:	d105      	bne.n	8005c5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005c52:	7b7b      	ldrb	r3, [r7, #13]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d102      	bne.n	8005c5e <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005c58:	7b3b      	ldrb	r3, [r7, #12]
 8005c5a:	2b01      	cmp	r3, #1
 8005c5c:	d001      	beq.n	8005c62 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005c5e:	2301      	movs	r3, #1
 8005c60:	e03e      	b.n	8005ce0 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	2202      	movs	r2, #2
 8005c66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2202      	movs	r2, #2
 8005c6e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2202      	movs	r2, #2
 8005c76:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2202      	movs	r2, #2
 8005c7e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d003      	beq.n	8005c90 <HAL_TIM_Encoder_Start+0xc4>
 8005c88:	683b      	ldr	r3, [r7, #0]
 8005c8a:	2b04      	cmp	r3, #4
 8005c8c:	d008      	beq.n	8005ca0 <HAL_TIM_Encoder_Start+0xd4>
 8005c8e:	e00f      	b.n	8005cb0 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	2201      	movs	r2, #1
 8005c96:	2100      	movs	r1, #0
 8005c98:	4618      	mov	r0, r3
 8005c9a:	f000 fd85 	bl	80067a8 <TIM_CCxChannelCmd>
      break;
 8005c9e:	e016      	b.n	8005cce <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	2104      	movs	r1, #4
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f000 fd7d 	bl	80067a8 <TIM_CCxChannelCmd>
      break;
 8005cae:	e00e      	b.n	8005cce <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	2100      	movs	r1, #0
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 fd75 	bl	80067a8 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	2104      	movs	r1, #4
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f000 fd6e 	bl	80067a8 <TIM_CCxChannelCmd>
      break;
 8005ccc:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681a      	ldr	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f042 0201 	orr.w	r2, r2, #1
 8005cdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}

08005ce8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ce8:	b580      	push	{r7, lr}
 8005cea:	b082      	sub	sp, #8
 8005cec:	af00      	add	r7, sp, #0
 8005cee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	691b      	ldr	r3, [r3, #16]
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d122      	bne.n	8005d44 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	f003 0302 	and.w	r3, r3, #2
 8005d08:	2b02      	cmp	r3, #2
 8005d0a:	d11b      	bne.n	8005d44 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f06f 0202 	mvn.w	r2, #2
 8005d14:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2201      	movs	r2, #1
 8005d1a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	699b      	ldr	r3, [r3, #24]
 8005d22:	f003 0303 	and.w	r3, r3, #3
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d003      	beq.n	8005d32 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d2a:	6878      	ldr	r0, [r7, #4]
 8005d2c:	f000 fa77 	bl	800621e <HAL_TIM_IC_CaptureCallback>
 8005d30:	e005      	b.n	8005d3e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d32:	6878      	ldr	r0, [r7, #4]
 8005d34:	f000 fa69 	bl	800620a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d38:	6878      	ldr	r0, [r7, #4]
 8005d3a:	f000 fa7a 	bl	8006232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2200      	movs	r2, #0
 8005d42:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	691b      	ldr	r3, [r3, #16]
 8005d4a:	f003 0304 	and.w	r3, r3, #4
 8005d4e:	2b04      	cmp	r3, #4
 8005d50:	d122      	bne.n	8005d98 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	68db      	ldr	r3, [r3, #12]
 8005d58:	f003 0304 	and.w	r3, r3, #4
 8005d5c:	2b04      	cmp	r3, #4
 8005d5e:	d11b      	bne.n	8005d98 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f06f 0204 	mvn.w	r2, #4
 8005d68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	2202      	movs	r2, #2
 8005d6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	699b      	ldr	r3, [r3, #24]
 8005d76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d003      	beq.n	8005d86 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 fa4d 	bl	800621e <HAL_TIM_IC_CaptureCallback>
 8005d84:	e005      	b.n	8005d92 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 fa3f 	bl	800620a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 fa50 	bl	8006232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2200      	movs	r2, #0
 8005d96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	691b      	ldr	r3, [r3, #16]
 8005d9e:	f003 0308 	and.w	r3, r3, #8
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d122      	bne.n	8005dec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	68db      	ldr	r3, [r3, #12]
 8005dac:	f003 0308 	and.w	r3, r3, #8
 8005db0:	2b08      	cmp	r3, #8
 8005db2:	d11b      	bne.n	8005dec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f06f 0208 	mvn.w	r2, #8
 8005dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2204      	movs	r2, #4
 8005dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f003 0303 	and.w	r3, r3, #3
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f000 fa23 	bl	800621e <HAL_TIM_IC_CaptureCallback>
 8005dd8:	e005      	b.n	8005de6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 fa15 	bl	800620a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de0:	6878      	ldr	r0, [r7, #4]
 8005de2:	f000 fa26 	bl	8006232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2200      	movs	r2, #0
 8005dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	691b      	ldr	r3, [r3, #16]
 8005df2:	f003 0310 	and.w	r3, r3, #16
 8005df6:	2b10      	cmp	r3, #16
 8005df8:	d122      	bne.n	8005e40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68db      	ldr	r3, [r3, #12]
 8005e00:	f003 0310 	and.w	r3, r3, #16
 8005e04:	2b10      	cmp	r3, #16
 8005e06:	d11b      	bne.n	8005e40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	f06f 0210 	mvn.w	r2, #16
 8005e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2208      	movs	r2, #8
 8005e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	69db      	ldr	r3, [r3, #28]
 8005e1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d003      	beq.n	8005e2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e26:	6878      	ldr	r0, [r7, #4]
 8005e28:	f000 f9f9 	bl	800621e <HAL_TIM_IC_CaptureCallback>
 8005e2c:	e005      	b.n	8005e3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	f000 f9eb 	bl	800620a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f000 f9fc 	bl	8006232 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	691b      	ldr	r3, [r3, #16]
 8005e46:	f003 0301 	and.w	r3, r3, #1
 8005e4a:	2b01      	cmp	r3, #1
 8005e4c:	d10e      	bne.n	8005e6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68db      	ldr	r3, [r3, #12]
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b01      	cmp	r3, #1
 8005e5a:	d107      	bne.n	8005e6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f06f 0201 	mvn.w	r2, #1
 8005e64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e66:	6878      	ldr	r0, [r7, #4]
 8005e68:	f7fb fbd2 	bl	8001610 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	691b      	ldr	r3, [r3, #16]
 8005e72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e76:	2b80      	cmp	r3, #128	; 0x80
 8005e78:	d10e      	bne.n	8005e98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	68db      	ldr	r3, [r3, #12]
 8005e80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e84:	2b80      	cmp	r3, #128	; 0x80
 8005e86:	d107      	bne.n	8005e98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005e90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	f000 fd26 	bl	80068e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	691b      	ldr	r3, [r3, #16]
 8005e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea2:	2b40      	cmp	r3, #64	; 0x40
 8005ea4:	d10e      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005eb0:	2b40      	cmp	r3, #64	; 0x40
 8005eb2:	d107      	bne.n	8005ec4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005ebc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ebe:	6878      	ldr	r0, [r7, #4]
 8005ec0:	f000 f9c1 	bl	8006246 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	691b      	ldr	r3, [r3, #16]
 8005eca:	f003 0320 	and.w	r3, r3, #32
 8005ece:	2b20      	cmp	r3, #32
 8005ed0:	d10e      	bne.n	8005ef0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	f003 0320 	and.w	r3, r3, #32
 8005edc:	2b20      	cmp	r3, #32
 8005ede:	d107      	bne.n	8005ef0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f06f 0220 	mvn.w	r2, #32
 8005ee8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005eea:	6878      	ldr	r0, [r7, #4]
 8005eec:	f000 fcf0 	bl	80068d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005ef0:	bf00      	nop
 8005ef2:	3708      	adds	r7, #8
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	bd80      	pop	{r7, pc}

08005ef8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b086      	sub	sp, #24
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	60b9      	str	r1, [r7, #8]
 8005f02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005f04:	2300      	movs	r3, #0
 8005f06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d101      	bne.n	8005f16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005f12:	2302      	movs	r3, #2
 8005f14:	e0ae      	b.n	8006074 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	2201      	movs	r2, #1
 8005f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	2b0c      	cmp	r3, #12
 8005f22:	f200 809f 	bhi.w	8006064 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005f26:	a201      	add	r2, pc, #4	; (adr r2, 8005f2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005f28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f2c:	08005f61 	.word	0x08005f61
 8005f30:	08006065 	.word	0x08006065
 8005f34:	08006065 	.word	0x08006065
 8005f38:	08006065 	.word	0x08006065
 8005f3c:	08005fa1 	.word	0x08005fa1
 8005f40:	08006065 	.word	0x08006065
 8005f44:	08006065 	.word	0x08006065
 8005f48:	08006065 	.word	0x08006065
 8005f4c:	08005fe3 	.word	0x08005fe3
 8005f50:	08006065 	.word	0x08006065
 8005f54:	08006065 	.word	0x08006065
 8005f58:	08006065 	.word	0x08006065
 8005f5c:	08006023 	.word	0x08006023
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68b9      	ldr	r1, [r7, #8]
 8005f66:	4618      	mov	r0, r3
 8005f68:	f000 f9f8 	bl	800635c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699a      	ldr	r2, [r3, #24]
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f042 0208 	orr.w	r2, r2, #8
 8005f7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	699a      	ldr	r2, [r3, #24]
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f022 0204 	bic.w	r2, r2, #4
 8005f8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	6999      	ldr	r1, [r3, #24]
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	691a      	ldr	r2, [r3, #16]
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	430a      	orrs	r2, r1
 8005f9c:	619a      	str	r2, [r3, #24]
      break;
 8005f9e:	e064      	b.n	800606a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005fa0:	68fb      	ldr	r3, [r7, #12]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	68b9      	ldr	r1, [r7, #8]
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fa3e 	bl	8006428 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	699a      	ldr	r2, [r3, #24]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005fba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	699a      	ldr	r2, [r3, #24]
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005fca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	6999      	ldr	r1, [r3, #24]
 8005fd2:	68bb      	ldr	r3, [r7, #8]
 8005fd4:	691b      	ldr	r3, [r3, #16]
 8005fd6:	021a      	lsls	r2, r3, #8
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	430a      	orrs	r2, r1
 8005fde:	619a      	str	r2, [r3, #24]
      break;
 8005fe0:	e043      	b.n	800606a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	68b9      	ldr	r1, [r7, #8]
 8005fe8:	4618      	mov	r0, r3
 8005fea:	f000 fa89 	bl	8006500 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	69da      	ldr	r2, [r3, #28]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f042 0208 	orr.w	r2, r2, #8
 8005ffc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	69da      	ldr	r2, [r3, #28]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f022 0204 	bic.w	r2, r2, #4
 800600c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	69d9      	ldr	r1, [r3, #28]
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	691a      	ldr	r2, [r3, #16]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	430a      	orrs	r2, r1
 800601e:	61da      	str	r2, [r3, #28]
      break;
 8006020:	e023      	b.n	800606a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	68b9      	ldr	r1, [r7, #8]
 8006028:	4618      	mov	r0, r3
 800602a:	f000 fad3 	bl	80065d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	69da      	ldr	r2, [r3, #28]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800603c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	69da      	ldr	r2, [r3, #28]
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800604c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	69d9      	ldr	r1, [r3, #28]
 8006054:	68bb      	ldr	r3, [r7, #8]
 8006056:	691b      	ldr	r3, [r3, #16]
 8006058:	021a      	lsls	r2, r3, #8
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	430a      	orrs	r2, r1
 8006060:	61da      	str	r2, [r3, #28]
      break;
 8006062:	e002      	b.n	800606a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	75fb      	strb	r3, [r7, #23]
      break;
 8006068:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	2200      	movs	r2, #0
 800606e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006072:	7dfb      	ldrb	r3, [r7, #23]
}
 8006074:	4618      	mov	r0, r3
 8006076:	3718      	adds	r7, #24
 8006078:	46bd      	mov	sp, r7
 800607a:	bd80      	pop	{r7, pc}

0800607c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800607c:	b580      	push	{r7, lr}
 800607e:	b084      	sub	sp, #16
 8006080:	af00      	add	r7, sp, #0
 8006082:	6078      	str	r0, [r7, #4]
 8006084:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006086:	2300      	movs	r3, #0
 8006088:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006090:	2b01      	cmp	r3, #1
 8006092:	d101      	bne.n	8006098 <HAL_TIM_ConfigClockSource+0x1c>
 8006094:	2302      	movs	r3, #2
 8006096:	e0b4      	b.n	8006202 <HAL_TIM_ConfigClockSource+0x186>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2201      	movs	r2, #1
 800609c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2202      	movs	r2, #2
 80060a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	689b      	ldr	r3, [r3, #8]
 80060ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80060b0:	68bb      	ldr	r3, [r7, #8]
 80060b2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80060b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060b8:	68bb      	ldr	r3, [r7, #8]
 80060ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68ba      	ldr	r2, [r7, #8]
 80060c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060d0:	d03e      	beq.n	8006150 <HAL_TIM_ConfigClockSource+0xd4>
 80060d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80060d6:	f200 8087 	bhi.w	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 80060da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060de:	f000 8086 	beq.w	80061ee <HAL_TIM_ConfigClockSource+0x172>
 80060e2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060e6:	d87f      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 80060e8:	2b70      	cmp	r3, #112	; 0x70
 80060ea:	d01a      	beq.n	8006122 <HAL_TIM_ConfigClockSource+0xa6>
 80060ec:	2b70      	cmp	r3, #112	; 0x70
 80060ee:	d87b      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 80060f0:	2b60      	cmp	r3, #96	; 0x60
 80060f2:	d050      	beq.n	8006196 <HAL_TIM_ConfigClockSource+0x11a>
 80060f4:	2b60      	cmp	r3, #96	; 0x60
 80060f6:	d877      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 80060f8:	2b50      	cmp	r3, #80	; 0x50
 80060fa:	d03c      	beq.n	8006176 <HAL_TIM_ConfigClockSource+0xfa>
 80060fc:	2b50      	cmp	r3, #80	; 0x50
 80060fe:	d873      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006100:	2b40      	cmp	r3, #64	; 0x40
 8006102:	d058      	beq.n	80061b6 <HAL_TIM_ConfigClockSource+0x13a>
 8006104:	2b40      	cmp	r3, #64	; 0x40
 8006106:	d86f      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006108:	2b30      	cmp	r3, #48	; 0x30
 800610a:	d064      	beq.n	80061d6 <HAL_TIM_ConfigClockSource+0x15a>
 800610c:	2b30      	cmp	r3, #48	; 0x30
 800610e:	d86b      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006110:	2b20      	cmp	r3, #32
 8006112:	d060      	beq.n	80061d6 <HAL_TIM_ConfigClockSource+0x15a>
 8006114:	2b20      	cmp	r3, #32
 8006116:	d867      	bhi.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006118:	2b00      	cmp	r3, #0
 800611a:	d05c      	beq.n	80061d6 <HAL_TIM_ConfigClockSource+0x15a>
 800611c:	2b10      	cmp	r3, #16
 800611e:	d05a      	beq.n	80061d6 <HAL_TIM_ConfigClockSource+0x15a>
 8006120:	e062      	b.n	80061e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6818      	ldr	r0, [r3, #0]
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	6899      	ldr	r1, [r3, #8]
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685a      	ldr	r2, [r3, #4]
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	f000 fb19 	bl	8006768 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	689b      	ldr	r3, [r3, #8]
 800613c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800613e:	68bb      	ldr	r3, [r7, #8]
 8006140:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006144:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	68ba      	ldr	r2, [r7, #8]
 800614c:	609a      	str	r2, [r3, #8]
      break;
 800614e:	e04f      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	6818      	ldr	r0, [r3, #0]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	6899      	ldr	r1, [r3, #8]
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	68db      	ldr	r3, [r3, #12]
 8006160:	f000 fb02 	bl	8006768 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	689a      	ldr	r2, [r3, #8]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006172:	609a      	str	r2, [r3, #8]
      break;
 8006174:	e03c      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	6818      	ldr	r0, [r3, #0]
 800617a:	683b      	ldr	r3, [r7, #0]
 800617c:	6859      	ldr	r1, [r3, #4]
 800617e:	683b      	ldr	r3, [r7, #0]
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	461a      	mov	r2, r3
 8006184:	f000 fa76 	bl	8006674 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2150      	movs	r1, #80	; 0x50
 800618e:	4618      	mov	r0, r3
 8006190:	f000 facf 	bl	8006732 <TIM_ITRx_SetConfig>
      break;
 8006194:	e02c      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6818      	ldr	r0, [r3, #0]
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	6859      	ldr	r1, [r3, #4]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	68db      	ldr	r3, [r3, #12]
 80061a2:	461a      	mov	r2, r3
 80061a4:	f000 fa95 	bl	80066d2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	2160      	movs	r1, #96	; 0x60
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fabf 	bl	8006732 <TIM_ITRx_SetConfig>
      break;
 80061b4:	e01c      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	6818      	ldr	r0, [r3, #0]
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	6859      	ldr	r1, [r3, #4]
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	461a      	mov	r2, r3
 80061c4:	f000 fa56 	bl	8006674 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	2140      	movs	r1, #64	; 0x40
 80061ce:	4618      	mov	r0, r3
 80061d0:	f000 faaf 	bl	8006732 <TIM_ITRx_SetConfig>
      break;
 80061d4:	e00c      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681a      	ldr	r2, [r3, #0]
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4619      	mov	r1, r3
 80061e0:	4610      	mov	r0, r2
 80061e2:	f000 faa6 	bl	8006732 <TIM_ITRx_SetConfig>
      break;
 80061e6:	e003      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80061e8:	2301      	movs	r3, #1
 80061ea:	73fb      	strb	r3, [r7, #15]
      break;
 80061ec:	e000      	b.n	80061f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80061ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2201      	movs	r2, #1
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006200:	7bfb      	ldrb	r3, [r7, #15]
}
 8006202:	4618      	mov	r0, r3
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}

0800620a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800620a:	b480      	push	{r7}
 800620c:	b083      	sub	sp, #12
 800620e:	af00      	add	r7, sp, #0
 8006210:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006212:	bf00      	nop
 8006214:	370c      	adds	r7, #12
 8006216:	46bd      	mov	sp, r7
 8006218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621c:	4770      	bx	lr

0800621e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800621e:	b480      	push	{r7}
 8006220:	b083      	sub	sp, #12
 8006222:	af00      	add	r7, sp, #0
 8006224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006226:	bf00      	nop
 8006228:	370c      	adds	r7, #12
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006232:	b480      	push	{r7}
 8006234:	b083      	sub	sp, #12
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800623a:	bf00      	nop
 800623c:	370c      	adds	r7, #12
 800623e:	46bd      	mov	sp, r7
 8006240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006244:	4770      	bx	lr

08006246 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006246:	b480      	push	{r7}
 8006248:	b083      	sub	sp, #12
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800624e:	bf00      	nop
 8006250:	370c      	adds	r7, #12
 8006252:	46bd      	mov	sp, r7
 8006254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006258:	4770      	bx	lr
	...

0800625c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800625c:	b480      	push	{r7}
 800625e:	b085      	sub	sp, #20
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
 8006264:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	4a34      	ldr	r2, [pc, #208]	; (8006340 <TIM_Base_SetConfig+0xe4>)
 8006270:	4293      	cmp	r3, r2
 8006272:	d00f      	beq.n	8006294 <TIM_Base_SetConfig+0x38>
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800627a:	d00b      	beq.n	8006294 <TIM_Base_SetConfig+0x38>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	4a31      	ldr	r2, [pc, #196]	; (8006344 <TIM_Base_SetConfig+0xe8>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d007      	beq.n	8006294 <TIM_Base_SetConfig+0x38>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	4a30      	ldr	r2, [pc, #192]	; (8006348 <TIM_Base_SetConfig+0xec>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d003      	beq.n	8006294 <TIM_Base_SetConfig+0x38>
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a2f      	ldr	r2, [pc, #188]	; (800634c <TIM_Base_SetConfig+0xf0>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d108      	bne.n	80062a6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800629a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	685b      	ldr	r3, [r3, #4]
 80062a0:	68fa      	ldr	r2, [r7, #12]
 80062a2:	4313      	orrs	r3, r2
 80062a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	4a25      	ldr	r2, [pc, #148]	; (8006340 <TIM_Base_SetConfig+0xe4>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d01b      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80062b4:	d017      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a22      	ldr	r2, [pc, #136]	; (8006344 <TIM_Base_SetConfig+0xe8>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d013      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a21      	ldr	r2, [pc, #132]	; (8006348 <TIM_Base_SetConfig+0xec>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d00f      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a20      	ldr	r2, [pc, #128]	; (800634c <TIM_Base_SetConfig+0xf0>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d00b      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a1f      	ldr	r2, [pc, #124]	; (8006350 <TIM_Base_SetConfig+0xf4>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d007      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a1e      	ldr	r2, [pc, #120]	; (8006354 <TIM_Base_SetConfig+0xf8>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d003      	beq.n	80062e6 <TIM_Base_SetConfig+0x8a>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a1d      	ldr	r2, [pc, #116]	; (8006358 <TIM_Base_SetConfig+0xfc>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d108      	bne.n	80062f8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062ec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	68db      	ldr	r3, [r3, #12]
 80062f2:	68fa      	ldr	r2, [r7, #12]
 80062f4:	4313      	orrs	r3, r2
 80062f6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	695b      	ldr	r3, [r3, #20]
 8006302:	4313      	orrs	r3, r2
 8006304:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	68fa      	ldr	r2, [r7, #12]
 800630a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800630c:	683b      	ldr	r3, [r7, #0]
 800630e:	689a      	ldr	r2, [r3, #8]
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	4a08      	ldr	r2, [pc, #32]	; (8006340 <TIM_Base_SetConfig+0xe4>)
 8006320:	4293      	cmp	r3, r2
 8006322:	d103      	bne.n	800632c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	691a      	ldr	r2, [r3, #16]
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2201      	movs	r2, #1
 8006330:	615a      	str	r2, [r3, #20]
}
 8006332:	bf00      	nop
 8006334:	3714      	adds	r7, #20
 8006336:	46bd      	mov	sp, r7
 8006338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633c:	4770      	bx	lr
 800633e:	bf00      	nop
 8006340:	40010000 	.word	0x40010000
 8006344:	40000400 	.word	0x40000400
 8006348:	40000800 	.word	0x40000800
 800634c:	40000c00 	.word	0x40000c00
 8006350:	40014000 	.word	0x40014000
 8006354:	40014400 	.word	0x40014400
 8006358:	40014800 	.word	0x40014800

0800635c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800635c:	b480      	push	{r7}
 800635e:	b087      	sub	sp, #28
 8006360:	af00      	add	r7, sp, #0
 8006362:	6078      	str	r0, [r7, #4]
 8006364:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6a1b      	ldr	r3, [r3, #32]
 800636a:	f023 0201 	bic.w	r2, r3, #1
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	6a1b      	ldr	r3, [r3, #32]
 8006376:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	685b      	ldr	r3, [r3, #4]
 800637c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	699b      	ldr	r3, [r3, #24]
 8006382:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800638a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	f023 0303 	bic.w	r3, r3, #3
 8006392:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	68fa      	ldr	r2, [r7, #12]
 800639a:	4313      	orrs	r3, r2
 800639c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800639e:	697b      	ldr	r3, [r7, #20]
 80063a0:	f023 0302 	bic.w	r3, r3, #2
 80063a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	689b      	ldr	r3, [r3, #8]
 80063aa:	697a      	ldr	r2, [r7, #20]
 80063ac:	4313      	orrs	r3, r2
 80063ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a1c      	ldr	r2, [pc, #112]	; (8006424 <TIM_OC1_SetConfig+0xc8>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d10c      	bne.n	80063d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80063b8:	697b      	ldr	r3, [r7, #20]
 80063ba:	f023 0308 	bic.w	r3, r3, #8
 80063be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	697a      	ldr	r2, [r7, #20]
 80063c6:	4313      	orrs	r3, r2
 80063c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	f023 0304 	bic.w	r3, r3, #4
 80063d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	4a13      	ldr	r2, [pc, #76]	; (8006424 <TIM_OC1_SetConfig+0xc8>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d111      	bne.n	80063fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80063e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063ea:	683b      	ldr	r3, [r7, #0]
 80063ec:	695b      	ldr	r3, [r3, #20]
 80063ee:	693a      	ldr	r2, [r7, #16]
 80063f0:	4313      	orrs	r3, r2
 80063f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	699b      	ldr	r3, [r3, #24]
 80063f8:	693a      	ldr	r2, [r7, #16]
 80063fa:	4313      	orrs	r3, r2
 80063fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	693a      	ldr	r2, [r7, #16]
 8006402:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	68fa      	ldr	r2, [r7, #12]
 8006408:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	685a      	ldr	r2, [r3, #4]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	697a      	ldr	r2, [r7, #20]
 8006416:	621a      	str	r2, [r3, #32]
}
 8006418:	bf00      	nop
 800641a:	371c      	adds	r7, #28
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr
 8006424:	40010000 	.word	0x40010000

08006428 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006428:	b480      	push	{r7}
 800642a:	b087      	sub	sp, #28
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	6a1b      	ldr	r3, [r3, #32]
 8006436:	f023 0210 	bic.w	r2, r3, #16
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6a1b      	ldr	r3, [r3, #32]
 8006442:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	699b      	ldr	r3, [r3, #24]
 800644e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800645e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	021b      	lsls	r3, r3, #8
 8006466:	68fa      	ldr	r2, [r7, #12]
 8006468:	4313      	orrs	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	f023 0320 	bic.w	r3, r3, #32
 8006472:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	011b      	lsls	r3, r3, #4
 800647a:	697a      	ldr	r2, [r7, #20]
 800647c:	4313      	orrs	r3, r2
 800647e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a1e      	ldr	r2, [pc, #120]	; (80064fc <TIM_OC2_SetConfig+0xd4>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d10d      	bne.n	80064a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800648e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	68db      	ldr	r3, [r3, #12]
 8006494:	011b      	lsls	r3, r3, #4
 8006496:	697a      	ldr	r2, [r7, #20]
 8006498:	4313      	orrs	r3, r2
 800649a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800649c:	697b      	ldr	r3, [r7, #20]
 800649e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80064a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a15      	ldr	r2, [pc, #84]	; (80064fc <TIM_OC2_SetConfig+0xd4>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d113      	bne.n	80064d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80064b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80064ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	621a      	str	r2, [r3, #32]
}
 80064ee:	bf00      	nop
 80064f0:	371c      	adds	r7, #28
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	40010000 	.word	0x40010000

08006500 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006500:	b480      	push	{r7}
 8006502:	b087      	sub	sp, #28
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
 8006508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a1b      	ldr	r3, [r3, #32]
 800650e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6a1b      	ldr	r3, [r3, #32]
 800651a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	69db      	ldr	r3, [r3, #28]
 8006526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800652e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0303 	bic.w	r3, r3, #3
 8006536:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006538:	683b      	ldr	r3, [r7, #0]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	68fa      	ldr	r2, [r7, #12]
 800653e:	4313      	orrs	r3, r2
 8006540:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006548:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	021b      	lsls	r3, r3, #8
 8006550:	697a      	ldr	r2, [r7, #20]
 8006552:	4313      	orrs	r3, r2
 8006554:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	4a1d      	ldr	r2, [pc, #116]	; (80065d0 <TIM_OC3_SetConfig+0xd0>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d10d      	bne.n	800657a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800655e:	697b      	ldr	r3, [r7, #20]
 8006560:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006564:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	021b      	lsls	r3, r3, #8
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006578:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a14      	ldr	r2, [pc, #80]	; (80065d0 <TIM_OC3_SetConfig+0xd0>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d113      	bne.n	80065aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006588:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006590:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	011b      	lsls	r3, r3, #4
 8006598:	693a      	ldr	r2, [r7, #16]
 800659a:	4313      	orrs	r3, r2
 800659c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	699b      	ldr	r3, [r3, #24]
 80065a2:	011b      	lsls	r3, r3, #4
 80065a4:	693a      	ldr	r2, [r7, #16]
 80065a6:	4313      	orrs	r3, r2
 80065a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	68fa      	ldr	r2, [r7, #12]
 80065b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	685a      	ldr	r2, [r3, #4]
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	697a      	ldr	r2, [r7, #20]
 80065c2:	621a      	str	r2, [r3, #32]
}
 80065c4:	bf00      	nop
 80065c6:	371c      	adds	r7, #28
 80065c8:	46bd      	mov	sp, r7
 80065ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ce:	4770      	bx	lr
 80065d0:	40010000 	.word	0x40010000

080065d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6a1b      	ldr	r3, [r3, #32]
 80065e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6a1b      	ldr	r3, [r3, #32]
 80065ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	685b      	ldr	r3, [r3, #4]
 80065f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006602:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800660a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800660c:	683b      	ldr	r3, [r7, #0]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	021b      	lsls	r3, r3, #8
 8006612:	68fa      	ldr	r2, [r7, #12]
 8006614:	4313      	orrs	r3, r2
 8006616:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800661e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	689b      	ldr	r3, [r3, #8]
 8006624:	031b      	lsls	r3, r3, #12
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	4313      	orrs	r3, r2
 800662a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a10      	ldr	r2, [pc, #64]	; (8006670 <TIM_OC4_SetConfig+0x9c>)
 8006630:	4293      	cmp	r3, r2
 8006632:	d109      	bne.n	8006648 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006634:	697b      	ldr	r3, [r7, #20]
 8006636:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800663a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	695b      	ldr	r3, [r3, #20]
 8006640:	019b      	lsls	r3, r3, #6
 8006642:	697a      	ldr	r2, [r7, #20]
 8006644:	4313      	orrs	r3, r2
 8006646:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	697a      	ldr	r2, [r7, #20]
 800664c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	68fa      	ldr	r2, [r7, #12]
 8006652:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	693a      	ldr	r2, [r7, #16]
 8006660:	621a      	str	r2, [r3, #32]
}
 8006662:	bf00      	nop
 8006664:	371c      	adds	r7, #28
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40010000 	.word	0x40010000

08006674 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006674:	b480      	push	{r7}
 8006676:	b087      	sub	sp, #28
 8006678:	af00      	add	r7, sp, #0
 800667a:	60f8      	str	r0, [r7, #12]
 800667c:	60b9      	str	r1, [r7, #8]
 800667e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	6a1b      	ldr	r3, [r3, #32]
 8006684:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	6a1b      	ldr	r3, [r3, #32]
 800668a:	f023 0201 	bic.w	r2, r3, #1
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006692:	68fb      	ldr	r3, [r7, #12]
 8006694:	699b      	ldr	r3, [r3, #24]
 8006696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800669e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	011b      	lsls	r3, r3, #4
 80066a4:	693a      	ldr	r2, [r7, #16]
 80066a6:	4313      	orrs	r3, r2
 80066a8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066aa:	697b      	ldr	r3, [r7, #20]
 80066ac:	f023 030a 	bic.w	r3, r3, #10
 80066b0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066b2:	697a      	ldr	r2, [r7, #20]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	4313      	orrs	r3, r2
 80066b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	693a      	ldr	r2, [r7, #16]
 80066be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066c0:	68fb      	ldr	r3, [r7, #12]
 80066c2:	697a      	ldr	r2, [r7, #20]
 80066c4:	621a      	str	r2, [r3, #32]
}
 80066c6:	bf00      	nop
 80066c8:	371c      	adds	r7, #28
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr

080066d2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b087      	sub	sp, #28
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	60f8      	str	r0, [r7, #12]
 80066da:	60b9      	str	r1, [r7, #8]
 80066dc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	f023 0210 	bic.w	r2, r3, #16
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066ea:	68fb      	ldr	r3, [r7, #12]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6a1b      	ldr	r3, [r3, #32]
 80066f4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80066f6:	697b      	ldr	r3, [r7, #20]
 80066f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80066fc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	031b      	lsls	r3, r3, #12
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	4313      	orrs	r3, r2
 8006706:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800670e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	011b      	lsls	r3, r3, #4
 8006714:	693a      	ldr	r2, [r7, #16]
 8006716:	4313      	orrs	r3, r2
 8006718:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	697a      	ldr	r2, [r7, #20]
 800671e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	621a      	str	r2, [r3, #32]
}
 8006726:	bf00      	nop
 8006728:	371c      	adds	r7, #28
 800672a:	46bd      	mov	sp, r7
 800672c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006730:	4770      	bx	lr

08006732 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006732:	b480      	push	{r7}
 8006734:	b085      	sub	sp, #20
 8006736:	af00      	add	r7, sp, #0
 8006738:	6078      	str	r0, [r7, #4]
 800673a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	689b      	ldr	r3, [r3, #8]
 8006740:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006748:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800674a:	683a      	ldr	r2, [r7, #0]
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	4313      	orrs	r3, r2
 8006750:	f043 0307 	orr.w	r3, r3, #7
 8006754:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	68fa      	ldr	r2, [r7, #12]
 800675a:	609a      	str	r2, [r3, #8]
}
 800675c:	bf00      	nop
 800675e:	3714      	adds	r7, #20
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr

08006768 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006768:	b480      	push	{r7}
 800676a:	b087      	sub	sp, #28
 800676c:	af00      	add	r7, sp, #0
 800676e:	60f8      	str	r0, [r7, #12]
 8006770:	60b9      	str	r1, [r7, #8]
 8006772:	607a      	str	r2, [r7, #4]
 8006774:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800677c:	697b      	ldr	r3, [r7, #20]
 800677e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006782:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	021a      	lsls	r2, r3, #8
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	431a      	orrs	r2, r3
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	4313      	orrs	r3, r2
 8006790:	697a      	ldr	r2, [r7, #20]
 8006792:	4313      	orrs	r3, r2
 8006794:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	697a      	ldr	r2, [r7, #20]
 800679a:	609a      	str	r2, [r3, #8]
}
 800679c:	bf00      	nop
 800679e:	371c      	adds	r7, #28
 80067a0:	46bd      	mov	sp, r7
 80067a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a6:	4770      	bx	lr

080067a8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067a8:	b480      	push	{r7}
 80067aa:	b087      	sub	sp, #28
 80067ac:	af00      	add	r7, sp, #0
 80067ae:	60f8      	str	r0, [r7, #12]
 80067b0:	60b9      	str	r1, [r7, #8]
 80067b2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	f003 031f 	and.w	r3, r3, #31
 80067ba:	2201      	movs	r2, #1
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6a1a      	ldr	r2, [r3, #32]
 80067c6:	697b      	ldr	r3, [r7, #20]
 80067c8:	43db      	mvns	r3, r3
 80067ca:	401a      	ands	r2, r3
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	6a1a      	ldr	r2, [r3, #32]
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	f003 031f 	and.w	r3, r3, #31
 80067da:	6879      	ldr	r1, [r7, #4]
 80067dc:	fa01 f303 	lsl.w	r3, r1, r3
 80067e0:	431a      	orrs	r2, r3
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	621a      	str	r2, [r3, #32]
}
 80067e6:	bf00      	nop
 80067e8:	371c      	adds	r7, #28
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
	...

080067f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80067f4:	b480      	push	{r7}
 80067f6:	b085      	sub	sp, #20
 80067f8:	af00      	add	r7, sp, #0
 80067fa:	6078      	str	r0, [r7, #4]
 80067fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006804:	2b01      	cmp	r3, #1
 8006806:	d101      	bne.n	800680c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006808:	2302      	movs	r3, #2
 800680a:	e050      	b.n	80068ae <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2201      	movs	r2, #1
 8006810:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2202      	movs	r2, #2
 8006818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	685b      	ldr	r3, [r3, #4]
 8006822:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	689b      	ldr	r3, [r3, #8]
 800682a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006832:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006834:	683b      	ldr	r3, [r7, #0]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	68fa      	ldr	r2, [r7, #12]
 800683a:	4313      	orrs	r3, r2
 800683c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	68fa      	ldr	r2, [r7, #12]
 8006844:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	4a1c      	ldr	r2, [pc, #112]	; (80068bc <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800684c:	4293      	cmp	r3, r2
 800684e:	d018      	beq.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006858:	d013      	beq.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a18      	ldr	r2, [pc, #96]	; (80068c0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d00e      	beq.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	4a16      	ldr	r2, [pc, #88]	; (80068c4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800686a:	4293      	cmp	r3, r2
 800686c:	d009      	beq.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a15      	ldr	r2, [pc, #84]	; (80068c8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006874:	4293      	cmp	r3, r2
 8006876:	d004      	beq.n	8006882 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	4a13      	ldr	r2, [pc, #76]	; (80068cc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800687e:	4293      	cmp	r3, r2
 8006880:	d10c      	bne.n	800689c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006882:	68bb      	ldr	r3, [r7, #8]
 8006884:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006888:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	68ba      	ldr	r2, [r7, #8]
 8006890:	4313      	orrs	r3, r2
 8006892:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	68ba      	ldr	r2, [r7, #8]
 800689a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80068ac:	2300      	movs	r3, #0
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3714      	adds	r7, #20
 80068b2:	46bd      	mov	sp, r7
 80068b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b8:	4770      	bx	lr
 80068ba:	bf00      	nop
 80068bc:	40010000 	.word	0x40010000
 80068c0:	40000400 	.word	0x40000400
 80068c4:	40000800 	.word	0x40000800
 80068c8:	40000c00 	.word	0x40000c00
 80068cc:	40014000 	.word	0x40014000

080068d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80068d0:	b480      	push	{r7}
 80068d2:	b083      	sub	sp, #12
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80068d8:	bf00      	nop
 80068da:	370c      	adds	r7, #12
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b083      	sub	sp, #12
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80068ec:	bf00      	nop
 80068ee:	370c      	adds	r7, #12
 80068f0:	46bd      	mov	sp, r7
 80068f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f6:	4770      	bx	lr

080068f8 <__errno>:
 80068f8:	4b01      	ldr	r3, [pc, #4]	; (8006900 <__errno+0x8>)
 80068fa:	6818      	ldr	r0, [r3, #0]
 80068fc:	4770      	bx	lr
 80068fe:	bf00      	nop
 8006900:	20000024 	.word	0x20000024

08006904 <__libc_init_array>:
 8006904:	b570      	push	{r4, r5, r6, lr}
 8006906:	4d0d      	ldr	r5, [pc, #52]	; (800693c <__libc_init_array+0x38>)
 8006908:	4c0d      	ldr	r4, [pc, #52]	; (8006940 <__libc_init_array+0x3c>)
 800690a:	1b64      	subs	r4, r4, r5
 800690c:	10a4      	asrs	r4, r4, #2
 800690e:	2600      	movs	r6, #0
 8006910:	42a6      	cmp	r6, r4
 8006912:	d109      	bne.n	8006928 <__libc_init_array+0x24>
 8006914:	4d0b      	ldr	r5, [pc, #44]	; (8006944 <__libc_init_array+0x40>)
 8006916:	4c0c      	ldr	r4, [pc, #48]	; (8006948 <__libc_init_array+0x44>)
 8006918:	f000 fcc2 	bl	80072a0 <_init>
 800691c:	1b64      	subs	r4, r4, r5
 800691e:	10a4      	asrs	r4, r4, #2
 8006920:	2600      	movs	r6, #0
 8006922:	42a6      	cmp	r6, r4
 8006924:	d105      	bne.n	8006932 <__libc_init_array+0x2e>
 8006926:	bd70      	pop	{r4, r5, r6, pc}
 8006928:	f855 3b04 	ldr.w	r3, [r5], #4
 800692c:	4798      	blx	r3
 800692e:	3601      	adds	r6, #1
 8006930:	e7ee      	b.n	8006910 <__libc_init_array+0xc>
 8006932:	f855 3b04 	ldr.w	r3, [r5], #4
 8006936:	4798      	blx	r3
 8006938:	3601      	adds	r6, #1
 800693a:	e7f2      	b.n	8006922 <__libc_init_array+0x1e>
 800693c:	08007b7c 	.word	0x08007b7c
 8006940:	08007b7c 	.word	0x08007b7c
 8006944:	08007b7c 	.word	0x08007b7c
 8006948:	08007b80 	.word	0x08007b80

0800694c <memcpy>:
 800694c:	440a      	add	r2, r1
 800694e:	4291      	cmp	r1, r2
 8006950:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006954:	d100      	bne.n	8006958 <memcpy+0xc>
 8006956:	4770      	bx	lr
 8006958:	b510      	push	{r4, lr}
 800695a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800695e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006962:	4291      	cmp	r1, r2
 8006964:	d1f9      	bne.n	800695a <memcpy+0xe>
 8006966:	bd10      	pop	{r4, pc}

08006968 <memset>:
 8006968:	4402      	add	r2, r0
 800696a:	4603      	mov	r3, r0
 800696c:	4293      	cmp	r3, r2
 800696e:	d100      	bne.n	8006972 <memset+0xa>
 8006970:	4770      	bx	lr
 8006972:	f803 1b01 	strb.w	r1, [r3], #1
 8006976:	e7f9      	b.n	800696c <memset+0x4>

08006978 <sniprintf>:
 8006978:	b40c      	push	{r2, r3}
 800697a:	b530      	push	{r4, r5, lr}
 800697c:	4b17      	ldr	r3, [pc, #92]	; (80069dc <sniprintf+0x64>)
 800697e:	1e0c      	subs	r4, r1, #0
 8006980:	681d      	ldr	r5, [r3, #0]
 8006982:	b09d      	sub	sp, #116	; 0x74
 8006984:	da08      	bge.n	8006998 <sniprintf+0x20>
 8006986:	238b      	movs	r3, #139	; 0x8b
 8006988:	602b      	str	r3, [r5, #0]
 800698a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800698e:	b01d      	add	sp, #116	; 0x74
 8006990:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006994:	b002      	add	sp, #8
 8006996:	4770      	bx	lr
 8006998:	f44f 7302 	mov.w	r3, #520	; 0x208
 800699c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80069a0:	bf14      	ite	ne
 80069a2:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80069a6:	4623      	moveq	r3, r4
 80069a8:	9304      	str	r3, [sp, #16]
 80069aa:	9307      	str	r3, [sp, #28]
 80069ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80069b0:	9002      	str	r0, [sp, #8]
 80069b2:	9006      	str	r0, [sp, #24]
 80069b4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80069b8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80069ba:	ab21      	add	r3, sp, #132	; 0x84
 80069bc:	a902      	add	r1, sp, #8
 80069be:	4628      	mov	r0, r5
 80069c0:	9301      	str	r3, [sp, #4]
 80069c2:	f000 f889 	bl	8006ad8 <_svfiprintf_r>
 80069c6:	1c43      	adds	r3, r0, #1
 80069c8:	bfbc      	itt	lt
 80069ca:	238b      	movlt	r3, #139	; 0x8b
 80069cc:	602b      	strlt	r3, [r5, #0]
 80069ce:	2c00      	cmp	r4, #0
 80069d0:	d0dd      	beq.n	800698e <sniprintf+0x16>
 80069d2:	9b02      	ldr	r3, [sp, #8]
 80069d4:	2200      	movs	r2, #0
 80069d6:	701a      	strb	r2, [r3, #0]
 80069d8:	e7d9      	b.n	800698e <sniprintf+0x16>
 80069da:	bf00      	nop
 80069dc:	20000024 	.word	0x20000024

080069e0 <siprintf>:
 80069e0:	b40e      	push	{r1, r2, r3}
 80069e2:	b500      	push	{lr}
 80069e4:	b09c      	sub	sp, #112	; 0x70
 80069e6:	ab1d      	add	r3, sp, #116	; 0x74
 80069e8:	9002      	str	r0, [sp, #8]
 80069ea:	9006      	str	r0, [sp, #24]
 80069ec:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80069f0:	4809      	ldr	r0, [pc, #36]	; (8006a18 <siprintf+0x38>)
 80069f2:	9107      	str	r1, [sp, #28]
 80069f4:	9104      	str	r1, [sp, #16]
 80069f6:	4909      	ldr	r1, [pc, #36]	; (8006a1c <siprintf+0x3c>)
 80069f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80069fc:	9105      	str	r1, [sp, #20]
 80069fe:	6800      	ldr	r0, [r0, #0]
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	a902      	add	r1, sp, #8
 8006a04:	f000 f868 	bl	8006ad8 <_svfiprintf_r>
 8006a08:	9b02      	ldr	r3, [sp, #8]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	701a      	strb	r2, [r3, #0]
 8006a0e:	b01c      	add	sp, #112	; 0x70
 8006a10:	f85d eb04 	ldr.w	lr, [sp], #4
 8006a14:	b003      	add	sp, #12
 8006a16:	4770      	bx	lr
 8006a18:	20000024 	.word	0x20000024
 8006a1c:	ffff0208 	.word	0xffff0208

08006a20 <__ssputs_r>:
 8006a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a24:	688e      	ldr	r6, [r1, #8]
 8006a26:	429e      	cmp	r6, r3
 8006a28:	4682      	mov	sl, r0
 8006a2a:	460c      	mov	r4, r1
 8006a2c:	4690      	mov	r8, r2
 8006a2e:	461f      	mov	r7, r3
 8006a30:	d838      	bhi.n	8006aa4 <__ssputs_r+0x84>
 8006a32:	898a      	ldrh	r2, [r1, #12]
 8006a34:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006a38:	d032      	beq.n	8006aa0 <__ssputs_r+0x80>
 8006a3a:	6825      	ldr	r5, [r4, #0]
 8006a3c:	6909      	ldr	r1, [r1, #16]
 8006a3e:	eba5 0901 	sub.w	r9, r5, r1
 8006a42:	6965      	ldr	r5, [r4, #20]
 8006a44:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006a48:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006a4c:	3301      	adds	r3, #1
 8006a4e:	444b      	add	r3, r9
 8006a50:	106d      	asrs	r5, r5, #1
 8006a52:	429d      	cmp	r5, r3
 8006a54:	bf38      	it	cc
 8006a56:	461d      	movcc	r5, r3
 8006a58:	0553      	lsls	r3, r2, #21
 8006a5a:	d531      	bpl.n	8006ac0 <__ssputs_r+0xa0>
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	f000 fb55 	bl	800710c <_malloc_r>
 8006a62:	4606      	mov	r6, r0
 8006a64:	b950      	cbnz	r0, 8006a7c <__ssputs_r+0x5c>
 8006a66:	230c      	movs	r3, #12
 8006a68:	f8ca 3000 	str.w	r3, [sl]
 8006a6c:	89a3      	ldrh	r3, [r4, #12]
 8006a6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a72:	81a3      	strh	r3, [r4, #12]
 8006a74:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a7c:	6921      	ldr	r1, [r4, #16]
 8006a7e:	464a      	mov	r2, r9
 8006a80:	f7ff ff64 	bl	800694c <memcpy>
 8006a84:	89a3      	ldrh	r3, [r4, #12]
 8006a86:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a8e:	81a3      	strh	r3, [r4, #12]
 8006a90:	6126      	str	r6, [r4, #16]
 8006a92:	6165      	str	r5, [r4, #20]
 8006a94:	444e      	add	r6, r9
 8006a96:	eba5 0509 	sub.w	r5, r5, r9
 8006a9a:	6026      	str	r6, [r4, #0]
 8006a9c:	60a5      	str	r5, [r4, #8]
 8006a9e:	463e      	mov	r6, r7
 8006aa0:	42be      	cmp	r6, r7
 8006aa2:	d900      	bls.n	8006aa6 <__ssputs_r+0x86>
 8006aa4:	463e      	mov	r6, r7
 8006aa6:	6820      	ldr	r0, [r4, #0]
 8006aa8:	4632      	mov	r2, r6
 8006aaa:	4641      	mov	r1, r8
 8006aac:	f000 faa8 	bl	8007000 <memmove>
 8006ab0:	68a3      	ldr	r3, [r4, #8]
 8006ab2:	1b9b      	subs	r3, r3, r6
 8006ab4:	60a3      	str	r3, [r4, #8]
 8006ab6:	6823      	ldr	r3, [r4, #0]
 8006ab8:	4433      	add	r3, r6
 8006aba:	6023      	str	r3, [r4, #0]
 8006abc:	2000      	movs	r0, #0
 8006abe:	e7db      	b.n	8006a78 <__ssputs_r+0x58>
 8006ac0:	462a      	mov	r2, r5
 8006ac2:	f000 fb97 	bl	80071f4 <_realloc_r>
 8006ac6:	4606      	mov	r6, r0
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d1e1      	bne.n	8006a90 <__ssputs_r+0x70>
 8006acc:	6921      	ldr	r1, [r4, #16]
 8006ace:	4650      	mov	r0, sl
 8006ad0:	f000 fab0 	bl	8007034 <_free_r>
 8006ad4:	e7c7      	b.n	8006a66 <__ssputs_r+0x46>
	...

08006ad8 <_svfiprintf_r>:
 8006ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006adc:	4698      	mov	r8, r3
 8006ade:	898b      	ldrh	r3, [r1, #12]
 8006ae0:	061b      	lsls	r3, r3, #24
 8006ae2:	b09d      	sub	sp, #116	; 0x74
 8006ae4:	4607      	mov	r7, r0
 8006ae6:	460d      	mov	r5, r1
 8006ae8:	4614      	mov	r4, r2
 8006aea:	d50e      	bpl.n	8006b0a <_svfiprintf_r+0x32>
 8006aec:	690b      	ldr	r3, [r1, #16]
 8006aee:	b963      	cbnz	r3, 8006b0a <_svfiprintf_r+0x32>
 8006af0:	2140      	movs	r1, #64	; 0x40
 8006af2:	f000 fb0b 	bl	800710c <_malloc_r>
 8006af6:	6028      	str	r0, [r5, #0]
 8006af8:	6128      	str	r0, [r5, #16]
 8006afa:	b920      	cbnz	r0, 8006b06 <_svfiprintf_r+0x2e>
 8006afc:	230c      	movs	r3, #12
 8006afe:	603b      	str	r3, [r7, #0]
 8006b00:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b04:	e0d1      	b.n	8006caa <_svfiprintf_r+0x1d2>
 8006b06:	2340      	movs	r3, #64	; 0x40
 8006b08:	616b      	str	r3, [r5, #20]
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8006b0e:	2320      	movs	r3, #32
 8006b10:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b14:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b18:	2330      	movs	r3, #48	; 0x30
 8006b1a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006cc4 <_svfiprintf_r+0x1ec>
 8006b1e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b22:	f04f 0901 	mov.w	r9, #1
 8006b26:	4623      	mov	r3, r4
 8006b28:	469a      	mov	sl, r3
 8006b2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b2e:	b10a      	cbz	r2, 8006b34 <_svfiprintf_r+0x5c>
 8006b30:	2a25      	cmp	r2, #37	; 0x25
 8006b32:	d1f9      	bne.n	8006b28 <_svfiprintf_r+0x50>
 8006b34:	ebba 0b04 	subs.w	fp, sl, r4
 8006b38:	d00b      	beq.n	8006b52 <_svfiprintf_r+0x7a>
 8006b3a:	465b      	mov	r3, fp
 8006b3c:	4622      	mov	r2, r4
 8006b3e:	4629      	mov	r1, r5
 8006b40:	4638      	mov	r0, r7
 8006b42:	f7ff ff6d 	bl	8006a20 <__ssputs_r>
 8006b46:	3001      	adds	r0, #1
 8006b48:	f000 80aa 	beq.w	8006ca0 <_svfiprintf_r+0x1c8>
 8006b4c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b4e:	445a      	add	r2, fp
 8006b50:	9209      	str	r2, [sp, #36]	; 0x24
 8006b52:	f89a 3000 	ldrb.w	r3, [sl]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f000 80a2 	beq.w	8006ca0 <_svfiprintf_r+0x1c8>
 8006b5c:	2300      	movs	r3, #0
 8006b5e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b66:	f10a 0a01 	add.w	sl, sl, #1
 8006b6a:	9304      	str	r3, [sp, #16]
 8006b6c:	9307      	str	r3, [sp, #28]
 8006b6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b72:	931a      	str	r3, [sp, #104]	; 0x68
 8006b74:	4654      	mov	r4, sl
 8006b76:	2205      	movs	r2, #5
 8006b78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b7c:	4851      	ldr	r0, [pc, #324]	; (8006cc4 <_svfiprintf_r+0x1ec>)
 8006b7e:	f7f9 fb2f 	bl	80001e0 <memchr>
 8006b82:	9a04      	ldr	r2, [sp, #16]
 8006b84:	b9d8      	cbnz	r0, 8006bbe <_svfiprintf_r+0xe6>
 8006b86:	06d0      	lsls	r0, r2, #27
 8006b88:	bf44      	itt	mi
 8006b8a:	2320      	movmi	r3, #32
 8006b8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b90:	0711      	lsls	r1, r2, #28
 8006b92:	bf44      	itt	mi
 8006b94:	232b      	movmi	r3, #43	; 0x2b
 8006b96:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b9a:	f89a 3000 	ldrb.w	r3, [sl]
 8006b9e:	2b2a      	cmp	r3, #42	; 0x2a
 8006ba0:	d015      	beq.n	8006bce <_svfiprintf_r+0xf6>
 8006ba2:	9a07      	ldr	r2, [sp, #28]
 8006ba4:	4654      	mov	r4, sl
 8006ba6:	2000      	movs	r0, #0
 8006ba8:	f04f 0c0a 	mov.w	ip, #10
 8006bac:	4621      	mov	r1, r4
 8006bae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bb2:	3b30      	subs	r3, #48	; 0x30
 8006bb4:	2b09      	cmp	r3, #9
 8006bb6:	d94e      	bls.n	8006c56 <_svfiprintf_r+0x17e>
 8006bb8:	b1b0      	cbz	r0, 8006be8 <_svfiprintf_r+0x110>
 8006bba:	9207      	str	r2, [sp, #28]
 8006bbc:	e014      	b.n	8006be8 <_svfiprintf_r+0x110>
 8006bbe:	eba0 0308 	sub.w	r3, r0, r8
 8006bc2:	fa09 f303 	lsl.w	r3, r9, r3
 8006bc6:	4313      	orrs	r3, r2
 8006bc8:	9304      	str	r3, [sp, #16]
 8006bca:	46a2      	mov	sl, r4
 8006bcc:	e7d2      	b.n	8006b74 <_svfiprintf_r+0x9c>
 8006bce:	9b03      	ldr	r3, [sp, #12]
 8006bd0:	1d19      	adds	r1, r3, #4
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	9103      	str	r1, [sp, #12]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	bfbb      	ittet	lt
 8006bda:	425b      	neglt	r3, r3
 8006bdc:	f042 0202 	orrlt.w	r2, r2, #2
 8006be0:	9307      	strge	r3, [sp, #28]
 8006be2:	9307      	strlt	r3, [sp, #28]
 8006be4:	bfb8      	it	lt
 8006be6:	9204      	strlt	r2, [sp, #16]
 8006be8:	7823      	ldrb	r3, [r4, #0]
 8006bea:	2b2e      	cmp	r3, #46	; 0x2e
 8006bec:	d10c      	bne.n	8006c08 <_svfiprintf_r+0x130>
 8006bee:	7863      	ldrb	r3, [r4, #1]
 8006bf0:	2b2a      	cmp	r3, #42	; 0x2a
 8006bf2:	d135      	bne.n	8006c60 <_svfiprintf_r+0x188>
 8006bf4:	9b03      	ldr	r3, [sp, #12]
 8006bf6:	1d1a      	adds	r2, r3, #4
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	9203      	str	r2, [sp, #12]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	bfb8      	it	lt
 8006c00:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8006c04:	3402      	adds	r4, #2
 8006c06:	9305      	str	r3, [sp, #20]
 8006c08:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006cd4 <_svfiprintf_r+0x1fc>
 8006c0c:	7821      	ldrb	r1, [r4, #0]
 8006c0e:	2203      	movs	r2, #3
 8006c10:	4650      	mov	r0, sl
 8006c12:	f7f9 fae5 	bl	80001e0 <memchr>
 8006c16:	b140      	cbz	r0, 8006c2a <_svfiprintf_r+0x152>
 8006c18:	2340      	movs	r3, #64	; 0x40
 8006c1a:	eba0 000a 	sub.w	r0, r0, sl
 8006c1e:	fa03 f000 	lsl.w	r0, r3, r0
 8006c22:	9b04      	ldr	r3, [sp, #16]
 8006c24:	4303      	orrs	r3, r0
 8006c26:	3401      	adds	r4, #1
 8006c28:	9304      	str	r3, [sp, #16]
 8006c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c2e:	4826      	ldr	r0, [pc, #152]	; (8006cc8 <_svfiprintf_r+0x1f0>)
 8006c30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c34:	2206      	movs	r2, #6
 8006c36:	f7f9 fad3 	bl	80001e0 <memchr>
 8006c3a:	2800      	cmp	r0, #0
 8006c3c:	d038      	beq.n	8006cb0 <_svfiprintf_r+0x1d8>
 8006c3e:	4b23      	ldr	r3, [pc, #140]	; (8006ccc <_svfiprintf_r+0x1f4>)
 8006c40:	bb1b      	cbnz	r3, 8006c8a <_svfiprintf_r+0x1b2>
 8006c42:	9b03      	ldr	r3, [sp, #12]
 8006c44:	3307      	adds	r3, #7
 8006c46:	f023 0307 	bic.w	r3, r3, #7
 8006c4a:	3308      	adds	r3, #8
 8006c4c:	9303      	str	r3, [sp, #12]
 8006c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c50:	4433      	add	r3, r6
 8006c52:	9309      	str	r3, [sp, #36]	; 0x24
 8006c54:	e767      	b.n	8006b26 <_svfiprintf_r+0x4e>
 8006c56:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c5a:	460c      	mov	r4, r1
 8006c5c:	2001      	movs	r0, #1
 8006c5e:	e7a5      	b.n	8006bac <_svfiprintf_r+0xd4>
 8006c60:	2300      	movs	r3, #0
 8006c62:	3401      	adds	r4, #1
 8006c64:	9305      	str	r3, [sp, #20]
 8006c66:	4619      	mov	r1, r3
 8006c68:	f04f 0c0a 	mov.w	ip, #10
 8006c6c:	4620      	mov	r0, r4
 8006c6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c72:	3a30      	subs	r2, #48	; 0x30
 8006c74:	2a09      	cmp	r2, #9
 8006c76:	d903      	bls.n	8006c80 <_svfiprintf_r+0x1a8>
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d0c5      	beq.n	8006c08 <_svfiprintf_r+0x130>
 8006c7c:	9105      	str	r1, [sp, #20]
 8006c7e:	e7c3      	b.n	8006c08 <_svfiprintf_r+0x130>
 8006c80:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c84:	4604      	mov	r4, r0
 8006c86:	2301      	movs	r3, #1
 8006c88:	e7f0      	b.n	8006c6c <_svfiprintf_r+0x194>
 8006c8a:	ab03      	add	r3, sp, #12
 8006c8c:	9300      	str	r3, [sp, #0]
 8006c8e:	462a      	mov	r2, r5
 8006c90:	4b0f      	ldr	r3, [pc, #60]	; (8006cd0 <_svfiprintf_r+0x1f8>)
 8006c92:	a904      	add	r1, sp, #16
 8006c94:	4638      	mov	r0, r7
 8006c96:	f3af 8000 	nop.w
 8006c9a:	1c42      	adds	r2, r0, #1
 8006c9c:	4606      	mov	r6, r0
 8006c9e:	d1d6      	bne.n	8006c4e <_svfiprintf_r+0x176>
 8006ca0:	89ab      	ldrh	r3, [r5, #12]
 8006ca2:	065b      	lsls	r3, r3, #25
 8006ca4:	f53f af2c 	bmi.w	8006b00 <_svfiprintf_r+0x28>
 8006ca8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006caa:	b01d      	add	sp, #116	; 0x74
 8006cac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cb0:	ab03      	add	r3, sp, #12
 8006cb2:	9300      	str	r3, [sp, #0]
 8006cb4:	462a      	mov	r2, r5
 8006cb6:	4b06      	ldr	r3, [pc, #24]	; (8006cd0 <_svfiprintf_r+0x1f8>)
 8006cb8:	a904      	add	r1, sp, #16
 8006cba:	4638      	mov	r0, r7
 8006cbc:	f000 f87a 	bl	8006db4 <_printf_i>
 8006cc0:	e7eb      	b.n	8006c9a <_svfiprintf_r+0x1c2>
 8006cc2:	bf00      	nop
 8006cc4:	08007b40 	.word	0x08007b40
 8006cc8:	08007b4a 	.word	0x08007b4a
 8006ccc:	00000000 	.word	0x00000000
 8006cd0:	08006a21 	.word	0x08006a21
 8006cd4:	08007b46 	.word	0x08007b46

08006cd8 <_printf_common>:
 8006cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006cdc:	4616      	mov	r6, r2
 8006cde:	4699      	mov	r9, r3
 8006ce0:	688a      	ldr	r2, [r1, #8]
 8006ce2:	690b      	ldr	r3, [r1, #16]
 8006ce4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	bfb8      	it	lt
 8006cec:	4613      	movlt	r3, r2
 8006cee:	6033      	str	r3, [r6, #0]
 8006cf0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006cf4:	4607      	mov	r7, r0
 8006cf6:	460c      	mov	r4, r1
 8006cf8:	b10a      	cbz	r2, 8006cfe <_printf_common+0x26>
 8006cfa:	3301      	adds	r3, #1
 8006cfc:	6033      	str	r3, [r6, #0]
 8006cfe:	6823      	ldr	r3, [r4, #0]
 8006d00:	0699      	lsls	r1, r3, #26
 8006d02:	bf42      	ittt	mi
 8006d04:	6833      	ldrmi	r3, [r6, #0]
 8006d06:	3302      	addmi	r3, #2
 8006d08:	6033      	strmi	r3, [r6, #0]
 8006d0a:	6825      	ldr	r5, [r4, #0]
 8006d0c:	f015 0506 	ands.w	r5, r5, #6
 8006d10:	d106      	bne.n	8006d20 <_printf_common+0x48>
 8006d12:	f104 0a19 	add.w	sl, r4, #25
 8006d16:	68e3      	ldr	r3, [r4, #12]
 8006d18:	6832      	ldr	r2, [r6, #0]
 8006d1a:	1a9b      	subs	r3, r3, r2
 8006d1c:	42ab      	cmp	r3, r5
 8006d1e:	dc26      	bgt.n	8006d6e <_printf_common+0x96>
 8006d20:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d24:	1e13      	subs	r3, r2, #0
 8006d26:	6822      	ldr	r2, [r4, #0]
 8006d28:	bf18      	it	ne
 8006d2a:	2301      	movne	r3, #1
 8006d2c:	0692      	lsls	r2, r2, #26
 8006d2e:	d42b      	bmi.n	8006d88 <_printf_common+0xb0>
 8006d30:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d34:	4649      	mov	r1, r9
 8006d36:	4638      	mov	r0, r7
 8006d38:	47c0      	blx	r8
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	d01e      	beq.n	8006d7c <_printf_common+0xa4>
 8006d3e:	6823      	ldr	r3, [r4, #0]
 8006d40:	68e5      	ldr	r5, [r4, #12]
 8006d42:	6832      	ldr	r2, [r6, #0]
 8006d44:	f003 0306 	and.w	r3, r3, #6
 8006d48:	2b04      	cmp	r3, #4
 8006d4a:	bf08      	it	eq
 8006d4c:	1aad      	subeq	r5, r5, r2
 8006d4e:	68a3      	ldr	r3, [r4, #8]
 8006d50:	6922      	ldr	r2, [r4, #16]
 8006d52:	bf0c      	ite	eq
 8006d54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006d58:	2500      	movne	r5, #0
 8006d5a:	4293      	cmp	r3, r2
 8006d5c:	bfc4      	itt	gt
 8006d5e:	1a9b      	subgt	r3, r3, r2
 8006d60:	18ed      	addgt	r5, r5, r3
 8006d62:	2600      	movs	r6, #0
 8006d64:	341a      	adds	r4, #26
 8006d66:	42b5      	cmp	r5, r6
 8006d68:	d11a      	bne.n	8006da0 <_printf_common+0xc8>
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	e008      	b.n	8006d80 <_printf_common+0xa8>
 8006d6e:	2301      	movs	r3, #1
 8006d70:	4652      	mov	r2, sl
 8006d72:	4649      	mov	r1, r9
 8006d74:	4638      	mov	r0, r7
 8006d76:	47c0      	blx	r8
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d103      	bne.n	8006d84 <_printf_common+0xac>
 8006d7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d84:	3501      	adds	r5, #1
 8006d86:	e7c6      	b.n	8006d16 <_printf_common+0x3e>
 8006d88:	18e1      	adds	r1, r4, r3
 8006d8a:	1c5a      	adds	r2, r3, #1
 8006d8c:	2030      	movs	r0, #48	; 0x30
 8006d8e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006d92:	4422      	add	r2, r4
 8006d94:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006d98:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006d9c:	3302      	adds	r3, #2
 8006d9e:	e7c7      	b.n	8006d30 <_printf_common+0x58>
 8006da0:	2301      	movs	r3, #1
 8006da2:	4622      	mov	r2, r4
 8006da4:	4649      	mov	r1, r9
 8006da6:	4638      	mov	r0, r7
 8006da8:	47c0      	blx	r8
 8006daa:	3001      	adds	r0, #1
 8006dac:	d0e6      	beq.n	8006d7c <_printf_common+0xa4>
 8006dae:	3601      	adds	r6, #1
 8006db0:	e7d9      	b.n	8006d66 <_printf_common+0x8e>
	...

08006db4 <_printf_i>:
 8006db4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006db8:	7e0f      	ldrb	r7, [r1, #24]
 8006dba:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006dbc:	2f78      	cmp	r7, #120	; 0x78
 8006dbe:	4691      	mov	r9, r2
 8006dc0:	4680      	mov	r8, r0
 8006dc2:	460c      	mov	r4, r1
 8006dc4:	469a      	mov	sl, r3
 8006dc6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006dca:	d807      	bhi.n	8006ddc <_printf_i+0x28>
 8006dcc:	2f62      	cmp	r7, #98	; 0x62
 8006dce:	d80a      	bhi.n	8006de6 <_printf_i+0x32>
 8006dd0:	2f00      	cmp	r7, #0
 8006dd2:	f000 80d8 	beq.w	8006f86 <_printf_i+0x1d2>
 8006dd6:	2f58      	cmp	r7, #88	; 0x58
 8006dd8:	f000 80a3 	beq.w	8006f22 <_printf_i+0x16e>
 8006ddc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006de0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006de4:	e03a      	b.n	8006e5c <_printf_i+0xa8>
 8006de6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006dea:	2b15      	cmp	r3, #21
 8006dec:	d8f6      	bhi.n	8006ddc <_printf_i+0x28>
 8006dee:	a101      	add	r1, pc, #4	; (adr r1, 8006df4 <_printf_i+0x40>)
 8006df0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006df4:	08006e4d 	.word	0x08006e4d
 8006df8:	08006e61 	.word	0x08006e61
 8006dfc:	08006ddd 	.word	0x08006ddd
 8006e00:	08006ddd 	.word	0x08006ddd
 8006e04:	08006ddd 	.word	0x08006ddd
 8006e08:	08006ddd 	.word	0x08006ddd
 8006e0c:	08006e61 	.word	0x08006e61
 8006e10:	08006ddd 	.word	0x08006ddd
 8006e14:	08006ddd 	.word	0x08006ddd
 8006e18:	08006ddd 	.word	0x08006ddd
 8006e1c:	08006ddd 	.word	0x08006ddd
 8006e20:	08006f6d 	.word	0x08006f6d
 8006e24:	08006e91 	.word	0x08006e91
 8006e28:	08006f4f 	.word	0x08006f4f
 8006e2c:	08006ddd 	.word	0x08006ddd
 8006e30:	08006ddd 	.word	0x08006ddd
 8006e34:	08006f8f 	.word	0x08006f8f
 8006e38:	08006ddd 	.word	0x08006ddd
 8006e3c:	08006e91 	.word	0x08006e91
 8006e40:	08006ddd 	.word	0x08006ddd
 8006e44:	08006ddd 	.word	0x08006ddd
 8006e48:	08006f57 	.word	0x08006f57
 8006e4c:	682b      	ldr	r3, [r5, #0]
 8006e4e:	1d1a      	adds	r2, r3, #4
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	602a      	str	r2, [r5, #0]
 8006e54:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e5c:	2301      	movs	r3, #1
 8006e5e:	e0a3      	b.n	8006fa8 <_printf_i+0x1f4>
 8006e60:	6820      	ldr	r0, [r4, #0]
 8006e62:	6829      	ldr	r1, [r5, #0]
 8006e64:	0606      	lsls	r6, r0, #24
 8006e66:	f101 0304 	add.w	r3, r1, #4
 8006e6a:	d50a      	bpl.n	8006e82 <_printf_i+0xce>
 8006e6c:	680e      	ldr	r6, [r1, #0]
 8006e6e:	602b      	str	r3, [r5, #0]
 8006e70:	2e00      	cmp	r6, #0
 8006e72:	da03      	bge.n	8006e7c <_printf_i+0xc8>
 8006e74:	232d      	movs	r3, #45	; 0x2d
 8006e76:	4276      	negs	r6, r6
 8006e78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e7c:	485e      	ldr	r0, [pc, #376]	; (8006ff8 <_printf_i+0x244>)
 8006e7e:	230a      	movs	r3, #10
 8006e80:	e019      	b.n	8006eb6 <_printf_i+0x102>
 8006e82:	680e      	ldr	r6, [r1, #0]
 8006e84:	602b      	str	r3, [r5, #0]
 8006e86:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006e8a:	bf18      	it	ne
 8006e8c:	b236      	sxthne	r6, r6
 8006e8e:	e7ef      	b.n	8006e70 <_printf_i+0xbc>
 8006e90:	682b      	ldr	r3, [r5, #0]
 8006e92:	6820      	ldr	r0, [r4, #0]
 8006e94:	1d19      	adds	r1, r3, #4
 8006e96:	6029      	str	r1, [r5, #0]
 8006e98:	0601      	lsls	r1, r0, #24
 8006e9a:	d501      	bpl.n	8006ea0 <_printf_i+0xec>
 8006e9c:	681e      	ldr	r6, [r3, #0]
 8006e9e:	e002      	b.n	8006ea6 <_printf_i+0xf2>
 8006ea0:	0646      	lsls	r6, r0, #25
 8006ea2:	d5fb      	bpl.n	8006e9c <_printf_i+0xe8>
 8006ea4:	881e      	ldrh	r6, [r3, #0]
 8006ea6:	4854      	ldr	r0, [pc, #336]	; (8006ff8 <_printf_i+0x244>)
 8006ea8:	2f6f      	cmp	r7, #111	; 0x6f
 8006eaa:	bf0c      	ite	eq
 8006eac:	2308      	moveq	r3, #8
 8006eae:	230a      	movne	r3, #10
 8006eb0:	2100      	movs	r1, #0
 8006eb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006eb6:	6865      	ldr	r5, [r4, #4]
 8006eb8:	60a5      	str	r5, [r4, #8]
 8006eba:	2d00      	cmp	r5, #0
 8006ebc:	bfa2      	ittt	ge
 8006ebe:	6821      	ldrge	r1, [r4, #0]
 8006ec0:	f021 0104 	bicge.w	r1, r1, #4
 8006ec4:	6021      	strge	r1, [r4, #0]
 8006ec6:	b90e      	cbnz	r6, 8006ecc <_printf_i+0x118>
 8006ec8:	2d00      	cmp	r5, #0
 8006eca:	d04d      	beq.n	8006f68 <_printf_i+0x1b4>
 8006ecc:	4615      	mov	r5, r2
 8006ece:	fbb6 f1f3 	udiv	r1, r6, r3
 8006ed2:	fb03 6711 	mls	r7, r3, r1, r6
 8006ed6:	5dc7      	ldrb	r7, [r0, r7]
 8006ed8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006edc:	4637      	mov	r7, r6
 8006ede:	42bb      	cmp	r3, r7
 8006ee0:	460e      	mov	r6, r1
 8006ee2:	d9f4      	bls.n	8006ece <_printf_i+0x11a>
 8006ee4:	2b08      	cmp	r3, #8
 8006ee6:	d10b      	bne.n	8006f00 <_printf_i+0x14c>
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	07de      	lsls	r6, r3, #31
 8006eec:	d508      	bpl.n	8006f00 <_printf_i+0x14c>
 8006eee:	6923      	ldr	r3, [r4, #16]
 8006ef0:	6861      	ldr	r1, [r4, #4]
 8006ef2:	4299      	cmp	r1, r3
 8006ef4:	bfde      	ittt	le
 8006ef6:	2330      	movle	r3, #48	; 0x30
 8006ef8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006efc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006f00:	1b52      	subs	r2, r2, r5
 8006f02:	6122      	str	r2, [r4, #16]
 8006f04:	f8cd a000 	str.w	sl, [sp]
 8006f08:	464b      	mov	r3, r9
 8006f0a:	aa03      	add	r2, sp, #12
 8006f0c:	4621      	mov	r1, r4
 8006f0e:	4640      	mov	r0, r8
 8006f10:	f7ff fee2 	bl	8006cd8 <_printf_common>
 8006f14:	3001      	adds	r0, #1
 8006f16:	d14c      	bne.n	8006fb2 <_printf_i+0x1fe>
 8006f18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006f1c:	b004      	add	sp, #16
 8006f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f22:	4835      	ldr	r0, [pc, #212]	; (8006ff8 <_printf_i+0x244>)
 8006f24:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006f28:	6829      	ldr	r1, [r5, #0]
 8006f2a:	6823      	ldr	r3, [r4, #0]
 8006f2c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006f30:	6029      	str	r1, [r5, #0]
 8006f32:	061d      	lsls	r5, r3, #24
 8006f34:	d514      	bpl.n	8006f60 <_printf_i+0x1ac>
 8006f36:	07df      	lsls	r7, r3, #31
 8006f38:	bf44      	itt	mi
 8006f3a:	f043 0320 	orrmi.w	r3, r3, #32
 8006f3e:	6023      	strmi	r3, [r4, #0]
 8006f40:	b91e      	cbnz	r6, 8006f4a <_printf_i+0x196>
 8006f42:	6823      	ldr	r3, [r4, #0]
 8006f44:	f023 0320 	bic.w	r3, r3, #32
 8006f48:	6023      	str	r3, [r4, #0]
 8006f4a:	2310      	movs	r3, #16
 8006f4c:	e7b0      	b.n	8006eb0 <_printf_i+0xfc>
 8006f4e:	6823      	ldr	r3, [r4, #0]
 8006f50:	f043 0320 	orr.w	r3, r3, #32
 8006f54:	6023      	str	r3, [r4, #0]
 8006f56:	2378      	movs	r3, #120	; 0x78
 8006f58:	4828      	ldr	r0, [pc, #160]	; (8006ffc <_printf_i+0x248>)
 8006f5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006f5e:	e7e3      	b.n	8006f28 <_printf_i+0x174>
 8006f60:	0659      	lsls	r1, r3, #25
 8006f62:	bf48      	it	mi
 8006f64:	b2b6      	uxthmi	r6, r6
 8006f66:	e7e6      	b.n	8006f36 <_printf_i+0x182>
 8006f68:	4615      	mov	r5, r2
 8006f6a:	e7bb      	b.n	8006ee4 <_printf_i+0x130>
 8006f6c:	682b      	ldr	r3, [r5, #0]
 8006f6e:	6826      	ldr	r6, [r4, #0]
 8006f70:	6961      	ldr	r1, [r4, #20]
 8006f72:	1d18      	adds	r0, r3, #4
 8006f74:	6028      	str	r0, [r5, #0]
 8006f76:	0635      	lsls	r5, r6, #24
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	d501      	bpl.n	8006f80 <_printf_i+0x1cc>
 8006f7c:	6019      	str	r1, [r3, #0]
 8006f7e:	e002      	b.n	8006f86 <_printf_i+0x1d2>
 8006f80:	0670      	lsls	r0, r6, #25
 8006f82:	d5fb      	bpl.n	8006f7c <_printf_i+0x1c8>
 8006f84:	8019      	strh	r1, [r3, #0]
 8006f86:	2300      	movs	r3, #0
 8006f88:	6123      	str	r3, [r4, #16]
 8006f8a:	4615      	mov	r5, r2
 8006f8c:	e7ba      	b.n	8006f04 <_printf_i+0x150>
 8006f8e:	682b      	ldr	r3, [r5, #0]
 8006f90:	1d1a      	adds	r2, r3, #4
 8006f92:	602a      	str	r2, [r5, #0]
 8006f94:	681d      	ldr	r5, [r3, #0]
 8006f96:	6862      	ldr	r2, [r4, #4]
 8006f98:	2100      	movs	r1, #0
 8006f9a:	4628      	mov	r0, r5
 8006f9c:	f7f9 f920 	bl	80001e0 <memchr>
 8006fa0:	b108      	cbz	r0, 8006fa6 <_printf_i+0x1f2>
 8006fa2:	1b40      	subs	r0, r0, r5
 8006fa4:	6060      	str	r0, [r4, #4]
 8006fa6:	6863      	ldr	r3, [r4, #4]
 8006fa8:	6123      	str	r3, [r4, #16]
 8006faa:	2300      	movs	r3, #0
 8006fac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006fb0:	e7a8      	b.n	8006f04 <_printf_i+0x150>
 8006fb2:	6923      	ldr	r3, [r4, #16]
 8006fb4:	462a      	mov	r2, r5
 8006fb6:	4649      	mov	r1, r9
 8006fb8:	4640      	mov	r0, r8
 8006fba:	47d0      	blx	sl
 8006fbc:	3001      	adds	r0, #1
 8006fbe:	d0ab      	beq.n	8006f18 <_printf_i+0x164>
 8006fc0:	6823      	ldr	r3, [r4, #0]
 8006fc2:	079b      	lsls	r3, r3, #30
 8006fc4:	d413      	bmi.n	8006fee <_printf_i+0x23a>
 8006fc6:	68e0      	ldr	r0, [r4, #12]
 8006fc8:	9b03      	ldr	r3, [sp, #12]
 8006fca:	4298      	cmp	r0, r3
 8006fcc:	bfb8      	it	lt
 8006fce:	4618      	movlt	r0, r3
 8006fd0:	e7a4      	b.n	8006f1c <_printf_i+0x168>
 8006fd2:	2301      	movs	r3, #1
 8006fd4:	4632      	mov	r2, r6
 8006fd6:	4649      	mov	r1, r9
 8006fd8:	4640      	mov	r0, r8
 8006fda:	47d0      	blx	sl
 8006fdc:	3001      	adds	r0, #1
 8006fde:	d09b      	beq.n	8006f18 <_printf_i+0x164>
 8006fe0:	3501      	adds	r5, #1
 8006fe2:	68e3      	ldr	r3, [r4, #12]
 8006fe4:	9903      	ldr	r1, [sp, #12]
 8006fe6:	1a5b      	subs	r3, r3, r1
 8006fe8:	42ab      	cmp	r3, r5
 8006fea:	dcf2      	bgt.n	8006fd2 <_printf_i+0x21e>
 8006fec:	e7eb      	b.n	8006fc6 <_printf_i+0x212>
 8006fee:	2500      	movs	r5, #0
 8006ff0:	f104 0619 	add.w	r6, r4, #25
 8006ff4:	e7f5      	b.n	8006fe2 <_printf_i+0x22e>
 8006ff6:	bf00      	nop
 8006ff8:	08007b51 	.word	0x08007b51
 8006ffc:	08007b62 	.word	0x08007b62

08007000 <memmove>:
 8007000:	4288      	cmp	r0, r1
 8007002:	b510      	push	{r4, lr}
 8007004:	eb01 0402 	add.w	r4, r1, r2
 8007008:	d902      	bls.n	8007010 <memmove+0x10>
 800700a:	4284      	cmp	r4, r0
 800700c:	4623      	mov	r3, r4
 800700e:	d807      	bhi.n	8007020 <memmove+0x20>
 8007010:	1e43      	subs	r3, r0, #1
 8007012:	42a1      	cmp	r1, r4
 8007014:	d008      	beq.n	8007028 <memmove+0x28>
 8007016:	f811 2b01 	ldrb.w	r2, [r1], #1
 800701a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800701e:	e7f8      	b.n	8007012 <memmove+0x12>
 8007020:	4402      	add	r2, r0
 8007022:	4601      	mov	r1, r0
 8007024:	428a      	cmp	r2, r1
 8007026:	d100      	bne.n	800702a <memmove+0x2a>
 8007028:	bd10      	pop	{r4, pc}
 800702a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800702e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007032:	e7f7      	b.n	8007024 <memmove+0x24>

08007034 <_free_r>:
 8007034:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007036:	2900      	cmp	r1, #0
 8007038:	d044      	beq.n	80070c4 <_free_r+0x90>
 800703a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800703e:	9001      	str	r0, [sp, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	f1a1 0404 	sub.w	r4, r1, #4
 8007046:	bfb8      	it	lt
 8007048:	18e4      	addlt	r4, r4, r3
 800704a:	f000 f913 	bl	8007274 <__malloc_lock>
 800704e:	4a1e      	ldr	r2, [pc, #120]	; (80070c8 <_free_r+0x94>)
 8007050:	9801      	ldr	r0, [sp, #4]
 8007052:	6813      	ldr	r3, [r2, #0]
 8007054:	b933      	cbnz	r3, 8007064 <_free_r+0x30>
 8007056:	6063      	str	r3, [r4, #4]
 8007058:	6014      	str	r4, [r2, #0]
 800705a:	b003      	add	sp, #12
 800705c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007060:	f000 b90e 	b.w	8007280 <__malloc_unlock>
 8007064:	42a3      	cmp	r3, r4
 8007066:	d908      	bls.n	800707a <_free_r+0x46>
 8007068:	6825      	ldr	r5, [r4, #0]
 800706a:	1961      	adds	r1, r4, r5
 800706c:	428b      	cmp	r3, r1
 800706e:	bf01      	itttt	eq
 8007070:	6819      	ldreq	r1, [r3, #0]
 8007072:	685b      	ldreq	r3, [r3, #4]
 8007074:	1949      	addeq	r1, r1, r5
 8007076:	6021      	streq	r1, [r4, #0]
 8007078:	e7ed      	b.n	8007056 <_free_r+0x22>
 800707a:	461a      	mov	r2, r3
 800707c:	685b      	ldr	r3, [r3, #4]
 800707e:	b10b      	cbz	r3, 8007084 <_free_r+0x50>
 8007080:	42a3      	cmp	r3, r4
 8007082:	d9fa      	bls.n	800707a <_free_r+0x46>
 8007084:	6811      	ldr	r1, [r2, #0]
 8007086:	1855      	adds	r5, r2, r1
 8007088:	42a5      	cmp	r5, r4
 800708a:	d10b      	bne.n	80070a4 <_free_r+0x70>
 800708c:	6824      	ldr	r4, [r4, #0]
 800708e:	4421      	add	r1, r4
 8007090:	1854      	adds	r4, r2, r1
 8007092:	42a3      	cmp	r3, r4
 8007094:	6011      	str	r1, [r2, #0]
 8007096:	d1e0      	bne.n	800705a <_free_r+0x26>
 8007098:	681c      	ldr	r4, [r3, #0]
 800709a:	685b      	ldr	r3, [r3, #4]
 800709c:	6053      	str	r3, [r2, #4]
 800709e:	4421      	add	r1, r4
 80070a0:	6011      	str	r1, [r2, #0]
 80070a2:	e7da      	b.n	800705a <_free_r+0x26>
 80070a4:	d902      	bls.n	80070ac <_free_r+0x78>
 80070a6:	230c      	movs	r3, #12
 80070a8:	6003      	str	r3, [r0, #0]
 80070aa:	e7d6      	b.n	800705a <_free_r+0x26>
 80070ac:	6825      	ldr	r5, [r4, #0]
 80070ae:	1961      	adds	r1, r4, r5
 80070b0:	428b      	cmp	r3, r1
 80070b2:	bf04      	itt	eq
 80070b4:	6819      	ldreq	r1, [r3, #0]
 80070b6:	685b      	ldreq	r3, [r3, #4]
 80070b8:	6063      	str	r3, [r4, #4]
 80070ba:	bf04      	itt	eq
 80070bc:	1949      	addeq	r1, r1, r5
 80070be:	6021      	streq	r1, [r4, #0]
 80070c0:	6054      	str	r4, [r2, #4]
 80070c2:	e7ca      	b.n	800705a <_free_r+0x26>
 80070c4:	b003      	add	sp, #12
 80070c6:	bd30      	pop	{r4, r5, pc}
 80070c8:	200006c4 	.word	0x200006c4

080070cc <sbrk_aligned>:
 80070cc:	b570      	push	{r4, r5, r6, lr}
 80070ce:	4e0e      	ldr	r6, [pc, #56]	; (8007108 <sbrk_aligned+0x3c>)
 80070d0:	460c      	mov	r4, r1
 80070d2:	6831      	ldr	r1, [r6, #0]
 80070d4:	4605      	mov	r5, r0
 80070d6:	b911      	cbnz	r1, 80070de <sbrk_aligned+0x12>
 80070d8:	f000 f8bc 	bl	8007254 <_sbrk_r>
 80070dc:	6030      	str	r0, [r6, #0]
 80070de:	4621      	mov	r1, r4
 80070e0:	4628      	mov	r0, r5
 80070e2:	f000 f8b7 	bl	8007254 <_sbrk_r>
 80070e6:	1c43      	adds	r3, r0, #1
 80070e8:	d00a      	beq.n	8007100 <sbrk_aligned+0x34>
 80070ea:	1cc4      	adds	r4, r0, #3
 80070ec:	f024 0403 	bic.w	r4, r4, #3
 80070f0:	42a0      	cmp	r0, r4
 80070f2:	d007      	beq.n	8007104 <sbrk_aligned+0x38>
 80070f4:	1a21      	subs	r1, r4, r0
 80070f6:	4628      	mov	r0, r5
 80070f8:	f000 f8ac 	bl	8007254 <_sbrk_r>
 80070fc:	3001      	adds	r0, #1
 80070fe:	d101      	bne.n	8007104 <sbrk_aligned+0x38>
 8007100:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007104:	4620      	mov	r0, r4
 8007106:	bd70      	pop	{r4, r5, r6, pc}
 8007108:	200006c8 	.word	0x200006c8

0800710c <_malloc_r>:
 800710c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007110:	1ccd      	adds	r5, r1, #3
 8007112:	f025 0503 	bic.w	r5, r5, #3
 8007116:	3508      	adds	r5, #8
 8007118:	2d0c      	cmp	r5, #12
 800711a:	bf38      	it	cc
 800711c:	250c      	movcc	r5, #12
 800711e:	2d00      	cmp	r5, #0
 8007120:	4607      	mov	r7, r0
 8007122:	db01      	blt.n	8007128 <_malloc_r+0x1c>
 8007124:	42a9      	cmp	r1, r5
 8007126:	d905      	bls.n	8007134 <_malloc_r+0x28>
 8007128:	230c      	movs	r3, #12
 800712a:	603b      	str	r3, [r7, #0]
 800712c:	2600      	movs	r6, #0
 800712e:	4630      	mov	r0, r6
 8007130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007134:	4e2e      	ldr	r6, [pc, #184]	; (80071f0 <_malloc_r+0xe4>)
 8007136:	f000 f89d 	bl	8007274 <__malloc_lock>
 800713a:	6833      	ldr	r3, [r6, #0]
 800713c:	461c      	mov	r4, r3
 800713e:	bb34      	cbnz	r4, 800718e <_malloc_r+0x82>
 8007140:	4629      	mov	r1, r5
 8007142:	4638      	mov	r0, r7
 8007144:	f7ff ffc2 	bl	80070cc <sbrk_aligned>
 8007148:	1c43      	adds	r3, r0, #1
 800714a:	4604      	mov	r4, r0
 800714c:	d14d      	bne.n	80071ea <_malloc_r+0xde>
 800714e:	6834      	ldr	r4, [r6, #0]
 8007150:	4626      	mov	r6, r4
 8007152:	2e00      	cmp	r6, #0
 8007154:	d140      	bne.n	80071d8 <_malloc_r+0xcc>
 8007156:	6823      	ldr	r3, [r4, #0]
 8007158:	4631      	mov	r1, r6
 800715a:	4638      	mov	r0, r7
 800715c:	eb04 0803 	add.w	r8, r4, r3
 8007160:	f000 f878 	bl	8007254 <_sbrk_r>
 8007164:	4580      	cmp	r8, r0
 8007166:	d13a      	bne.n	80071de <_malloc_r+0xd2>
 8007168:	6821      	ldr	r1, [r4, #0]
 800716a:	3503      	adds	r5, #3
 800716c:	1a6d      	subs	r5, r5, r1
 800716e:	f025 0503 	bic.w	r5, r5, #3
 8007172:	3508      	adds	r5, #8
 8007174:	2d0c      	cmp	r5, #12
 8007176:	bf38      	it	cc
 8007178:	250c      	movcc	r5, #12
 800717a:	4629      	mov	r1, r5
 800717c:	4638      	mov	r0, r7
 800717e:	f7ff ffa5 	bl	80070cc <sbrk_aligned>
 8007182:	3001      	adds	r0, #1
 8007184:	d02b      	beq.n	80071de <_malloc_r+0xd2>
 8007186:	6823      	ldr	r3, [r4, #0]
 8007188:	442b      	add	r3, r5
 800718a:	6023      	str	r3, [r4, #0]
 800718c:	e00e      	b.n	80071ac <_malloc_r+0xa0>
 800718e:	6822      	ldr	r2, [r4, #0]
 8007190:	1b52      	subs	r2, r2, r5
 8007192:	d41e      	bmi.n	80071d2 <_malloc_r+0xc6>
 8007194:	2a0b      	cmp	r2, #11
 8007196:	d916      	bls.n	80071c6 <_malloc_r+0xba>
 8007198:	1961      	adds	r1, r4, r5
 800719a:	42a3      	cmp	r3, r4
 800719c:	6025      	str	r5, [r4, #0]
 800719e:	bf18      	it	ne
 80071a0:	6059      	strne	r1, [r3, #4]
 80071a2:	6863      	ldr	r3, [r4, #4]
 80071a4:	bf08      	it	eq
 80071a6:	6031      	streq	r1, [r6, #0]
 80071a8:	5162      	str	r2, [r4, r5]
 80071aa:	604b      	str	r3, [r1, #4]
 80071ac:	4638      	mov	r0, r7
 80071ae:	f104 060b 	add.w	r6, r4, #11
 80071b2:	f000 f865 	bl	8007280 <__malloc_unlock>
 80071b6:	f026 0607 	bic.w	r6, r6, #7
 80071ba:	1d23      	adds	r3, r4, #4
 80071bc:	1af2      	subs	r2, r6, r3
 80071be:	d0b6      	beq.n	800712e <_malloc_r+0x22>
 80071c0:	1b9b      	subs	r3, r3, r6
 80071c2:	50a3      	str	r3, [r4, r2]
 80071c4:	e7b3      	b.n	800712e <_malloc_r+0x22>
 80071c6:	6862      	ldr	r2, [r4, #4]
 80071c8:	42a3      	cmp	r3, r4
 80071ca:	bf0c      	ite	eq
 80071cc:	6032      	streq	r2, [r6, #0]
 80071ce:	605a      	strne	r2, [r3, #4]
 80071d0:	e7ec      	b.n	80071ac <_malloc_r+0xa0>
 80071d2:	4623      	mov	r3, r4
 80071d4:	6864      	ldr	r4, [r4, #4]
 80071d6:	e7b2      	b.n	800713e <_malloc_r+0x32>
 80071d8:	4634      	mov	r4, r6
 80071da:	6876      	ldr	r6, [r6, #4]
 80071dc:	e7b9      	b.n	8007152 <_malloc_r+0x46>
 80071de:	230c      	movs	r3, #12
 80071e0:	603b      	str	r3, [r7, #0]
 80071e2:	4638      	mov	r0, r7
 80071e4:	f000 f84c 	bl	8007280 <__malloc_unlock>
 80071e8:	e7a1      	b.n	800712e <_malloc_r+0x22>
 80071ea:	6025      	str	r5, [r4, #0]
 80071ec:	e7de      	b.n	80071ac <_malloc_r+0xa0>
 80071ee:	bf00      	nop
 80071f0:	200006c4 	.word	0x200006c4

080071f4 <_realloc_r>:
 80071f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80071f8:	4680      	mov	r8, r0
 80071fa:	4614      	mov	r4, r2
 80071fc:	460e      	mov	r6, r1
 80071fe:	b921      	cbnz	r1, 800720a <_realloc_r+0x16>
 8007200:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007204:	4611      	mov	r1, r2
 8007206:	f7ff bf81 	b.w	800710c <_malloc_r>
 800720a:	b92a      	cbnz	r2, 8007218 <_realloc_r+0x24>
 800720c:	f7ff ff12 	bl	8007034 <_free_r>
 8007210:	4625      	mov	r5, r4
 8007212:	4628      	mov	r0, r5
 8007214:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007218:	f000 f838 	bl	800728c <_malloc_usable_size_r>
 800721c:	4284      	cmp	r4, r0
 800721e:	4607      	mov	r7, r0
 8007220:	d802      	bhi.n	8007228 <_realloc_r+0x34>
 8007222:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007226:	d812      	bhi.n	800724e <_realloc_r+0x5a>
 8007228:	4621      	mov	r1, r4
 800722a:	4640      	mov	r0, r8
 800722c:	f7ff ff6e 	bl	800710c <_malloc_r>
 8007230:	4605      	mov	r5, r0
 8007232:	2800      	cmp	r0, #0
 8007234:	d0ed      	beq.n	8007212 <_realloc_r+0x1e>
 8007236:	42bc      	cmp	r4, r7
 8007238:	4622      	mov	r2, r4
 800723a:	4631      	mov	r1, r6
 800723c:	bf28      	it	cs
 800723e:	463a      	movcs	r2, r7
 8007240:	f7ff fb84 	bl	800694c <memcpy>
 8007244:	4631      	mov	r1, r6
 8007246:	4640      	mov	r0, r8
 8007248:	f7ff fef4 	bl	8007034 <_free_r>
 800724c:	e7e1      	b.n	8007212 <_realloc_r+0x1e>
 800724e:	4635      	mov	r5, r6
 8007250:	e7df      	b.n	8007212 <_realloc_r+0x1e>
	...

08007254 <_sbrk_r>:
 8007254:	b538      	push	{r3, r4, r5, lr}
 8007256:	4d06      	ldr	r5, [pc, #24]	; (8007270 <_sbrk_r+0x1c>)
 8007258:	2300      	movs	r3, #0
 800725a:	4604      	mov	r4, r0
 800725c:	4608      	mov	r0, r1
 800725e:	602b      	str	r3, [r5, #0]
 8007260:	f7fb ff70 	bl	8003144 <_sbrk>
 8007264:	1c43      	adds	r3, r0, #1
 8007266:	d102      	bne.n	800726e <_sbrk_r+0x1a>
 8007268:	682b      	ldr	r3, [r5, #0]
 800726a:	b103      	cbz	r3, 800726e <_sbrk_r+0x1a>
 800726c:	6023      	str	r3, [r4, #0]
 800726e:	bd38      	pop	{r3, r4, r5, pc}
 8007270:	200006cc 	.word	0x200006cc

08007274 <__malloc_lock>:
 8007274:	4801      	ldr	r0, [pc, #4]	; (800727c <__malloc_lock+0x8>)
 8007276:	f000 b811 	b.w	800729c <__retarget_lock_acquire_recursive>
 800727a:	bf00      	nop
 800727c:	200006d0 	.word	0x200006d0

08007280 <__malloc_unlock>:
 8007280:	4801      	ldr	r0, [pc, #4]	; (8007288 <__malloc_unlock+0x8>)
 8007282:	f000 b80c 	b.w	800729e <__retarget_lock_release_recursive>
 8007286:	bf00      	nop
 8007288:	200006d0 	.word	0x200006d0

0800728c <_malloc_usable_size_r>:
 800728c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007290:	1f18      	subs	r0, r3, #4
 8007292:	2b00      	cmp	r3, #0
 8007294:	bfbc      	itt	lt
 8007296:	580b      	ldrlt	r3, [r1, r0]
 8007298:	18c0      	addlt	r0, r0, r3
 800729a:	4770      	bx	lr

0800729c <__retarget_lock_acquire_recursive>:
 800729c:	4770      	bx	lr

0800729e <__retarget_lock_release_recursive>:
 800729e:	4770      	bx	lr

080072a0 <_init>:
 80072a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072a2:	bf00      	nop
 80072a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072a6:	bc08      	pop	{r3}
 80072a8:	469e      	mov	lr, r3
 80072aa:	4770      	bx	lr

080072ac <_fini>:
 80072ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072ae:	bf00      	nop
 80072b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072b2:	bc08      	pop	{r3}
 80072b4:	469e      	mov	lr, r3
 80072b6:	4770      	bx	lr
