Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/vivado_2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 26aca39c2599499e8d48b8ff57ef94a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'x1' [C:/Users/12875/CPU_vivado/project_4_CPU_pipeline/project_4_CPU_pipeline.srcs/mips.v:140]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.im_8k
Compiling module xil_defaultlib.Add_1
Compiling module xil_defaultlib.combine_PCaddress
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.CMP
Compiling module xil_defaultlib.IF_ID_REG
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.Combine_BranchAddr
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.zero_extend
Compiling module xil_defaultlib.SHL16
Compiling module xil_defaultlib.MUX_5
Compiling module xil_defaultlib.Add_3
Compiling module xil_defaultlib.Hazard
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.MUX_3
Compiling module xil_defaultlib.Forwarding_id
Compiling module xil_defaultlib.MUX3_3
Compiling module xil_defaultlib.MUX3_4
Compiling module xil_defaultlib.ID_EX_REG
Compiling module xil_defaultlib.MUX3_1
Compiling module xil_defaultlib.MUX3_2
Compiling module xil_defaultlib.MUX_1
Compiling module xil_defaultlib.MUX_2
Compiling module xil_defaultlib.MUX_6
Compiling module xil_defaultlib.MUX_8
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Forwarding_ex
Compiling module xil_defaultlib.MAD
Compiling module xil_defaultlib.MUX_9
Compiling module xil_defaultlib.EX_MEM_REG
Compiling module xil_defaultlib.dm_8k
Compiling module xil_defaultlib.MEM_WB_REG
Compiling module xil_defaultlib.DMExtend
Compiling module xil_defaultlib.MUX_7
Compiling module xil_defaultlib.MUX_4
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
