// WARNING: Do NOT edit the input and output ports in this file in a text
// editor if you plan to continue editing the block that represents it in
// the Block Editor! File corruption is VERY likely to occur.

// Copyright (C) 1991-2009 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// Generated by Quartus II Version 9.1 (Build Build 222 10/21/2009)
// Created on Thu Feb 21 23:33:41 2019

//  Module Declaration
module UA
(
	// {{ALTERA_ARGS_BEGIN}} DO NOT REMOVE THIS LINE!
	clk, p, Z, clkout, y
	// {{ALTERA_ARGS_END}} DO NOT REMOVE THIS LINE!
);
// Port Declaration

	// {{ALTERA_IO_BEGIN}} DO NOT REMOVE THIS LINE!
	input clk;
	input [6:1] p;
	output Z;
	output clkout;
	output [6:0] y;
	// {{ALTERA_IO_END}} DO NOT REMOVE THIS LINE!

	integer pc=1;
	reg [6:0] y;
	wire clkout;
	reg Z=0;
	assign clkout=!clk;
	always @(posedge clk)
	begin
	case (pc)
	1:begin
		y=7'b0000011;
		pc=pc+1;
	end
	
	2:begin
	if (p[1]==1) begin
		y=7'b0000100;
		pc=pc+1;
	end
	else begin
		y=7'b0000010;
		Z=1;
		pc=100; end
	end
	
	3:begin
		y=7'b0000001;
		pc=pc+1;
	end
	
	4:begin
	if (p[1]==0) begin
		y=7'b0000100;
		pc=pc+1;
	end
	else begin
		y=7'b0000001;
		Z=1;
		pc=100; end
	end
	
	5:begin
	if (p[2]==1) begin
		y=7'b1000000;
		pc=8;
	end
	else begin
		if (p[5]==1) begin
			y=7'b0000010;
			Z=1;
			pc=9;
		end
		else begin
			y=7'b0000000;
			pc=6;
		end
	end
	end
	
	6:begin
		y=7'b0010000;
		pc=7;
	end
	
	7:begin
		if (p[6]==0) begin
			y=7'b0100000;
			pc=6;
		end
		else begin
			y=7'b0000000;
			pc=8;
		end
	end
	
	8:begin
		if (p[4]==0) begin
			y=7'b0001000;
			pc=pc+1;
		end
		else  begin
			if (p[3]==1) begin
				y=7'b1000000;
				pc=100;
			end
			else begin
				Z=1;
				pc=100;
			end
		end
	end
	
	9:begin
		if (p[5]==1) begin
			y=7'b0000010;
			pc=10;
		end
		else begin
			y=7'b0000000;
			Z=1;
			pc=100;
		end
	end
	
	10:begin
		y=7'b0000000;
		Z=1;
		pc=100;
	end
	
	default y=7'b0000000;
	endcase;
	end
endmodule
