<stg><name>train_step</name>


<trans_list>

<trans id="172" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:62 %sample_idx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %sample_idx

]]></Node>
<StgValue><ssdm name="sample_idx_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:63 %last_sample_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %last_sample

]]></Node>
<StgValue><ssdm name="last_sample_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:64 %img_pos_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_0

]]></Node>
<StgValue><ssdm name="img_pos_0_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:65 %img_pos_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_1

]]></Node>
<StgValue><ssdm name="img_pos_1_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:66 %img_pos_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_2

]]></Node>
<StgValue><ssdm name="img_pos_2_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:67 %img_pos_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_3

]]></Node>
<StgValue><ssdm name="img_pos_3_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:68 %img_pos_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_4

]]></Node>
<StgValue><ssdm name="img_pos_4_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:69 %img_pos_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_5

]]></Node>
<StgValue><ssdm name="img_pos_5_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:70 %img_pos_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_6

]]></Node>
<StgValue><ssdm name="img_pos_6_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:71 %img_pos_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_pos_7

]]></Node>
<StgValue><ssdm name="img_pos_7_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:72 %call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:81 %img_neg_0_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_0

]]></Node>
<StgValue><ssdm name="img_neg_0_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %img_neg_1_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_1

]]></Node>
<StgValue><ssdm name="img_neg_1_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:83 %img_neg_2_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_2

]]></Node>
<StgValue><ssdm name="img_neg_2_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:84 %img_neg_3_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_3

]]></Node>
<StgValue><ssdm name="img_neg_3_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:85 %img_neg_4_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_4

]]></Node>
<StgValue><ssdm name="img_neg_4_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:86 %img_neg_5_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_5

]]></Node>
<StgValue><ssdm name="img_neg_5_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:87 %img_neg_6_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_6

]]></Node>
<StgValue><ssdm name="img_neg_6_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %img_neg_7_read = read i8 @_ssdm_op_Read.s_axilite.i8P0A, i8 %img_neg_7

]]></Node>
<StgValue><ssdm name="img_neg_7_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="6" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:89 %call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:133 %shl_ln145 = shl i32 %sample_idx_read, i32 4

]]></Node>
<StgValue><ssdm name="shl_ln145"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:134 %sub_ln145 = sub i32 %shl_ln145, i32 %sample_idx_read

]]></Node>
<StgValue><ssdm name="sub_ln145"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:137 %icmp_ln146 = icmp_ne  i32 %last_sample_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln146"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:72 %call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="5" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:89 %call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="42" op_0_bw="32">
<![CDATA[
entry:135 %zext_ln145 = zext i32 %sub_ln145

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:136 %mul_ln145 = mul i42 %zext_ln145, i42 5609753203

]]></Node>
<StgValue><ssdm name="mul_ln145"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:72 %call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="4" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:89 %call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
entry:136 %mul_ln145 = mul i42 %zext_ln145, i42 5609753203

]]></Node>
<StgValue><ssdm name="mul_ln145"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="4" op_0_bw="4" op_1_bw="42" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:138 %trunc_ln1 = partselect i4 @_ssdm_op_PartSelect.i4.i42.i32.i32, i42 %mul_ln145, i32 38, i32 41

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:72 %call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="3" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:89 %call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:139 %xor_ln146 = xor i4 %trunc_ln1, i4 15

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:140 %select_ln146 = select i1 %icmp_ln146, i4 %xor_ln146, i4 %trunc_ln1

]]></Node>
<StgValue><ssdm name="select_ln146"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="4">
<![CDATA[
entry:141 %write_ln146 = write void @_ssdm_op_Write.ap_vld.volatile.i4P0A, i4 %leds_port, i4 %select_ln146

]]></Node>
<StgValue><ssdm name="write_ln146"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:72 %call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="2" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:89 %call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="51" st_id="6" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:72 %call_ret4 = call i32 @forwardHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32">
<![CDATA[
entry:73 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_16 = extractvalue i32 %call_ret4

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_16"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:74 %store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_16, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="32">
<![CDATA[
entry:75 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_17 = extractvalue i32 %call_ret4

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_17"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_17, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="32">
<![CDATA[
entry:77 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_18 = extractvalue i32 %call_ret4

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_18"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:78 %store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_18, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32">
<![CDATA[
entry:79 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_19 = extractvalue i32 %call_ret4

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_19"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:80 %store_ln125 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_19, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="6">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2">
<![CDATA[
entry:89 %call_ret5 = call i32 @forwardHidden, i8 %img_neg_0_read, i8 %img_neg_1_read, i8 %img_neg_2_read, i8 %img_neg_3_read, i8 %img_neg_4_read, i8 %img_neg_5_read, i8 %img_neg_6_read, i8 %img_neg_7_read, i2 %W1_0_0, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="8" op_0_bw="32">
<![CDATA[
entry:90 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_20 = extractvalue i32 %call_ret5

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_20"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:91 %store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_20, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="32">
<![CDATA[
entry:92 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_21 = extractvalue i32 %call_ret5

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_21"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:93 %store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_21, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32">
<![CDATA[
entry:94 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_22 = extractvalue i32 %call_ret5

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_22"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:95 %store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_22, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="32">
<![CDATA[
entry:96 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_23 = extractvalue i32 %call_ret5

]]></Node>
<StgValue><ssdm name="train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_23"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:97 %store_ln129 = store i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_23, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4

]]></Node>
<StgValue><ssdm name="store_ln129"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2" op_41_bw="2" op_42_bw="2" op_43_bw="2" op_44_bw="2" op_45_bw="2" op_46_bw="2" op_47_bw="2" op_48_bw="2" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0">
<![CDATA[
entry:98 %call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="70" st_id="8" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2" op_41_bw="2" op_42_bw="2" op_43_bw="2" op_44_bw="2" op_45_bw="2" op_46_bw="2" op_47_bw="2" op_48_bw="2" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0">
<![CDATA[
entry:98 %call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="71" st_id="9" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2" op_41_bw="2" op_42_bw="2" op_43_bw="2" op_44_bw="2" op_45_bw="2" op_46_bw="2" op_47_bw="2" op_48_bw="2" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0">
<![CDATA[
entry:98 %call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="72" st_id="10" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2" op_34_bw="2" op_35_bw="2" op_36_bw="2" op_37_bw="2" op_38_bw="2" op_39_bw="2" op_40_bw="2" op_41_bw="2" op_42_bw="2" op_43_bw="2" op_44_bw="2" op_45_bw="2" op_46_bw="2" op_47_bw="2" op_48_bw="2" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0" op_55_bw="0" op_56_bw="0" op_57_bw="0" op_58_bw="0" op_59_bw="0">
<![CDATA[
entry:98 %call_ln133 = call void @updateHidden, i8 %img_pos_0_read, i8 %img_pos_1_read, i8 %img_pos_2_read, i8 %img_pos_3_read, i8 %img_pos_4_read, i8 %img_pos_5_read, i8 %img_pos_6_read, i8 %img_pos_7_read, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_3, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_7, i2 %W1_0_0, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_2, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_1, i8 %train_mulmulmulstep_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_6, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_5, i8 %train_step_ap_fixed_const_ap_fixed_const_int_int_ap_uint_volatile_ap_fixed_4, i2 %W1_1_0, i2 %W1_2_0, i2 %W1_3_0, i2 %W1_4_0, i2 %W1_5_0, i2 %W1_6_0, i2 %W1_7_0, i2 %W1_0_1, i2 %W1_1_1, i2 %W1_2_1, i2 %W1_3_1, i2 %W1_4_1, i2 %W1_5_1, i2 %W1_6_1, i2 %W1_7_1, i2 %W1_0_2, i2 %W1_1_2, i2 %W1_2_2, i2 %W1_3_2, i2 %W1_4_2, i2 %W1_5_2, i2 %W1_6_2, i2 %W1_7_2, i2 %W1_0_3, i2 %W1_1_3, i2 %W1_2_3, i2 %W1_3_3, i2 %W1_4_3, i2 %W1_5_3, i2 %W1_6_3, i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="call_ln133"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="73" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:99 %W1_0_0_load = load i2 %W1_0_0

]]></Node>
<StgValue><ssdm name="W1_0_0_load"/></StgValue>
</operation>

<operation id="74" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:100 %W1_0_1_load = load i2 %W1_0_1

]]></Node>
<StgValue><ssdm name="W1_0_1_load"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:101 %W1_0_2_load = load i2 %W1_0_2

]]></Node>
<StgValue><ssdm name="W1_0_2_load"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:102 %W1_0_3_load = load i2 %W1_0_3

]]></Node>
<StgValue><ssdm name="W1_0_3_load"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:103 %W1_1_0_load = load i2 %W1_1_0

]]></Node>
<StgValue><ssdm name="W1_1_0_load"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:104 %W1_1_1_load = load i2 %W1_1_1

]]></Node>
<StgValue><ssdm name="W1_1_1_load"/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:105 %W1_1_2_load = load i2 %W1_1_2

]]></Node>
<StgValue><ssdm name="W1_1_2_load"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:106 %W1_1_3_load = load i2 %W1_1_3

]]></Node>
<StgValue><ssdm name="W1_1_3_load"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:107 %W1_2_0_load = load i2 %W1_2_0

]]></Node>
<StgValue><ssdm name="W1_2_0_load"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:108 %W1_2_1_load = load i2 %W1_2_1

]]></Node>
<StgValue><ssdm name="W1_2_1_load"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:109 %W1_2_2_load = load i2 %W1_2_2

]]></Node>
<StgValue><ssdm name="W1_2_2_load"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:110 %W1_2_3_load = load i2 %W1_2_3

]]></Node>
<StgValue><ssdm name="W1_2_3_load"/></StgValue>
</operation>

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:111 %W1_3_0_load = load i2 %W1_3_0

]]></Node>
<StgValue><ssdm name="W1_3_0_load"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:112 %W1_3_1_load = load i2 %W1_3_1

]]></Node>
<StgValue><ssdm name="W1_3_1_load"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:113 %W1_3_2_load = load i2 %W1_3_2

]]></Node>
<StgValue><ssdm name="W1_3_2_load"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:114 %W1_3_3_load = load i2 %W1_3_3

]]></Node>
<StgValue><ssdm name="W1_3_3_load"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:115 %W1_4_0_load = load i2 %W1_4_0

]]></Node>
<StgValue><ssdm name="W1_4_0_load"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:116 %W1_4_1_load = load i2 %W1_4_1

]]></Node>
<StgValue><ssdm name="W1_4_1_load"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:117 %W1_4_2_load = load i2 %W1_4_2

]]></Node>
<StgValue><ssdm name="W1_4_2_load"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:118 %W1_4_3_load = load i2 %W1_4_3

]]></Node>
<StgValue><ssdm name="W1_4_3_load"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:119 %W1_5_0_load = load i2 %W1_5_0

]]></Node>
<StgValue><ssdm name="W1_5_0_load"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:120 %W1_5_1_load = load i2 %W1_5_1

]]></Node>
<StgValue><ssdm name="W1_5_1_load"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:121 %W1_5_2_load = load i2 %W1_5_2

]]></Node>
<StgValue><ssdm name="W1_5_2_load"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:122 %W1_5_3_load = load i2 %W1_5_3

]]></Node>
<StgValue><ssdm name="W1_5_3_load"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:123 %W1_6_0_load = load i2 %W1_6_0

]]></Node>
<StgValue><ssdm name="W1_6_0_load"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:124 %W1_6_1_load = load i2 %W1_6_1

]]></Node>
<StgValue><ssdm name="W1_6_1_load"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:125 %W1_6_2_load = load i2 %W1_6_2

]]></Node>
<StgValue><ssdm name="W1_6_2_load"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:126 %W1_6_3_load = load i2 %W1_6_3

]]></Node>
<StgValue><ssdm name="W1_6_3_load"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:127 %W1_7_0_load = load i2 %W1_7_0

]]></Node>
<StgValue><ssdm name="W1_7_0_load"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:128 %W1_7_1_load = load i2 %W1_7_1

]]></Node>
<StgValue><ssdm name="W1_7_1_load"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:129 %W1_7_2_load = load i2 %W1_7_2

]]></Node>
<StgValue><ssdm name="W1_7_2_load"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
entry:130 %W1_7_3_load = load i2 %W1_7_3

]]></Node>
<StgValue><ssdm name="W1_7_3_load"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2">
<![CDATA[
entry:131 %call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_136_1, i8 %W1_out, i2 %W1_0_0_load, i2 %W1_0_1_load, i2 %W1_0_2_load, i2 %W1_0_3_load, i2 %W1_1_0_load, i2 %W1_1_1_load, i2 %W1_1_2_load, i2 %W1_1_3_load, i2 %W1_2_0_load, i2 %W1_2_1_load, i2 %W1_2_2_load, i2 %W1_2_3_load, i2 %W1_3_0_load, i2 %W1_3_1_load, i2 %W1_3_2_load, i2 %W1_3_3_load, i2 %W1_4_0_load, i2 %W1_4_1_load, i2 %W1_4_2_load, i2 %W1_4_3_load, i2 %W1_5_0_load, i2 %W1_5_1_load, i2 %W1_5_2_load, i2 %W1_5_3_load, i2 %W1_6_0_load, i2 %W1_6_1_load, i2 %W1_6_2_load, i2 %W1_6_3_load, i2 %W1_7_0_load, i2 %W1_7_1_load, i2 %W1_7_2_load, i2 %W1_7_3_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:132 %call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_141_4, i8 %W2_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="107" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:0 %spectopmodule_ln105 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln105"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_0, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_0, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_1, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_26, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_1, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_2, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_11, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_2, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_3, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_0, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_3, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_4, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_1, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_4, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_5, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_2, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_5, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_6, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_3, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_6, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_pos_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_7, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_4, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_pos_7, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_0, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_5, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_0, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_1, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_6, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_1, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_2, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_7, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_2, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_3, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_18, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_3, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_4, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_9, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_4, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:40 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:41 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_5, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_12, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_5, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_6, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_25, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:45 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_6, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="153" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:46 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %img_neg_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="154" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:47 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_7, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_13, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="155" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %img_neg_7, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %last_sample

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="157" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %last_sample, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_14, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:51 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %last_sample, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:52 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sample_idx

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:53 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sample_idx, void @empty_19, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty_21, void @empty_20, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sample_idx, void @empty_24, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %leds_port

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %leds_port, void @empty_15, i32 4294967295, i32 4294967295, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:57 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W1_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:58 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %W1_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:59 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %W2_out, void @empty_16, i32 0, i32 0, void @empty_23, i32 4294967295, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="167" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:60 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %W2_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="168" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:61 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_19, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_21, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="169" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="2" op_6_bw="2" op_7_bw="2" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="2" op_25_bw="2" op_26_bw="2" op_27_bw="2" op_28_bw="2" op_29_bw="2" op_30_bw="2" op_31_bw="2" op_32_bw="2" op_33_bw="2">
<![CDATA[
entry:131 %call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_136_1, i8 %W1_out, i2 %W1_0_0_load, i2 %W1_0_1_load, i2 %W1_0_2_load, i2 %W1_0_3_load, i2 %W1_1_0_load, i2 %W1_1_1_load, i2 %W1_1_2_load, i2 %W1_1_3_load, i2 %W1_2_0_load, i2 %W1_2_1_load, i2 %W1_2_2_load, i2 %W1_2_3_load, i2 %W1_3_0_load, i2 %W1_3_1_load, i2 %W1_3_2_load, i2 %W1_3_3_load, i2 %W1_4_0_load, i2 %W1_4_1_load, i2 %W1_4_2_load, i2 %W1_4_3_load, i2 %W1_5_0_load, i2 %W1_5_1_load, i2 %W1_5_2_load, i2 %W1_5_3_load, i2 %W1_6_0_load, i2 %W1_6_1_load, i2 %W1_6_2_load, i2 %W1_6_3_load, i2 %W1_7_0_load, i2 %W1_7_1_load, i2 %W1_7_2_load, i2 %W1_7_3_load

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="170" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
entry:132 %call_ln0 = call void @train_step_Pipeline_VITIS_LOOP_141_4, i8 %W2_out

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="171" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0">
<![CDATA[
entry:142 %ret_ln147 = ret

]]></Node>
<StgValue><ssdm name="ret_ln147"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
