Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Nov 25 11:17:21 2023
| Host         : Ganesh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7z010
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   108 |
|    Minimum number of control sets                        |   108 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   121 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   108 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             235 |          126 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              26 |            8 |
| Yes          | No                    | No                     |              91 |           54 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1067 |          368 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |               Enable Signal              |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+------------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  ps2_rx_unit/scan_done_tick |                                          |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[1]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[5]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[4]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[7]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[3]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[6]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[0]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
| ~ps2c_IBUF_BUFG             | ps2_rx_unit/rx_data[2]_i_1_n_0           |                                       |                1 |              1 |         1.00 |
|  dispDriver/clk_TMDS        |                                          | dispDriver/p_0_out_inferred__0/i__n_0 |                1 |              4 |         4.00 |
| ~current_state[0]           |                                          | ps2_rx_unit/Q[1]                      |                2 |              4 |         2.00 |
|  clk_BUFG                   | control_unit/mainDecoder/state_reg[1]_15 | control_unit/mainDecoder/PC1_reg[27]  |                4 |              4 |         1.00 |
|  clk_BUFG                   | control_unit/mainDecoder/ramIsRead       |                                       |                2 |              4 |         2.00 |
| ~clk_BUFG                   |                                          | reset_IBUF                            |                3 |              4 |         1.33 |
| ~current_state[0]           |                                          |                                       |                2 |              4 |         2.00 |
| ~ps2c_IBUF_BUFG             |                                          |                                       |                2 |              5 |         2.50 |
|  clk_BUFG                   | control_unit/mainDecoder/readKeyboard    | control_unit/mainDecoder/dample_reg_0 |                2 |              7 |         3.50 |
|  dispDriver/pixclk          |                                          | dispDriver/encode_R/SR[0]             |                2 |              8 |         4.00 |
|  dispDriver/pixclk          |                                          | dispDriver/CounterY                   |                3 |             10 |         3.33 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_9   |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_12   |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_1    |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]     |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_2   |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_4    |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_7    |                                       |                5 |             16 |         3.20 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_5    |                                       |                5 |             16 |         3.20 |
|  dispDriver/pixclk          | dispDriver/CounterY                      |                                       |                6 |             19 |         3.17 |
|  sysclk_IBUF_BUFG           |                                          |                                       |                6 |             23 |         3.83 |
|  dispDriver/clk_TMDS        |                                          |                                       |                7 |             31 |         4.43 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_7    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_0    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_10   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_11   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_1    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_13   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_14   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_15   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_4   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_2   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_4   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_7   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_8   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_3    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]      |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_3   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_1   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_1    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_4   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_5    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_6   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_6    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]      |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_8   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_0    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[1]_2    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_0    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_6   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_2   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_10   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_5   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_5   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]     |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_1   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_5   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_1   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[11]_3   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[13]_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_3   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_7   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[12]_2   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_4    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_11   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_13   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_12   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_5    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_8    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_6    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_14   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_2    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_9    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_3    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_4    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_8    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_5   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/E[0]            | reset_IBUF                            |               18 |             32 |         1.78 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[9]_7    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_9    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_10  |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_3    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_6   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_2    |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_11  |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_4   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_0   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_1   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[10]_3   |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]      |                                       |                8 |             32 |         4.00 |
|  clk_BUFG                   | control_unit/mainDecoder/PC1_reg[0]_6    |                                       |                8 |             32 |         4.00 |
| ~clk_BUFG                   |                                          |                                       |               23 |             32 |         1.39 |
|  dispDriver/pixclk          |                                          |                                       |               21 |             41 |         1.95 |
|  clk_BUFG                   | control_unit/mainDecoder/state_reg[1]_15 |                                       |               38 |             60 |         1.58 |
|  clk_BUFG                   |                                          |                                       |               64 |             98 |         1.53 |
|  clk_BUFG                   | control_unit/mainDecoder/regwrite        | reset_IBUF                            |              344 |           1024 |         2.98 |
+-----------------------------+------------------------------------------+---------------------------------------+------------------+----------------+--------------+


