#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 25 14:25:26 2019
# Process ID: 35292
# Current directory: C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.runs/synth_1
# Command line: vivado.exe -log Final_prosjekt_top_file.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Final_prosjekt_top_file.tcl
# Log file: C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.runs/synth_1/Final_prosjekt_top_file.vds
# Journal file: C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Final_prosjekt_top_file.tcl -notrace
Command: synth_design -top Final_prosjekt_top_file -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 362.773 ; gain = 100.668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Final_prosjekt_top_file' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Final_prosjekt_top_file.vhd:24]
INFO: [Synth 8-3491] module 'Top_file_del_1_prosjekt' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:10' bound to instance 'Del_1' of component 'Top_file_del_1_prosjekt' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Final_prosjekt_top_file.vhd:43]
INFO: [Synth 8-638] synthesizing module 'Top_file_del_1_prosjekt' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:22]
INFO: [Synth 8-3491] module 'FSM_Ram' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:12' bound to instance 'fsm_display' of component 'FSM_Ram' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:63]
INFO: [Synth 8-638] synthesizing module 'FSM_Ram' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:63]
WARNING: [Synth 8-614] signal 'Counter_display_Q' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:76]
INFO: [Synth 8-3491] module 'ele112_UpCounter' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Counter_display.vhd:8' bound to instance 'Counter_n' of component 'ele112_UpCounter' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:97]
INFO: [Synth 8-638] synthesizing module 'ele112_UpCounter' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Counter_display.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ele112_UpCounter' (1#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Counter_display.vhd:16]
INFO: [Synth 8-3491] module 'MUX_display_RAM' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:9' bound to instance 'mux_1' of component 'MUX_display_RAM' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:100]
INFO: [Synth 8-638] synthesizing module 'MUX_display_RAM' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:20]
WARNING: [Synth 8-614] signal 'a1' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:23]
WARNING: [Synth 8-614] signal 'a2' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:23]
WARNING: [Synth 8-614] signal 'a3' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:23]
WARNING: [Synth 8-614] signal 'a4' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:23]
WARNING: [Synth 8-614] signal 'a5' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:23]
WARNING: [Synth 8-614] signal 'a6' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_display_RAM' (2#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_display_RAM.vhd:20]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Decoder_3_to_8.vhd:6' bound to instance 'decoder_1' of component 'decoder' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:103]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Decoder_3_to_8.vhd:12]
INFO: [Synth 8-226] default block is never used [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Decoder_3_to_8.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'decoder' (3#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Decoder_3_to_8.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'FSM_Ram' (4#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:27]
INFO: [Synth 8-3491] module 'clock_div_pow2' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Clock_divider.vhd:28' bound to instance 'CLK_divider' of component 'clock_div_pow2' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:78]
INFO: [Synth 8-638] synthesizing module 'clock_div_pow2' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Clock_divider.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'clock_div_pow2' (5#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Clock_divider.vhd:37]
INFO: [Synth 8-3491] module 'scale_clock' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Clk_divider_100_MHz.vhd:5' bound to instance 'Prescaler' of component 'scale_clock' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:86]
INFO: [Synth 8-638] synthesizing module 'scale_clock' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Clk_divider_100_MHz.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'scale_clock' (6#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Clk_divider_100_MHz.vhd:12]
INFO: [Synth 8-3491] module 'MUX_4' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_4.vhd:4' bound to instance 'Mux_clock_div' of component 'MUX_4' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:93]
INFO: [Synth 8-638] synthesizing module 'MUX_4' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_4.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'MUX_4' (7#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_4.vhd:10]
INFO: [Synth 8-3491] module 'register_12bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:34' bound to instance 'idle_reg' of component 'register_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:98]
INFO: [Synth 8-638] synthesizing module 'register_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'register_12bit' (8#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:42]
INFO: [Synth 8-3491] module 'register_12bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:34' bound to instance 'X_reg' of component 'register_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:105]
INFO: [Synth 8-3491] module 'register_12bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:34' bound to instance 'Y_reg' of component 'register_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:111]
INFO: [Synth 8-3491] module 'register_12bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:34' bound to instance 'Z_reg' of component 'register_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:117]
INFO: [Synth 8-3491] module 'register_12bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/12_bit_register.vhd:34' bound to instance 'T_reg' of component 'register_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:123]
INFO: [Synth 8-3491] module 'FSM_1' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_1.vhd:25' bound to instance 'Fsm_1_sw' of component 'FSM_1' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:128]
INFO: [Synth 8-638] synthesizing module 'FSM_1' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'FSM_1' (9#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_1.vhd:31]
INFO: [Synth 8-3491] module 'MUX_xyzt_reg' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_xyzt_reg.vhd:4' bound to instance 'Mux_xyzt' of component 'MUX_xyzt_reg' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:133]
INFO: [Synth 8-638] synthesizing module 'MUX_xyzt_reg' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_xyzt_reg.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'MUX_xyzt_reg' (10#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/MUX_xyzt_reg.vhd:10]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'toers_komp_inv' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/toers_komp_inv.vhd:11' bound to instance 'Twos_com' of component 'toers_komp_inv' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:138]
INFO: [Synth 8-638] synthesizing module 'toers_komp_inv' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/toers_komp_inv.vhd:18]
	Parameter N bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 'a' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/toers_komp_inv.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'toers_komp_inv' (11#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/toers_komp_inv.vhd:18]
INFO: [Synth 8-3491] module 'bin2bcd_12bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/BCD_binary_to_decimal.vhd:9' bound to instance 'BCD_display' of component 'bin2bcd_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:143]
INFO: [Synth 8-638] synthesizing module 'bin2bcd_12bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/BCD_binary_to_decimal.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd_12bit' (12#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/BCD_binary_to_decimal.vhd:18]
INFO: [Synth 8-3491] module 'pluss_minus' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/pluss_minus.vhd:34' bound to instance 'fortegn_display' of component 'pluss_minus' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:154]
INFO: [Synth 8-638] synthesizing module 'pluss_minus' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/pluss_minus.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'pluss_minus' (13#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/pluss_minus.vhd:39]
INFO: [Synth 8-3491] module 'register_shown' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/register_shown.vhd:9' bound to instance 'X_Y_Z_shown' of component 'register_shown' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:158]
INFO: [Synth 8-638] synthesizing module 'register_shown' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/register_shown.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'register_shown' (14#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/register_shown.vhd:14]
INFO: [Synth 8-3491] module 'fourbittil7segment' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/4bittil7segment.vhd:9' bound to instance 'first_rigisters' of component 'fourbittil7segment' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:162]
INFO: [Synth 8-638] synthesizing module 'fourbittil7segment' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/4bittil7segment.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'fourbittil7segment' (15#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/4bittil7segment.vhd:14]
INFO: [Synth 8-3491] module 'fourbittil7segment' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/4bittil7segment.vhd:9' bound to instance 'second_rigisters' of component 'fourbittil7segment' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:166]
INFO: [Synth 8-3491] module 'fourbittil7segment' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/4bittil7segment.vhd:9' bound to instance 'third_rigisters' of component 'fourbittil7segment' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:171]
INFO: [Synth 8-3491] module 'fourbittil7segment' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/4bittil7segment.vhd:9' bound to instance 'fourth_rigisters' of component 'fourbittil7segment' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:176]
INFO: [Synth 8-3491] module 'register_8bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:9' bound to instance 'Reg_0_ram' of component 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:181]
INFO: [Synth 8-638] synthesizing module 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'register_8bit' (16#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:17]
INFO: [Synth 8-3491] module 'register_8bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:9' bound to instance 'Reg_1_ram' of component 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:187]
INFO: [Synth 8-3491] module 'register_8bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:9' bound to instance 'Reg_2_ram' of component 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:193]
INFO: [Synth 8-3491] module 'register_8bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:9' bound to instance 'Reg_3_ram' of component 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:199]
INFO: [Synth 8-3491] module 'register_8bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:9' bound to instance 'Reg_4_ram' of component 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:205]
INFO: [Synth 8-3491] module 'register_8bit' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/8_bit_register.vhd:9' bound to instance 'Reg_5_ram' of component 'register_8bit' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:211]
INFO: [Synth 8-3491] module 'Decimal_point_reg_4' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_4.vhd:12' bound to instance 'Decimal_point_4' of component 'Decimal_point_reg_4' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:217]
INFO: [Synth 8-638] synthesizing module 'Decimal_point_reg_4' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_4.vhd:18]
WARNING: [Synth 8-614] signal 'w' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_4.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'Decimal_point_reg_4' (17#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_4.vhd:18]
INFO: [Synth 8-3491] module 'Decimal_point_reg_2' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_2.vhd:10' bound to instance 'Decimal_point_2' of component 'Decimal_point_reg_2' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:222]
INFO: [Synth 8-638] synthesizing module 'Decimal_point_reg_2' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_2.vhd:16]
WARNING: [Synth 8-614] signal 'w' is read in the process but is not in the sensitivity list [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_2.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Decimal_point_reg_2' (18#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/imports/Final_project.srcs/Decimal_point_reg_2.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Top_file_del_1_prosjekt' (19#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Top_file_del_1_prosjekt.vhd:22]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'ADXL362Ctrl' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:89' bound to instance 'ADXL_362_ctrl' of component 'ADXL362Ctrl' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Final_prosjekt_top_file.vhd:55]
INFO: [Synth 8-638] synthesizing module 'ADXL362Ctrl' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:117]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
	Parameter NUM_READS_AVG bound to: 16 - type: integer 
	Parameter UPDATE_FREQUENCY_HZ bound to: 1000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:365]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'SPI_If' declared at 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/SPI_if.vhd:42' bound to instance 'SPI_Interface' of component 'SPI_If' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:373]
INFO: [Synth 8-638] synthesizing module 'SPI_If' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/SPI_if.vhd:66]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 108000000 - type: integer 
	Parameter SCLK_FREQUENCY_HZ bound to: 1000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "USER" *) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/SPI_if.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'SPI_If' (20#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/SPI_if.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'ADXL362Ctrl' (21#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'Final_prosjekt_top_file' (22#1) [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Final_prosjekt_top_file.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.723 ; gain = 158.617
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.723 ; gain = 158.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 420.723 ; gain = 158.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/constrs_1/imports/Final_project/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/constrs_1/imports/Final_project/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/constrs_1/imports/Final_project/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Final_prosjekt_top_file_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Final_prosjekt_top_file_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.855 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 769.855 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 769.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 769.855 ; gain = 507.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 769.855 ; gain = 507.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 769.855 ; gain = 507.750
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1Hz_i" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'y_reg' in module 'FSM_1'
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'StC_reg' in module 'SPI_If'
INFO: [Synth 8-5546] ROM "SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "StN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_SendRec_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Spi_Trans_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'StC_Adxl_Ctrl_reg' in module 'ADXL362Ctrl'
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Spi_SendRec" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "StN_Spi_Trans" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "StN_Adxl_Ctrl" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg_Data[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[1]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cmd_Reg[2]" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Cnt_Bytes_Sent" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 's_decoder_reg' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/FSM_Ram.vhd:89]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                      s0 |                              000 |                              001
                      s4 |                              001 |                              101
                      s3 |                              010 |                              100
                      s2 |                              011 |                              011
                      s1 |                              100 |                              010
                  s_idle |                              101 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'y_reg' using encoding 'sequential' in module 'FSM_1'
WARNING: [Synth 8-327] inferring latch for variable 'a_reg' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/toers_komp_inv.vhd:27]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                               00 |                         10100000
               stprepare |                               01 |                         00001001
                 stshift |                               10 |                         01011011
                  stdone |                               11 |                         00001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_reg' using encoding 'sequential' in module 'SPI_If'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
        stspisendrecidle |                              000 |                          0000000
         stspipreparecmd |                              001 |                          1000001
         stspisendstartw |                              010 |                          0001011
        stspiwaitondonew |                              011 |                          0000111
         stspisendstartr |                              100 |                          0001110
        stspiwaitondoner |                              101 |                          0100100
        stspisendrecdone |                              110 |                          0010101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_SendRec_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stspitransidle |                              000 |                       0000000000
     stspiprepandsendcmd |                              001 |                       1111100001
       stspiwaitondonesr |                              010 |                       0000110011
     stspiwaitforssinact |                              011 |                       0000000010
          stspitransdone |                              100 |                       0000001110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Spi_Trans_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
          stadxlctrlidle |                             0000 |                     100100000000
      stadxlsendresetcmd |                             0001 |                     011001000001
     stadxlwaitresetdone |                             0010 |                     010000000011
    stadxlconf_remaining |                             0011 |                     011001000010
stadxlwaitsampleratetick |                             0100 |                     000100000110
       stadxlread_status |                             0101 |                     011001000111
         stadxlread_data |                             0110 |                     011000000101
      stadxlformatandsum |                             0111 |                     000010101101
         stadxlread_done |                             1000 |                     000001011111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'StC_Adxl_Ctrl_reg' using encoding 'sequential' in module 'ADXL362Ctrl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 769.855 ; gain = 507.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 24    
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               27 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 20    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 3     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 2     
	   5 Input      8 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 18    
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	  27 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 27    
	   4 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ele112_UpCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module FSM_Ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_div_pow2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module scale_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module MUX_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module register_12bit 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module FSM_1 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      3 Bit        Muxes := 1     
	  27 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module MUX_xyzt_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
Module toers_komp_inv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module bin2bcd_12bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 23    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 15    
Module pluss_minus 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module register_shown 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
Module register_8bit 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Decimal_point_reg_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module Decimal_point_reg_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
Module SPI_If 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module ADXL362Ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   5 Input     10 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 21    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ADXL_362_ctrl/Cmd_Reg_Data_Addr_reg[1:0]' into 'ADXL_362_ctrl/Cmd_Reg_Data_Addr_reg[1:0]' [C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.srcs/sources_1/new/Main_file_adxl.vhd:451]
INFO: [Synth 8-5544] ROM "ADXL_362_ctrl/Cmd_Reg_Addr_Done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ADXL_362_ctrl/Cnt_Num_Reads_Done" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Del_1/Prescaler/clk_1Hz_i" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ADXL_362_ctrl/SPI_Interface/SCLK_2X_TICK" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_362_ctrl/Sample_Rate_Tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADXL_362_ctrl/Cnt_SS_Inactive_done" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Final_prosjekt_top_file has port Decoder_Final[7] driven by constant 1
WARNING: [Synth 8-3917] design Final_prosjekt_top_file has port Decoder_Final[6] driven by constant 1
INFO: [Synth 8-3886] merging instance 'ADXL_362_ctrl/Cmd_Reg_reg[0][0]' (FDRE) to 'ADXL_362_ctrl/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'ADXL_362_ctrl/Cmd_Reg_reg[0][3]' (FDRE) to 'ADXL_362_ctrl/Cmd_Reg_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ADXL_362_ctrl/Cmd_Reg_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ADXL_362_ctrl/Cmd_Reg_reg[1][7] )
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[0]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[1]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[2]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[3]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[4]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[5]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[6]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[10]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[9]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[8]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3886] merging instance 'Del_1/idle_reg/Q_reg[7]' (FD_1) to 'Del_1/idle_reg/Q_reg[11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Del_1/idle_reg/Q_reg[11] )
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_2_ram/Q_reg[0]' (FD_1) to 'Del_1/Reg_5_ram/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_0_ram/Q_reg[0]' (FD_1) to 'Del_1/Reg_5_ram/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_5_ram/Q_reg[0]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_4_ram/Q_reg[0]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_4_ram/Q_reg[2]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_4_ram/Q_reg[3]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[4]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_4_ram/Q_reg[4]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[5]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_4_ram/Q_reg[5]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[6]'
INFO: [Synth 8-3886] merging instance 'Del_1/Reg_4_ram/Q_reg[6]' (FD_1) to 'Del_1/Reg_4_ram/Q_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Del_1/Reg_4_ram/Q_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 823.496 ; gain = 561.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 823.496 ; gain = 561.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 823.496 ; gain = 561.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    35|
|3     |LUT1   |     8|
|4     |LUT2   |   105|
|5     |LUT3   |    44|
|6     |LUT4   |    50|
|7     |LUT5   |    41|
|8     |LUT6   |   136|
|9     |FDCE   |     3|
|10    |FDRE   |   408|
|11    |FDSE   |    23|
|12    |LD     |    14|
|13    |IBUF   |     9|
|14    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+------------------+------------------------+------+
|      |Instance          |Module                  |Cells |
+------+------------------+------------------------+------+
|1     |top               |                        |   897|
|2     |  ADXL_362_ctrl   |ADXL362Ctrl             |   518|
|3     |    SPI_Interface |SPI_If                  |    78|
|4     |  Del_1           |Top_file_del_1_prosjekt |   349|
|5     |    CLK_divider   |clock_div_pow2          |     6|
|6     |    Fsm_1_sw      |FSM_1                   |   133|
|7     |    Mux_clock_div |MUX_4                   |     1|
|8     |    Prescaler     |scale_clock             |    44|
|9     |    Reg_0_ram     |register_8bit           |     7|
|10    |    Reg_1_ram     |register_8bit_0         |     8|
|11    |    Reg_2_ram     |register_8bit_1         |     7|
|12    |    Reg_3_ram     |register_8bit_2         |     8|
|13    |    Reg_4_ram     |register_8bit_3         |     1|
|14    |    Reg_5_ram     |register_8bit_4         |     7|
|15    |    T_reg         |register_12bit          |    12|
|16    |    Twos_com      |toers_komp_inv          |    14|
|17    |    X_reg         |register_12bit_5        |    12|
|18    |    Y_reg         |register_12bit_6        |    12|
|19    |    Z_reg         |register_12bit_7        |    12|
|20    |    fsm_display   |FSM_Ram                 |    65|
|21    |      Counter_n   |ele112_UpCounter        |     8|
+------+------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 831.125 ; gain = 219.887
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 831.125 ; gain = 569.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.125 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14 instances were transformed.
  LD => LDCE: 14 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 831.125 ; gain = 579.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 831.125 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rawi/Documents/UiA/Vr_19/ELE_112/Lab/prosjekt/Final_project.runs/synth_1/Final_prosjekt_top_file.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Final_prosjekt_top_file_utilization_synth.rpt -pb Final_prosjekt_top_file_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 14:26:08 2019...
