INFO-FLOW: Workspace /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1 opened at Mon Dec 15 18:24:15 CET 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=obj_detect 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=obj_detect
Execute     config_export -display_name=obj_detect 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1
Execute     config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=DuyManhNGUYEN 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=DuyManhNGUYEN
Execute     config_export -vendor=DuyManhNGUYEN 
Command   open_solution done; 0.31 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name obj_detect -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 -rtl verilog -vendor DuyManhNGUYEN 
INFO: [HLS 200-1510] Running: config_export -display_name obj_detect -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 -rtl verilog -vendor DuyManhNGUYEN 
Execute   source ./Obj_Detect_ver6/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Obj_Detect_ver6/solution1/directives.tcl
Execute     set_directive_top -name hls_object_green_classification hls_object_green_classification 
INFO: [HLS 200-1510] Running: set_directive_top -name hls_object_green_classification hls_object_green_classification 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 203.605 MB.
Execute       set_directive_top hls_object_green_classification -name=hls_object_green_classification 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'obj_detect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling obj_detect.cpp as C++
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang obj_detect.cpp -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.cpp.clang.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/clang.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/.systemc_flag -fix-errors /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.34 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/all.directive.json -fix-errors /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.64 sec.
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2.29 seconds. CPU system time: 0.32 seconds. Elapsed time: 2.82 seconds; current allocated memory: 205.133 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/obj_detect.g.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libhlsmc++_39.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.21 sec.
Execute       run_link_or_opt -opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification -reflow-float-conversion -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.54 sec.
Execute       run_link_or_opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2023.1/lnx64/lib/libfloatconversion_39.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2023.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=hls_object_green_classification -mllvm -hls-db-dir -mllvm /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg484-1 2> /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
Execute       send_msg_by_id INFO @200-1995@%s%s%s 7,309 Compile/Link /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 7,309 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,151 Unroll/Inline /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,151 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,097 Performance/Pipeline /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,097 instructions in the design after the 'Performance/Pipeline' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 1,232 Optimizations /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,232 instructions in the design after the 'Optimizations' phase of compilation. See the Design Size Report for more details: /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'uf_find(ap_uint<16>*, ap_uint<16>)' into 'uf_union(ap_uint<16>*, ap_uint<16>, ap_uint<16>)' (obj_detect.cpp:39:19)
INFO: [HLS 214-131] Inlining function 'uf_find(ap_uint<16>*, ap_uint<16>)' into 'uf_union(ap_uint<16>*, ap_uint<16>, ap_uint<16>)' (obj_detect.cpp:40:19)
INFO: [HLS 214-131] Inlining function 'is_green_rgb(ap_uint<8>, ap_uint<8>, ap_uint<8>)' into 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)' (obj_detect.cpp:267:31)
INFO: [HLS 214-131] Inlining function 'uf_find(ap_uint<16>*, ap_uint<16>)' into 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)' (obj_detect.cpp:202:29)
INFO: [HLS 214-131] Inlining function 'uf_union(ap_uint<16>*, ap_uint<16>, ap_uint<16>)' into 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)' (obj_detect.cpp:173:42)
INFO: [HLS 214-291] Loop 'Pass1_5_inner1' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:187:25)
INFO: [HLS 214-291] Loop 'Pass1_5_inner2' is marked as complete unroll implied by the pipeline pragma (obj_detect.cpp:188:26)
INFO: [HLS 214-186] Unrolling loop 'Pass1_5_inner1' (obj_detect.cpp:187:25) in function 'hls_object_green_classification' completely with a factor of 3 (obj_detect.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'Pass1_5_inner2' (obj_detect.cpp:188:26) in function 'hls_object_green_classification' completely with a factor of 3 (obj_detect.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_window' (obj_detect.cpp:141:17) in function 'hls_object_green_classification' completely with a factor of 3 (obj_detect.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_PsS7_PS2_ILi1EERS2_ILi16EEE7linebuf': Complete partitioning on dimension 1. (obj_detect.cpp:116:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)::edge_mask' due to pipeline pragma (obj_detect.cpp:185:9)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'hls_object_green_classification(hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<24>, 1ul, 1ul, 1ul>, 0>&, short*, short*, ap_uint<1>*, ap_uint<16>&)::edge_mask' due to pipeline pragma (obj_detect.cpp:185:9)
INFO: [HLS 214-248] Applying array_partition to '_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm1ELm1EEELi0EEES6_PsS7_PS2_ILi1EERS2_ILi16EEE9edge_mask': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (obj_detect.cpp:76:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.37 seconds. CPU system time: 0.21 seconds. Elapsed time: 7.04 seconds; current allocated memory: 207.027 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 207.027 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hls_object_green_classification -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.0.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 212.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.1.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 212.918 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.g.1.bc to /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.1.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (obj_detect.cpp:26) in function 'hls_object_green_classification' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (obj_detect.cpp:28) in function 'hls_object_green_classification' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (obj_detect.cpp:26) in function 'hls_object_green_classification' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (obj_detect.cpp:28) in function 'hls_object_green_classification' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_26_1' (obj_detect.cpp:26) in function 'hls_object_green_classification' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_28_2' (obj_detect.cpp:28) in function 'hls_object_green_classification' automatically.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PASS_3_5_1' (obj_detect.cpp:237:22) in function 'hls_object_green_classification'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PASS_3_5_2_in' (obj_detect.cpp:245:30) in function 'hls_object_green_classification'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 1 for loop 'PASS_3_5_2_out' (obj_detect.cpp:243:26) in function 'hls_object_green_classification'.
Command         transform done; 0.27 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (obj_detect.cpp:129:13) to (obj_detect.cpp:153:21) in function 'hls_object_green_classification'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (obj_detect.cpp:168:52) to (obj_detect.cpp:173:20) in function 'hls_object_green_classification'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (obj_detect.cpp:288:9) to (obj_detect.cpp:286:13) in function 'hls_object_green_classification'... converting 4 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hls_object_green_classification' (obj_detect.cpp:18:22)...15 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 240.000 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.2.bc -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop upper bound from 65535 to 63 for loop 'VITIS_LOOP_311_6' (obj_detect.cpp:311:28) in function 'hls_object_green_classification'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 63) < AVE (= 32767)) for loop 'VITIS_LOOP_311_6' (obj_detect.cpp:311:28) in function 'hls_object_green_classification'.
WARNING: [HLS 200-960] Cannot flatten loop 'PASS_1' (obj_detect.cpp:126:10) in function 'hls_object_green_classification' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'PASS2' (obj_detect.cpp:199:9) in function 'hls_object_green_classification' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_206_1' (obj_detect.cpp:206:20) in function 'hls_object_green_classification'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_218_3' (obj_detect.cpp:218:20) in function 'hls_object_green_classification'.
WARNING: [HLS 200-960] Cannot flatten loop 'PASS_3_5_2_out' (obj_detect.cpp:243:18) in function 'hls_object_green_classification' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'pass5_out' (obj_detect.cpp:285:13) in function 'hls_object_green_classification'.
Execute           auto_get_db
Command         transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 388.250 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.02 sec.
Command     elaborate done; 10.88 sec.
Execute     ap_eval exec zip -j /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hls_object_green_classification' ...
Execute       ap_set_top_model hls_object_green_classification 
Execute       get_model_list hls_object_green_classification -filter all-wo-channel -topdown 
Execute       preproc_iomode -model hls_object_green_classification 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_pass_4 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       preproc_iomode -model hls_object_green_classification_Pipeline_InitLoop 
Execute       get_model_list hls_object_green_classification -filter all-wo-channel 
INFO-FLOW: Model list for configure: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 hls_object_green_classification
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_InitLoop ...
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_InitLoop 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_Pass1_5_inner0 ...
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_PASS_3_5_1 ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_PASS_3_5_2_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_pass_4 ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_pass_4 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_pass5_out_pass5_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO-FLOW: Configuring Module : hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       apply_spec_resource_limit hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
INFO-FLOW: Configuring Module : hls_object_green_classification ...
Execute       set_default_model hls_object_green_classification 
Execute       apply_spec_resource_limit hls_object_green_classification 
INFO-FLOW: Model list for preprocess: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 hls_object_green_classification
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_InitLoop ...
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_InitLoop 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_InitLoop 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_Pass1_5_inner0 ...
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_PASS_3_5_1 ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_PASS_3_5_2_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_pass_4 ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_pass_4 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass_4 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_pass5_out_pass5_in ...
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO-FLOW: Preprocessing Module: hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 ...
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       cdfg_preprocess -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
INFO-FLOW: Preprocessing Module: hls_object_green_classification ...
Execute       set_default_model hls_object_green_classification 
Execute       cdfg_preprocess -model hls_object_green_classification 
Execute       rtl_gen_preprocess hls_object_green_classification 
INFO-FLOW: Model list for synthesis: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 hls_object_green_classification
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_InitLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       schedule -model hls_object_green_classification_Pipeline_InitLoop 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'InitLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'InitLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 390.215 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_InitLoop.
Execute       set_default_model hls_object_green_classification_Pipeline_InitLoop 
Execute       bind -model hls_object_green_classification_Pipeline_InitLoop 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 390.215 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_InitLoop.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln26', obj_detect.cpp:26->obj_detect.cpp:39->obj_detect.cpp:173)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 390.672 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 390.672 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln28', obj_detect.cpp:28->obj_detect.cpp:39->obj_detect.cpp:173)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.090 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 391.090 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln26', obj_detect.cpp:26->obj_detect.cpp:40->obj_detect.cpp:173)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 391.445 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 391.445 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln28', obj_detect.cpp:28->obj_detect.cpp:40->obj_detect.cpp:173)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 391.824 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 391.824 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_Pass1_5_inner0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       schedule -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Pass1_5_inner0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, loop 'Pass1_5_inner0'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_Pass1_5_inner0.
Execute       set_default_model hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       bind -model hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_Pass1_5_inner0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_26_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln26', obj_detect.cpp:26->obj_detect.cpp:202)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'VITIS_LOOP_26_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_28_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln28', obj_detect.cpp:28->obj_detect.cpp:202)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_28_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_206_1_VITIS_LOOP_207_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 5, loop 'VITIS_LOOP_206_1_VITIS_LOOP_207_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 395.645 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_218_3_VITIS_LOOP_219_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 6, loop 'VITIS_LOOP_218_3_VITIS_LOOP_219_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 396.246 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 396.246 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_PASS_3_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       schedule -model hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PASS_3_5_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'PASS_3_5_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 396.711 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_PASS_3_5_1.
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       bind -model hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.711 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_PASS_3_5_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       schedule -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PASS_3_5_2_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'PASS_3_5_2_in'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 397.172 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_PASS_3_5_2_in.
Execute       set_default_model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       bind -model hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 397.172 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_PASS_3_5_2_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_pass_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       schedule -model hls_object_green_classification_Pipeline_pass_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pass_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 3, Depth = 8, loop 'pass_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 398.020 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_pass_4.
Execute       set_default_model hls_object_green_classification_Pipeline_pass_4 
Execute       bind -model hls_object_green_classification_Pipeline_pass_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 398.020 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_pass_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_276_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_276_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_276_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 398.863 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.863 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       schedule -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln294) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'pass5_out_pass5_in'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'pass5_out_pass5_in'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 399.742 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_pass5_out_pass5_in.
Execute       set_default_model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       bind -model hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 399.742 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_pass5_out_pass5_in.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification_Pipeline_VITIS_LOOP_311_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       schedule -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_311_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_311_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 400.652 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.
Execute       set_default_model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       bind -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 400.652 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hls_object_green_classification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model hls_object_green_classification 
Execute       schedule -model hls_object_green_classification 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln138_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln138) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln163) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln160_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.56 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 405.059 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.39 sec.
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.sched.adb -f 
INFO-FLOW: Finish scheduling hls_object_green_classification.
Execute       set_default_model hls_object_green_classification 
Execute       bind -model hls_object_green_classification 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.26 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 405.059 MB.
Execute       syn_report -verbosereport -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.14 sec.
Execute       db_write -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.bind.adb -f 
INFO-FLOW: Finish binding hls_object_green_classification.
Execute       get_model_list hls_object_green_classification -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_InitLoop 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass_4 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       rtl_gen_preprocess hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       rtl_gen_preprocess hls_object_green_classification 
INFO-FLOW: Model list for RTL generation: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 hls_object_green_classification
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_InitLoop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_InitLoop -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_InitLoop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 405.059 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_InitLoop -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop 
Execute       gen_rtl hls_object_green_classification_Pipeline_InitLoop -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_InitLoop 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_InitLoop -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_InitLoop_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_InitLoop -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_InitLoop_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_InitLoop -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_InitLoop -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_InitLoop -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_InitLoop -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 405.180 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_28_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_2' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 406.129 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 407.195 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_28_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_22' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 408.195 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_Pass1_5_inner0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_Pass1_5_inner0 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'Pass1_5_inner0' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_Pass1_5_inner0' pipeline 'Pass1_5_inner0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_1_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_Pass1_5_inner0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 411.344 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_Pass1_5_inner0 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       gen_rtl hls_object_green_classification_Pipeline_Pass1_5_inner0 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_Pass1_5_inner0 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_Pass1_5_inner0_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_Pass1_5_inner0_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_Pass1_5_inner0 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_Pass1_5_inner0 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_26_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 416.262 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_28_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_24' pipeline 'VITIS_LOOP_28_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_28_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 417.211 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_206_1_VITIS_LOOP_207_2' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2' pipeline 'VITIS_LOOP_206_1_VITIS_LOOP_207_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 418.492 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_218_3_VITIS_LOOP_219_4' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4' pipeline 'VITIS_LOOP_218_3_VITIS_LOOP_219_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 420.172 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_PASS_3_5_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_PASS_3_5_1 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_PASS_3_5_1' pipeline 'PASS_3_5_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_PASS_3_5_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 422.004 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_1 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_1 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_1 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_PASS_3_5_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_1_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_PASS_3_5_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_1_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_PASS_3_5_1 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_1 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_1 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_PASS_3_5_1 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_PASS_3_5_2_in -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_PASS_3_5_2_in' pipeline 'PASS_3_5_2_in' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_PASS_3_5_2_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 423.258 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_2_in -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       gen_rtl hls_object_green_classification_Pipeline_PASS_3_5_2_in -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_PASS_3_5_2_in 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_2_in_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_PASS_3_5_2_in_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_PASS_3_5_2_in -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_PASS_3_5_2_in -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_pass_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_pass_4 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_pass_4' pipeline 'pass_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_pass_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 425.227 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass_4 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass_4 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass_4 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_pass_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_pass_4_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_pass_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_pass_4_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_pass_4 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_pass_4 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_pass_4 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_pass_4 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_276_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_276_5' pipeline 'VITIS_LOOP_276_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_276_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 427.395 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_pass5_out_pass5_in -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_pass5_out_pass5_in' pipeline 'pass5_out_pass5_in' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_7ns_7ns_8ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_11ns_19_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_1_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_9ns_3ns_2_13_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_pass5_out_pass5_in'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 429.438 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass5_out_pass5_in -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       gen_rtl hls_object_green_classification_Pipeline_pass5_out_pass5_in -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_pass5_out_pass5_in 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_pass5_out_pass5_in_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_pass5_out_pass5_in_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_pass5_out_pass5_in -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_pass5_out_pass5_in -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification_Pipeline_VITIS_LOOP_311_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -top_prefix hls_object_green_classification_ -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'hls_object_green_classification_Pipeline_VITIS_LOOP_311_6' pipeline 'VITIS_LOOP_311_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification_Pipeline_VITIS_LOOP_311_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 432.070 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       gen_rtl hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification_hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
Execute       syn_report -csynth -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.adb 
Execute       db_write -model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hls_object_green_classification' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model hls_object_green_classification -top_prefix  -sub_prefix hls_object_green_classification_ -mg_file /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/obj_x' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/obj_y' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/obj_is_green' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hls_object_green_classification/object_count' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hls_object_green_classification' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_RAM_AUTO_1R1W' to 'hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_RAM_AUTO_1R1W' to 'hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_apcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmhbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmkbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_RAM_2P_BRAM_1R1W' to 'p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmlbW' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'object_count', 'obj_is_green', 'obj_x', 'obj_y' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_11s_11s_21s_21_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_14s_7ns_14ns_14_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_41ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6ns_40ns_41_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_11s_11s_21_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_34ns_65_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_41ns_43ns_56_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_8ns_14_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2_1_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3_2_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_3ns_2_36_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'hls_object_green_classification'.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_parent_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_center_is_green_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.23 seconds; current allocated memory: 439.488 MB.
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       gen_rtl hls_object_green_classification -istop -style xilinx -f -lang vhdl -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/vhdl/hls_object_green_classification 
Execute       gen_rtl hls_object_green_classification -istop -style xilinx -f -lang vlog -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/verilog/hls_object_green_classification 
Execute       syn_report -csynth -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_csynth.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -rtlxml -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/hls_object_green_classification_csynth.xml 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -verbosereport -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.verbose.rpt 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Command       syn_report done; 0.21 sec.
Execute       db_write -model hls_object_green_classification -f -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.adb 
Execute       db_write -model hls_object_green_classification -bindview -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info hls_object_green_classification -p /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification 
Execute       export_constraint_db -f -tool general -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
Execute       syn_report -designview -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.design.xml 
Command       syn_report done; 0.21 sec.
Execute       syn_report -csynthDesign -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth.rpt -MHOut /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg484-1 
Execute           ap_family_info -name xc7z020-clg484-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg484-1 -data family 
Execute       syn_report -wcfg -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model hls_object_green_classification -o /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.protoinst 
Execute       sc_get_clocks hls_object_green_classification 
Execute       sc_get_portdomain hls_object_green_classification 
INFO-FLOW: Model list for RTL component generation: hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 hls_object_green_classification
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_InitLoop] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_26_1] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_28_2] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_26_11] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_28_22] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_Pass1_5_inner0] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_urem_9ns_3ns_2_13_1.
INFO-FLOW: Append model hls_object_green_classification_urem_9ns_3ns_2_13_1
INFO-FLOW: Found component hls_object_green_classification_mul_9ns_11ns_19_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_9ns_11ns_19_1_1
INFO-FLOW: Found component hls_object_green_classification_mux_3_2_1_1_1.
INFO-FLOW: Append model hls_object_green_classification_mux_3_2_1_1_1
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_26_13] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_28_24] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_PASS_3_5_1] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_PASS_3_5_2_in] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_pass_4] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_276_5] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_pass5_out_pass5_in] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_urem_8ns_3ns_2_12_1.
INFO-FLOW: Append model hls_object_green_classification_urem_8ns_3ns_2_12_1
INFO-FLOW: Found component hls_object_green_classification_mul_8ns_10ns_17_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_8ns_10ns_17_1_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification_Pipeline_VITIS_LOOP_311_6] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [hls_object_green_classification] ... 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.tcl 
INFO-FLOW: Found component hls_object_green_classification_mul_32ns_34ns_65_2_1.
INFO-FLOW: Append model hls_object_green_classification_mul_32ns_34ns_65_2_1
INFO-FLOW: Found component hls_object_green_classification_mul_41ns_43ns_56_3_1.
INFO-FLOW: Append model hls_object_green_classification_mul_41ns_43ns_56_3_1
INFO-FLOW: Found component hls_object_green_classification_urem_32ns_3ns_2_36_seq_1.
INFO-FLOW: Append model hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
INFO-FLOW: Found component hls_object_green_classification_mux_2_1_8_1_1.
INFO-FLOW: Append model hls_object_green_classification_mux_2_1_8_1_1
INFO-FLOW: Found component hls_object_green_classification_mul_11s_11s_21_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_11s_11s_21_1_1
INFO-FLOW: Found component hls_object_green_classification_urem_8ns_3ns_2_12_seq_1.
INFO-FLOW: Append model hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
INFO-FLOW: Found component hls_object_green_classification_mul_7ns_8ns_14_1_1.
INFO-FLOW: Append model hls_object_green_classification_mul_7ns_8ns_14_1_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
INFO-FLOW: Found component hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1.
INFO-FLOW: Append model hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
INFO-FLOW: Found component hls_object_green_classification_parent_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_center_is_green_RAM_AUTO_1R1W.
INFO-FLOW: Append model hls_object_green_classification_center_is_green_RAM_AUTO_1R1W
INFO-FLOW: Found component hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb.
INFO-FLOW: Append model hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
INFO-FLOW: Found component hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe.
INFO-FLOW: Append model hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
INFO-FLOW: Found component hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W.
INFO-FLOW: Append model hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W
INFO-FLOW: Found component hls_object_green_classification_CTRL_s_axi.
INFO-FLOW: Append model hls_object_green_classification_CTRL_s_axi
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Found component hls_object_green_classification_regslice_both.
INFO-FLOW: Append model hls_object_green_classification_regslice_both
INFO-FLOW: Append model hls_object_green_classification_Pipeline_InitLoop
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22
INFO-FLOW: Append model hls_object_green_classification_Pipeline_Pass1_5_inner0
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4
INFO-FLOW: Append model hls_object_green_classification_Pipeline_PASS_3_5_1
INFO-FLOW: Append model hls_object_green_classification_Pipeline_PASS_3_5_2_in
INFO-FLOW: Append model hls_object_green_classification_Pipeline_pass_4
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5
INFO-FLOW: Append model hls_object_green_classification_Pipeline_pass5_out_pass5_in
INFO-FLOW: Append model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6
INFO-FLOW: Append model hls_object_green_classification
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_urem_9ns_3ns_2_13_1 hls_object_green_classification_mul_9ns_11ns_19_1_1 hls_object_green_classification_mux_3_2_1_1_1 hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_urem_8ns_3ns_2_12_1 hls_object_green_classification_mul_8ns_10ns_17_1_1 hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1 hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_flow_control_loop_pipe_sequential_init hls_object_green_classification_mul_32ns_34ns_65_2_1 hls_object_green_classification_mul_41ns_43ns_56_3_1 hls_object_green_classification_urem_32ns_3ns_2_36_seq_1 hls_object_green_classification_mux_2_1_8_1_1 hls_object_green_classification_mul_11s_11s_21_1_1 hls_object_green_classification_urem_8ns_3ns_2_12_seq_1 hls_object_green_classification_mul_7ns_8ns_14_1_1 hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1 hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1 hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1 hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1 hls_object_green_classification_parent_RAM_2P_BRAM_1R1W hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W hls_object_green_classification_center_is_green_RAM_AUTO_1R1W hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W hls_object_green_classification_CTRL_s_axi hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_regslice_both hls_object_green_classification_Pipeline_InitLoop hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 hls_object_green_classification_Pipeline_Pass1_5_inner0 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 hls_object_green_classification_Pipeline_PASS_3_5_1 hls_object_green_classification_Pipeline_PASS_3_5_2_in hls_object_green_classification_Pipeline_pass_4 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 hls_object_green_classification_Pipeline_pass5_out_pass5_in hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 hls_object_green_classification
INFO-FLOW: Generating /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_urem_9ns_3ns_2_13_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_9ns_11ns_19_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mux_3_2_1_1_1
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_urem_8ns_3ns_2_12_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_8ns_10ns_17_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model hls_object_green_classification_mul_32ns_34ns_65_2_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_41ns_43ns_56_3_1
INFO-FLOW: To file: write model hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
INFO-FLOW: To file: write model hls_object_green_classification_mux_2_1_8_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_11s_11s_21_1_1
INFO-FLOW: To file: write model hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
INFO-FLOW: To file: write model hls_object_green_classification_mul_7ns_8ns_14_1_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
INFO-FLOW: To file: write model hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
INFO-FLOW: To file: write model hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_center_is_green_RAM_AUTO_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
INFO-FLOW: To file: write model hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
INFO-FLOW: To file: write model hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W
INFO-FLOW: To file: write model hls_object_green_classification_CTRL_s_axi
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_regslice_both
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_InitLoop
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_26_11
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_28_22
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_Pass1_5_inner0
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_26_13
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_28_24
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_PASS_3_5_1
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_PASS_3_5_2_in
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_pass_4
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_276_5
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_pass5_out_pass5_in
INFO-FLOW: To file: write model hls_object_green_classification_Pipeline_VITIS_LOOP_311_6
INFO-FLOW: To file: write model hls_object_green_classification
INFO-FLOW: Generating /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/vhdl' dstVlogDir='/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/vlog' tclDir='/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db' modelList='hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_9ns_3ns_2_13_1
hls_object_green_classification_mul_9ns_11ns_19_1_1
hls_object_green_classification_mux_3_2_1_1_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_8ns_3ns_2_12_1
hls_object_green_classification_mul_8ns_10ns_17_1_1
hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_mul_32ns_34ns_65_2_1
hls_object_green_classification_mul_41ns_43ns_56_3_1
hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
hls_object_green_classification_mux_2_1_8_1_1
hls_object_green_classification_mul_11s_11s_21_1_1
hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
hls_object_green_classification_mul_7ns_8ns_14_1_1
hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
hls_object_green_classification_center_is_green_RAM_AUTO_1R1W
hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W
hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W
hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W
hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W
hls_object_green_classification_CTRL_s_axi
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_Pipeline_InitLoop
hls_object_green_classification_Pipeline_VITIS_LOOP_26_1
hls_object_green_classification_Pipeline_VITIS_LOOP_28_2
hls_object_green_classification_Pipeline_VITIS_LOOP_26_11
hls_object_green_classification_Pipeline_VITIS_LOOP_28_22
hls_object_green_classification_Pipeline_Pass1_5_inner0
hls_object_green_classification_Pipeline_VITIS_LOOP_26_13
hls_object_green_classification_Pipeline_VITIS_LOOP_28_24
hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2
hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4
hls_object_green_classification_Pipeline_PASS_3_5_1
hls_object_green_classification_Pipeline_PASS_3_5_2_in
hls_object_green_classification_Pipeline_pass_4
hls_object_green_classification_Pipeline_VITIS_LOOP_276_5
hls_object_green_classification_Pipeline_pass5_out_pass5_in
hls_object_green_classification_Pipeline_VITIS_LOOP_311_6
hls_object_green_classification
' expOnly='0'
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.compgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg484-1 -data info 
Execute         source ./CTRL.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 449.824 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='hls_object_green_classification_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name hls_object_green_classification_Pipeline_VITIS_LOOP_26_1
INFO-FLOW: No bind nodes found for module_name hls_object_green_classification_Pipeline_VITIS_LOOP_28_2
INFO-FLOW: No bind nodes found for module_name hls_object_green_classification_Pipeline_VITIS_LOOP_26_11
INFO-FLOW: No bind nodes found for module_name hls_object_green_classification_Pipeline_VITIS_LOOP_28_22
INFO-FLOW: No bind nodes found for module_name hls_object_green_classification_Pipeline_VITIS_LOOP_26_13
INFO-FLOW: No bind nodes found for module_name hls_object_green_classification_Pipeline_VITIS_LOOP_28_24
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_9ns_3ns_2_13_1
hls_object_green_classification_mul_9ns_11ns_19_1_1
hls_object_green_classification_mux_3_2_1_1_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_8ns_3ns_2_12_1
hls_object_green_classification_mul_8ns_10ns_17_1_1
hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_mul_32ns_34ns_65_2_1
hls_object_green_classification_mul_41ns_43ns_56_3_1
hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
hls_object_green_classification_mux_2_1_8_1_1
hls_object_green_classification_mul_11s_11s_21_1_1
hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
hls_object_green_classification_mul_7ns_8ns_14_1_1
hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
hls_object_green_classification_center_is_green_RAM_AUTO_1R1W
hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W
hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W
hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W
hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W
hls_object_green_classification_CTRL_s_axi
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_Pipeline_InitLoop
hls_object_green_classification_Pipeline_VITIS_LOOP_26_1
hls_object_green_classification_Pipeline_VITIS_LOOP_28_2
hls_object_green_classification_Pipeline_VITIS_LOOP_26_11
hls_object_green_classification_Pipeline_VITIS_LOOP_28_22
hls_object_green_classification_Pipeline_Pass1_5_inner0
hls_object_green_classification_Pipeline_VITIS_LOOP_26_13
hls_object_green_classification_Pipeline_VITIS_LOOP_28_24
hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2
hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4
hls_object_green_classification_Pipeline_PASS_3_5_1
hls_object_green_classification_Pipeline_PASS_3_5_2_in
hls_object_green_classification_Pipeline_pass_4
hls_object_green_classification_Pipeline_VITIS_LOOP_276_5
hls_object_green_classification_Pipeline_pass5_out_pass5_in
hls_object_green_classification_Pipeline_VITIS_LOOP_311_6
hls_object_green_classification
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
Execute       sc_get_clocks hls_object_green_classification 
Execute       source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CTRL_s_axi_U SOURCE {} VARIABLE {} MODULE hls_object_green_classification LOOP {} BUNDLEDNAME CTRL DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST hls_object_green_classification MODULE2INSTS {hls_object_green_classification hls_object_green_classification hls_object_green_classification_Pipeline_InitLoop grp_hls_object_green_classification_Pipeline_InitLoop_fu_793 hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_1_fu_811 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_2_fu_819 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_11_fu_827 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_22_fu_836 hls_object_green_classification_Pipeline_Pass1_5_inner0 grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_844 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2_fu_871 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_13_fu_879 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_24_fu_887 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4_fu_895 hls_object_green_classification_Pipeline_PASS_3_5_1 grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_911 hls_object_green_classification_Pipeline_pass_4 grp_hls_object_green_classification_Pipeline_pass_4_fu_920 hls_object_green_classification_Pipeline_PASS_3_5_2_in grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_954 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_276_5_fu_976 hls_object_green_classification_Pipeline_pass5_out_pass5_in grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_993 hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_311_6_fu_1041} INST2MODULE {hls_object_green_classification hls_object_green_classification grp_hls_object_green_classification_Pipeline_InitLoop_fu_793 hls_object_green_classification_Pipeline_InitLoop grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_1_fu_811 hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_2_fu_819 hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_11_fu_827 hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_22_fu_836 hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_844 hls_object_green_classification_Pipeline_Pass1_5_inner0 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2_fu_871 hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_13_fu_879 hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_24_fu_887 hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4_fu_895 hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_911 hls_object_green_classification_Pipeline_PASS_3_5_1 grp_hls_object_green_classification_Pipeline_pass_4_fu_920 hls_object_green_classification_Pipeline_pass_4 grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_954 hls_object_green_classification_Pipeline_PASS_3_5_2_in grp_hls_object_green_classification_Pipeline_VITIS_LOOP_276_5_fu_976 hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_993 hls_object_green_classification_Pipeline_pass5_out_pass5_in grp_hls_object_green_classification_Pipeline_VITIS_LOOP_311_6_fu_1041 hls_object_green_classification_Pipeline_VITIS_LOOP_311_6} INSTDATA {hls_object_green_classification {DEPTH 1 CHILDREN {grp_hls_object_green_classification_Pipeline_InitLoop_fu_793 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_1_fu_811 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_2_fu_819 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_11_fu_827 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_22_fu_836 grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_844 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2_fu_871 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_13_fu_879 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_24_fu_887 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4_fu_895 grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_911 grp_hls_object_green_classification_Pipeline_pass_4_fu_920 grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_954 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_276_5_fu_976 grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_993 grp_hls_object_green_classification_Pipeline_VITIS_LOOP_311_6_fu_1041}} grp_hls_object_green_classification_Pipeline_InitLoop_fu_793 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_1_fu_811 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_2_fu_819 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_11_fu_827 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_22_fu_836 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_Pass1_5_inner0_fu_844 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2_fu_871 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_26_13_fu_879 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_28_24_fu_887 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4_fu_895 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_PASS_3_5_1_fu_911 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_pass_4_fu_920 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_PASS_3_5_2_in_fu_954 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_276_5_fu_976 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_pass5_out_pass5_in_fu_993 {DEPTH 2 CHILDREN {}} grp_hls_object_green_classification_Pipeline_VITIS_LOOP_311_6_fu_1041 {DEPTH 2 CHILDREN {}}} MODULEDATA {hls_object_green_classification_Pipeline_InitLoop {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_5_fu_199_p2 SOURCE obj_detect.cpp:105 VARIABLE i_5 LOOP InitLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_Pass1_5_inner0 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U23 SOURCE obj_detect.cpp:186 VARIABLE mul_ln186 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_2_fu_883_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_2 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_3_fu_901_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_3 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_4_fu_919_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_4 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_fu_852_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U24 SOURCE obj_detect.cpp:190 VARIABLE mul_ln190_2 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_5_fu_940_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_5 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_6_fu_958_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_6 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_1_fu_803_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_1 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U22 SOURCE obj_detect.cpp:190 VARIABLE mul_ln190_3 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_7_fu_979_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_7 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_8_fu_997_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_8 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln190_9_fu_1015_p2 SOURCE obj_detect.cpp:190 VARIABLE add_ln190_9 LOOP Pass1_5_inner0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 3 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_1_fu_125_p2 SOURCE obj_detect.cpp:206 VARIABLE add_ln206_1 LOOP VITIS_LOOP_206_1_VITIS_LOOP_207_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_137_p2 SOURCE obj_detect.cpp:206 VARIABLE add_ln206 LOOP VITIS_LOOP_206_1_VITIS_LOOP_207_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_165_p2 SOURCE obj_detect.cpp:207 VARIABLE add_ln207 LOOP VITIS_LOOP_206_1_VITIS_LOOP_207_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln218_fu_204_p2 SOURCE obj_detect.cpp:218 VARIABLE add_ln218 LOOP VITIS_LOOP_218_3_VITIS_LOOP_219_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_2_fu_216_p2 SOURCE obj_detect.cpp:218 VARIABLE y_2 LOOP VITIS_LOOP_218_3_VITIS_LOOP_219_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME pixel_count_d1 SOURCE obj_detect.cpp:227 VARIABLE add_ln227 LOOP VITIS_LOOP_218_3_VITIS_LOOP_219_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_1_fu_244_p2 SOURCE obj_detect.cpp:219 VARIABLE x_1 LOOP VITIS_LOOP_218_3_VITIS_LOOP_219_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_PASS_3_5_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln237_fu_103_p2 SOURCE obj_detect.cpp:237 VARIABLE add_ln237 LOOP PASS_3_5_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_PASS_3_5_2_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln245_fu_212_p2 SOURCE obj_detect.cpp:245 VARIABLE add_ln245 LOOP PASS_3_5_2_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_pass_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln265_fu_399_p2 SOURCE obj_detect.cpp:265 VARIABLE add_ln265 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln266_fu_423_p2 SOURCE obj_detect.cpp:266 VARIABLE add_ln266 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln268_fu_489_p2 SOURCE obj_detect.cpp:268 VARIABLE add_ln268 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln269_fu_505_p2 SOURCE obj_detect.cpp:269 VARIABLE sub_ln269 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_2_fu_381_p2 SOURCE obj_detect.cpp:271 VARIABLE count_2 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_365_p2 SOURCE obj_detect.cpp:260 VARIABLE i_2 LOOP pass_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_276_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln276_fu_163_p2 SOURCE obj_detect.cpp:276 VARIABLE add_ln276 LOOP VITIS_LOOP_276_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_pass5_out_pass5_in {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_1_fu_415_p2 SOURCE obj_detect.cpp:285 VARIABLE add_ln285_1 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln285_fu_427_p2 SOURCE obj_detect.cpp:285 VARIABLE add_ln285 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U128 SOURCE obj_detect.cpp:285 VARIABLE mul_ln285 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_7ns_7ns_8ns_14_4_1_U134 SOURCE obj_detect.cpp:294 VARIABLE mul_ln294 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_11ns_19_1_1_U129 SOURCE obj_detect.cpp:286 VARIABLE mul_ln286 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_7ns_7ns_8ns_14_4_1_U134 SOURCE obj_detect.cpp:294 VARIABLE add_ln294 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln286_fu_493_p2 SOURCE obj_detect.cpp:286 VARIABLE add_ln286 LOOP pass5_out_pass5_in BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_311_6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln311_fu_161_p2 SOURCE obj_detect.cpp:311 VARIABLE add_ln311 LOOP VITIS_LOOP_311_6 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_9_fu_1141_p2 SOURCE obj_detect.cpp:126 VARIABLE i_9 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_fu_1167_p2 SOURCE obj_detect.cpp:136 VARIABLE add_ln136 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U167 SOURCE obj_detect.cpp:134 VARIABLE mul_ln134 LOOP PASS_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_14s_7ns_14ns_14_4_1_U184 SOURCE obj_detect.cpp:163 VARIABLE mul_ln163 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln134_fu_1369_p2 SOURCE obj_detect.cpp:134 VARIABLE sub_ln134 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln136_1_fu_1277_p2 SOURCE obj_detect.cpp:136 VARIABLE add_ln136_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_34ns_65_2_1_U167 SOURCE obj_detect.cpp:134 VARIABLE mul_ln134_1 LOOP PASS_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_14s_7ns_14ns_14_4_1_U184 SOURCE obj_detect.cpp:163 VARIABLE add_ln163 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln134_1_fu_1399_p2 SOURCE obj_detect.cpp:134 VARIABLE sub_ln134_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln138_fu_1311_p2 SOURCE obj_detect.cpp:138 VARIABLE sub_ln138 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6ns_40ns_41_4_1_U182 SOURCE obj_detect.cpp:138 VARIABLE mul_ln138 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6ns_40ns_41_4_1_U182 SOURCE obj_detect.cpp:138 VARIABLE add_ln138 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_41ns_41_4_1_U183 SOURCE obj_detect.cpp:138 VARIABLE mul_ln138_1 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_41ns_41_4_1_U183 SOURCE obj_detect.cpp:138 VARIABLE add_ln138_1 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 2 OPTYPE mul PRAGMA {} RTLNAME mul_41ns_43ns_56_3_1_U168 SOURCE obj_detect.cpp:138 VARIABLE mul_ln138_2 LOOP PASS_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln158_fu_1545_p2 SOURCE obj_detect.cpp:158 VARIABLE sub_ln158 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln158_fu_1512_p2 SOURCE obj_detect.cpp:158 VARIABLE add_ln158 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln158_1_fu_1575_p2 SOURCE obj_detect.cpp:158 VARIABLE sub_ln158_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln159_fu_1529_p2 SOURCE obj_detect.cpp:159 VARIABLE add_ln159 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln159_fu_1610_p2 SOURCE obj_detect.cpp:159 VARIABLE sub_ln159 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln159_1_fu_1616_p2 SOURCE obj_detect.cpp:159 VARIABLE sub_ln159_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_11s_11s_21_1_1_U173 SOURCE obj_detect.cpp:160 VARIABLE mul_ln160 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_11s_11s_21s_21_4_1_U185 SOURCE obj_detect.cpp:160 VARIABLE mul_ln160_1 LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_11s_11s_21s_21_4_1_U185 SOURCE obj_detect.cpp:160 VARIABLE mag_sq LOOP PASS_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln169_fu_1666_p2 SOURCE obj_detect.cpp:169 VARIABLE add_ln169 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_label_1_fu_1740_p2 SOURCE obj_detect.cpp:172 VARIABLE next_label_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME col_1_fu_1805_p2 SOURCE obj_detect.cpp:177 VARIABLE col_1 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln178_fu_1844_p2 SOURCE obj_detect.cpp:178 VARIABLE add_ln178 LOOP PASS_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U175 SOURCE obj_detect.cpp:183 VARIABLE mul_ln183 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_14_1_1_U176 SOURCE obj_detect.cpp:183 VARIABLE empty_50 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_51_fu_1943_p2 SOURCE {} VARIABLE empty_51 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U177 SOURCE {} VARIABLE mul28 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_14_1_1_U179 SOURCE obj_detect.cpp:190 VARIABLE mul_ln190 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next118_fu_1968_p2 SOURCE {} VARIABLE indvars_iv_next118 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_10ns_17_1_1_U178 SOURCE {} VARIABLE mul26 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_7ns_8ns_14_1_1_U180 SOURCE obj_detect.cpp:190 VARIABLE mul_ln190_1 LOOP PASS1_5_Outer BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln199_fu_2058_p2 SOURCE obj_detect.cpp:199 VARIABLE add_ln199 LOOP PASS2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln243_fu_2096_p2 SOURCE obj_detect.cpp:243 VARIABLE add_ln243 LOOP PASS_3_5_2_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME parent_U SOURCE obj_detect.cpp:86 VARIABLE parent LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME min_x_U SOURCE obj_detect.cpp:95 VARIABLE min_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME max_x_U SOURCE obj_detect.cpp:96 VARIABLE max_x LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME min_y_U SOURCE obj_detect.cpp:97 VARIABLE min_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME max_y_U SOURCE obj_detect.cpp:98 VARIABLE max_y LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME center_is_green_U SOURCE {} VARIABLE center_is_green LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME pixel_count_U SOURCE obj_detect.cpp:102 VARIABLE pixel_count LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME imgR_U SOURCE obj_detect.cpp:72 VARIABLE imgR LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME imgG_U SOURCE obj_detect.cpp:73 VARIABLE imgG LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME imgB_U SOURCE obj_detect.cpp:74 VARIABLE imgB LOOP {} BUNDLEDNAME {} DSP 0 BRAM 64 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_U SOURCE {} VARIABLE hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint_U SOURCE {} VARIABLE hls_mulmulmulobject_green_classification_stream_stream_short_short_ap_uint_ap_uint LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm_U SOURCE obj_detect.cpp:78 VARIABLE p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELm1ELm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME label_map_U SOURCE obj_detect.cpp:82 VARIABLE label_map LOOP {} BUNDLEDNAME {} DSP 0 BRAM 128 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME is_external_U SOURCE obj_detect.cpp:234 VARIABLE is_external LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME obj_x_buf_U SOURCE {} VARIABLE obj_x_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME obj_y_buf_U SOURCE {} VARIABLE obj_y_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME obj_is_green_buf_U SOURCE {} VARIABLE obj_is_green_buf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 20 BRAM 337 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_26_1 {AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_28_2 {AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_26_11 {AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_28_22 {AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_26_13 {AREA {DSP 0 BRAM 0 URAM 0}} hls_object_green_classification_Pipeline_VITIS_LOOP_28_24 {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 465.297 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for hls_object_green_classification.
INFO: [VLOG 209-307] Generating Verilog RTL for hls_object_green_classification.
Execute       syn_report -model hls_object_green_classification -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.15 MHz
Command     autosyn done; 6.03 sec.
Command   csynth_design done; 16.97 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11.49 seconds. CPU system time: 0.75 seconds. Elapsed time: 16.97 seconds; current allocated memory: 262.770 MB.
Command ap_source done; 17.38 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1 opened at Mon Dec 15 18:25:21 CET 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg484-1 
Execute       create_platform xc7z020-clg484-1 -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2023.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
Command       create_platform done; 0.18 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z020-clg484-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -display_name=obj_detect 
INFO: [HLS 200-1464] Running solution command: config_export -display_name=obj_detect
Execute     config_export -display_name=obj_detect 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1
Execute     config_export -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vendor=DuyManhNGUYEN 
INFO: [HLS 200-1464] Running solution command: config_export -vendor=DuyManhNGUYEN
Execute     config_export -vendor=DuyManhNGUYEN 
Command   open_solution done; 0.31 sec.
Execute   set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
Execute     create_platform xc7z020-clg484-1 -board  
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z020-clg484-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -display_name obj_detect -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 -rtl verilog -vendor DuyManhNGUYEN 
INFO: [HLS 200-1510] Running: config_export -display_name obj_detect -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 -rtl verilog -vendor DuyManhNGUYEN 
Execute   source ./Obj_Detect_ver6/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./Obj_Detect_ver6/solution1/directives.tcl
Execute     set_directive_top -name hls_object_green_classification hls_object_green_classification 
INFO: [HLS 200-1510] Running: set_directive_top -name hls_object_green_classification hls_object_green_classification 
Execute   export_design -rtl verilog -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 
Execute     config_export -format=ip_catalog -output=/home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1 -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog -vendor DuyManhNGUYEN -display_name obj_detect
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=hls_object_green_classification xml_exists=0
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to hls_object_green_classification
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=18
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=77 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_9ns_3ns_2_13_1
hls_object_green_classification_mul_9ns_11ns_19_1_1
hls_object_green_classification_mux_3_2_1_1_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_urem_8ns_3ns_2_12_1
hls_object_green_classification_mul_8ns_10ns_17_1_1
hls_object_green_classification_mac_muladd_7ns_7ns_8ns_14_4_1
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_flow_control_loop_pipe_sequential_init
hls_object_green_classification_mul_32ns_34ns_65_2_1
hls_object_green_classification_mul_41ns_43ns_56_3_1
hls_object_green_classification_urem_32ns_3ns_2_36_seq_1
hls_object_green_classification_mux_2_1_8_1_1
hls_object_green_classification_mul_11s_11s_21_1_1
hls_object_green_classification_urem_8ns_3ns_2_12_seq_1
hls_object_green_classification_mul_7ns_8ns_14_1_1
hls_object_green_classification_mac_muladd_8ns_6ns_40ns_41_4_1
hls_object_green_classification_mac_muladd_8ns_4ns_41ns_41_4_1
hls_object_green_classification_mac_muladd_14s_7ns_14ns_14_4_1
hls_object_green_classification_mac_muladd_11s_11s_21s_21_4_1
hls_object_green_classification_parent_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_x_RAM_2P_BRAM_1R1W
hls_object_green_classification_min_y_RAM_2P_BRAM_1R1W
hls_object_green_classification_center_is_green_RAM_AUTO_1R1W
hls_object_green_classification_pixel_count_RAM_2P_LUTRAM_1R1W
hls_object_green_classification_imgR_RAM_2P_BRAM_1R1W
hls_object_green_classification_hls_object_green_classification_stream_stream_short_short_ap_uint_ap_uint_1_Rbkb
hls_object_green_classification_p_ZZ31hls_object_green_classificationRN3hls6streamINS_4axisI7ap_uintILi24EELmdEe
hls_object_green_classification_label_map_RAM_2P_BRAM_1R1W
hls_object_green_classification_is_external_RAM_2P_BRAM_1R1W
hls_object_green_classification_obj_x_buf_RAM_AUTO_1R1W
hls_object_green_classification_obj_is_green_buf_RAM_AUTO_1R1W
hls_object_green_classification_CTRL_s_axi
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_regslice_both
hls_object_green_classification_Pipeline_InitLoop
hls_object_green_classification_Pipeline_VITIS_LOOP_26_1
hls_object_green_classification_Pipeline_VITIS_LOOP_28_2
hls_object_green_classification_Pipeline_VITIS_LOOP_26_11
hls_object_green_classification_Pipeline_VITIS_LOOP_28_22
hls_object_green_classification_Pipeline_Pass1_5_inner0
hls_object_green_classification_Pipeline_VITIS_LOOP_26_13
hls_object_green_classification_Pipeline_VITIS_LOOP_28_24
hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2
hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4
hls_object_green_classification_Pipeline_PASS_3_5_1
hls_object_green_classification_Pipeline_PASS_3_5_2_in
hls_object_green_classification_Pipeline_pass_4
hls_object_green_classification_Pipeline_VITIS_LOOP_276_5
hls_object_green_classification_Pipeline_pass5_out_pass5_in
hls_object_green_classification_Pipeline_VITIS_LOOP_311_6
hls_object_green_classification
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/top-io-be.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_InitLoop.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_1.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_2.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_11.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_22.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_Pass1_5_inner0.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_26_13.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_28_24.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_206_1_VITIS_LOOP_207_2.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_218_3_VITIS_LOOP_219_4.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_1.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_PASS_3_5_2_in.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass_4.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_276_5.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_pass5_out_pass5_in.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification_Pipeline_VITIS_LOOP_311_6.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
Execute     sc_get_clocks hls_object_green_classification 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to hls_object_green_classification
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.compgen.dataonly.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=hls_object_green_classification
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.rtl_wrap.cfg.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.constraint.tcl 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/hls_object_green_classification.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg484-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg484-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/dell3561-49/Vitis_HLS_folder/Obj_detect_ver6/Obj_Detect_ver6/solution1/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1/export.zip 
INFO: [HLS 200-802] Generated output file /home/dell3561-49/Vivado_Project_2023.1/ip_repo/Obj_Detect_ver1/export.zip
Command   export_design done; 12.17 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 9.48 seconds. CPU system time: 0.32 seconds. Elapsed time: 12.17 seconds; current allocated memory: 9.633 MB.
Command ap_source done; 12.55 sec.
Execute cleanup_all 
