<stg><name>lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171</name>


<trans_list>

<trans id="659" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="27" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop1.preheader.0:11  %call_ret39 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret39"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:12  %in_q_0_V = extractvalue { i16, i16, i16, i16 } %call_ret39, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:13  %in_q_1_V = extractvalue { i16, i16, i16, i16 } %call_ret39, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:14  %in_q_2_V = extractvalue { i16, i16, i16, i16 } %call_ret39, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:15  %in_q_3_V = extractvalue { i16, i16, i16, i16 } %call_ret39, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
arrayctor.loop1.preheader.0:16  %call_ret40 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret40"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:17  %in_v_0_V = extractvalue { i16, i16, i16, i16 } %call_ret40, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:18  %in_v_1_V = extractvalue { i16, i16, i16, i16 } %call_ret40, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:19  %in_v_2_V = extractvalue { i16, i16, i16, i16 } %call_ret40, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:20  %in_v_3_V = extractvalue { i16, i16, i16, i16 } %call_ret40, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="37" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:21  %proj_k_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:22  %proj_q_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V, i16 %in_q_1_V, i16 %in_q_2_V, i16 %in_q_3_V, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:23  %proj_v_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:30  %call_ret41 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret41"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:31  %in_q_0_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret41, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:32  %in_q_1_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret41, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_1"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:33  %in_q_2_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret41, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_1"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:34  %in_q_3_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret41, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:35  %call_ret42 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret42"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:36  %in_v_0_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret42, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:37  %in_v_1_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret42, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:38  %in_v_2_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret42, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_1"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:39  %in_v_3_V_1 = extractvalue { i16, i16, i16, i16 } %call_ret42, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:21  %proj_k_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:22  %proj_q_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V, i16 %in_q_1_V, i16 %in_q_2_V, i16 %in_q_3_V, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:23  %proj_v_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:40  %proj_k_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_1"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:41  %proj_q_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_1, i16 %in_q_1_V_1, i16 %in_q_2_V_1, i16 %in_q_3_V_1, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:42  %proj_v_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:49  %call_ret43 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret43"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:50  %in_q_0_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret43, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_2"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:51  %in_q_1_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret43, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:52  %in_q_2_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret43, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:53  %in_q_3_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret43, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:54  %call_ret44 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret44"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:55  %in_v_0_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret44, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:56  %in_v_1_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret44, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:57  %in_v_2_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret44, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:58  %in_v_3_V_2 = extractvalue { i16, i16, i16, i16 } %call_ret44, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:21  %proj_k_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:22  %proj_q_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V, i16 %in_q_1_V, i16 %in_q_2_V, i16 %in_q_3_V, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:23  %proj_v_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:40  %proj_k_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:41  %proj_q_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_1, i16 %in_q_1_V_1, i16 %in_q_2_V_1, i16 %in_q_3_V_1, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:42  %proj_v_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:59  %proj_k_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:60  %proj_q_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_2, i16 %in_q_1_V_2, i16 %in_q_2_V_2, i16 %in_q_3_V_2, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:61  %proj_v_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_2"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:68  %call_ret45 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret45"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:69  %in_q_0_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret45, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_3"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:70  %in_q_1_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret45, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_3"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:71  %in_q_2_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret45, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:72  %in_q_3_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret45, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_3"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:73  %call_ret46 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret46"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:74  %in_v_0_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret46, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_3"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:75  %in_v_1_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret46, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_3"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:76  %in_v_2_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret46, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_3"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:77  %in_v_3_V_3 = extractvalue { i16, i16, i16, i16 } %call_ret46, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:21  %proj_k_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:22  %proj_q_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V, i16 %in_q_1_V, i16 %in_q_2_V, i16 %in_q_3_V, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:23  %proj_v_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:40  %proj_k_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_1"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:41  %proj_q_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_1, i16 %in_q_1_V_1, i16 %in_q_2_V_1, i16 %in_q_3_V_1, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_1"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:42  %proj_v_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:59  %proj_k_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_2"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:60  %proj_q_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_2, i16 %in_q_1_V_2, i16 %in_q_2_V_2, i16 %in_q_3_V_2, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_2"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:61  %proj_v_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:78  %proj_k_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:79  %proj_q_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_3, i16 %in_q_1_V_3, i16 %in_q_2_V_3, i16 %in_q_3_V_3, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_3"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:80  %proj_v_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_3"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:87  %call_ret47 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret47"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:88  %in_q_0_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret47, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:89  %in_q_1_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret47, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_4"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:90  %in_q_2_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret47, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:91  %in_q_3_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret47, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_4"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:92  %call_ret48 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret48"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:93  %in_v_0_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret48, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_4"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:94  %in_v_1_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret48, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_4"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:95  %in_v_2_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret48, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_4"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:96  %in_v_3_V_4 = extractvalue { i16, i16, i16, i16 } %call_ret48, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:21  %proj_k_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:22  %proj_q_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V, i16 %in_q_1_V, i16 %in_q_2_V, i16 %in_q_3_V, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:23  %proj_v_pack_data_V = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V, i16 %in_v_1_V, i16 %in_v_2_V, i16 %in_v_3_V, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:40  %proj_k_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_1"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:41  %proj_q_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_1, i16 %in_q_1_V_1, i16 %in_q_2_V_1, i16 %in_q_3_V_1, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_1"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:42  %proj_v_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_1"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:59  %proj_k_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_2"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:60  %proj_q_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_2, i16 %in_q_1_V_2, i16 %in_q_2_V_2, i16 %in_q_3_V_2, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_2"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:61  %proj_v_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_2"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:78  %proj_k_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_3"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:79  %proj_q_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_3, i16 %in_q_1_V_3, i16 %in_q_2_V_3, i16 %in_q_3_V_3, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_3"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:80  %proj_v_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_3"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:97  %proj_k_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_4"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:98  %proj_q_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_4, i16 %in_q_1_V_4, i16 %in_q_2_V_4, i16 %in_q_3_V_4, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_4"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:99  %proj_v_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_4"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:106  %call_ret49 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret49"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:107  %in_q_0_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret49, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_5"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:108  %in_q_1_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret49, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_5"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:109  %in_q_2_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret49, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_5"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:110  %in_q_3_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret49, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_5"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:111  %call_ret50 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret50"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:112  %in_v_0_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret50, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_5"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:113  %in_v_1_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret50, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_5"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:114  %in_v_2_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret50, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_5"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:115  %in_v_3_V_5 = extractvalue { i16, i16, i16, i16 } %call_ret50, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:24  %tmp_data_V = sext i59 %proj_k_pack_data_V to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
arrayctor.loop1.preheader.0:25  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:26  %tmp_data_V_117 = sext i59 %proj_q_pack_data_V to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_117"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
arrayctor.loop1.preheader.0:27  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_117)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:28  %tmp_data_V_118 = sext i59 %proj_v_pack_data_V to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_118"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66">
<![CDATA[
arrayctor.loop1.preheader.0:29  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_118)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:40  %proj_k_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_1"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:41  %proj_q_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_1, i16 %in_q_1_V_1, i16 %in_q_2_V_1, i16 %in_q_3_V_1, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_1"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:42  %proj_v_pack_data_V_1 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_1, i16 %in_v_1_V_1, i16 %in_v_2_V_1, i16 %in_v_3_V_1, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_1"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:59  %proj_k_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_2"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:60  %proj_q_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_2, i16 %in_q_1_V_2, i16 %in_q_2_V_2, i16 %in_q_3_V_2, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_2"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:61  %proj_v_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_2"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:78  %proj_k_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_3"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:79  %proj_q_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_3, i16 %in_q_1_V_3, i16 %in_q_2_V_3, i16 %in_q_3_V_3, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:80  %proj_v_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_3"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:97  %proj_k_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_4"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:98  %proj_q_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_4, i16 %in_q_1_V_4, i16 %in_q_2_V_4, i16 %in_q_3_V_4, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_4"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:99  %proj_v_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_4"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:116  %proj_k_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_5"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:117  %proj_q_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_5, i16 %in_q_1_V_5, i16 %in_q_2_V_5, i16 %in_q_3_V_5, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_5"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:118  %proj_v_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_5"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:125  %call_ret51 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret51"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:126  %in_q_0_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret51, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_6"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:127  %in_q_1_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret51, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_6"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:128  %in_q_2_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret51, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_6"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:129  %in_q_3_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret51, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_6"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:130  %call_ret52 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret52"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:131  %in_v_0_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret52, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_6"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:132  %in_v_1_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret52, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_6"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:133  %in_v_2_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret52, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_6"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:134  %in_v_3_V_6 = extractvalue { i16, i16, i16, i16 } %call_ret52, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:43  %tmp_data_V_119 = sext i59 %proj_k_pack_data_V_1 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_119"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:44  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_119)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:45  %tmp_data_V_120 = sext i59 %proj_q_pack_data_V_1 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_120"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:46  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_120)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:47  %tmp_data_V_121 = sext i59 %proj_v_pack_data_V_1 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_121"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:48  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_121)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:59  %proj_k_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_2"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:60  %proj_q_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_2, i16 %in_q_1_V_2, i16 %in_q_2_V_2, i16 %in_q_3_V_2, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_2"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:61  %proj_v_pack_data_V_2 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_2, i16 %in_v_1_V_2, i16 %in_v_2_V_2, i16 %in_v_3_V_2, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:78  %proj_k_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_3"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:79  %proj_q_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_3, i16 %in_q_1_V_3, i16 %in_q_2_V_3, i16 %in_q_3_V_3, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_3"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:80  %proj_v_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_3"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:97  %proj_k_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_4"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:98  %proj_q_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_4, i16 %in_q_1_V_4, i16 %in_q_2_V_4, i16 %in_q_3_V_4, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_4"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:99  %proj_v_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_4"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:116  %proj_k_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_5"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:117  %proj_q_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_5, i16 %in_q_1_V_5, i16 %in_q_2_V_5, i16 %in_q_3_V_5, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_5"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:118  %proj_v_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_5"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:135  %proj_k_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_6"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:136  %proj_q_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_6, i16 %in_q_1_V_6, i16 %in_q_2_V_6, i16 %in_q_3_V_6, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_6"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:137  %proj_v_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_6"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:144  %call_ret53 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret53"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:145  %in_q_0_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret53, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_7"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:146  %in_q_1_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret53, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_7"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:147  %in_q_2_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret53, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_7"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:148  %in_q_3_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret53, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_7"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:149  %call_ret54 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret54"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:150  %in_v_0_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret54, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_7"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:151  %in_v_1_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret54, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_7"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:152  %in_v_2_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret54, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_7"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:153  %in_v_3_V_7 = extractvalue { i16, i16, i16, i16 } %call_ret54, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:62  %tmp_data_V_122 = sext i59 %proj_k_pack_data_V_2 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_122"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:63  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_122)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:64  %tmp_data_V_123 = sext i59 %proj_q_pack_data_V_2 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_123"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:65  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_123)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:66  %tmp_data_V_124 = sext i59 %proj_v_pack_data_V_2 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_124"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:67  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_124)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:78  %proj_k_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_3"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:79  %proj_q_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_3, i16 %in_q_1_V_3, i16 %in_q_2_V_3, i16 %in_q_3_V_3, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_3"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:80  %proj_v_pack_data_V_3 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_3, i16 %in_v_1_V_3, i16 %in_v_2_V_3, i16 %in_v_3_V_3, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_3"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:97  %proj_k_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_4"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:98  %proj_q_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_4, i16 %in_q_1_V_4, i16 %in_q_2_V_4, i16 %in_q_3_V_4, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_4"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:99  %proj_v_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_4"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:116  %proj_k_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_5"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:117  %proj_q_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_5, i16 %in_q_1_V_5, i16 %in_q_2_V_5, i16 %in_q_3_V_5, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_5"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:118  %proj_v_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_5"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:135  %proj_k_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_6"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:136  %proj_q_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_6, i16 %in_q_1_V_6, i16 %in_q_2_V_6, i16 %in_q_3_V_6, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_6"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:137  %proj_v_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_6"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:154  %proj_k_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_7"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:155  %proj_q_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_7, i16 %in_q_1_V_7, i16 %in_q_2_V_7, i16 %in_q_3_V_7, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_7"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:156  %proj_v_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_7"/></StgValue>
</operation>

<operation id="215" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:163  %call_ret55 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret55"/></StgValue>
</operation>

<operation id="216" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:164  %in_q_0_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret55, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_8"/></StgValue>
</operation>

<operation id="217" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:165  %in_q_1_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret55, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_8"/></StgValue>
</operation>

<operation id="218" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:166  %in_q_2_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret55, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_8"/></StgValue>
</operation>

<operation id="219" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:167  %in_q_3_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret55, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_8"/></StgValue>
</operation>

<operation id="220" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:168  %call_ret56 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret56"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:169  %in_v_0_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret56, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_8"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:170  %in_v_1_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret56, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_8"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:171  %in_v_2_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret56, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_8"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:172  %in_v_3_V_8 = extractvalue { i16, i16, i16, i16 } %call_ret56, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="225" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:81  %tmp_data_V_125 = sext i59 %proj_k_pack_data_V_3 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_125"/></StgValue>
</operation>

<operation id="226" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:82  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_125)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="227" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:83  %tmp_data_V_126 = sext i59 %proj_q_pack_data_V_3 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_126"/></StgValue>
</operation>

<operation id="228" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:84  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_126)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="229" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:85  %tmp_data_V_127 = sext i59 %proj_v_pack_data_V_3 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_127"/></StgValue>
</operation>

<operation id="230" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:86  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_127)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="231" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:97  %proj_k_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_4"/></StgValue>
</operation>

<operation id="232" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:98  %proj_q_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_4, i16 %in_q_1_V_4, i16 %in_q_2_V_4, i16 %in_q_3_V_4, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_4"/></StgValue>
</operation>

<operation id="233" st_id="10" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:99  %proj_v_pack_data_V_4 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_4, i16 %in_v_1_V_4, i16 %in_v_2_V_4, i16 %in_v_3_V_4, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_4"/></StgValue>
</operation>

<operation id="234" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:116  %proj_k_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_5"/></StgValue>
</operation>

<operation id="235" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:117  %proj_q_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_5, i16 %in_q_1_V_5, i16 %in_q_2_V_5, i16 %in_q_3_V_5, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_5"/></StgValue>
</operation>

<operation id="236" st_id="10" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:118  %proj_v_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_5"/></StgValue>
</operation>

<operation id="237" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:135  %proj_k_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_6"/></StgValue>
</operation>

<operation id="238" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:136  %proj_q_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_6, i16 %in_q_1_V_6, i16 %in_q_2_V_6, i16 %in_q_3_V_6, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_6"/></StgValue>
</operation>

<operation id="239" st_id="10" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:137  %proj_v_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_6"/></StgValue>
</operation>

<operation id="240" st_id="10" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:154  %proj_k_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_7"/></StgValue>
</operation>

<operation id="241" st_id="10" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:155  %proj_q_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_7, i16 %in_q_1_V_7, i16 %in_q_2_V_7, i16 %in_q_3_V_7, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_7"/></StgValue>
</operation>

<operation id="242" st_id="10" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:156  %proj_v_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_7"/></StgValue>
</operation>

<operation id="243" st_id="10" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:173  %proj_k_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_8"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:174  %proj_q_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_8, i16 %in_q_1_V_8, i16 %in_q_2_V_8, i16 %in_q_3_V_8, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_8"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:175  %proj_v_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_8"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:182  %call_ret57 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret57"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:183  %in_q_0_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret57, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_9"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:184  %in_q_1_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret57, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_9"/></StgValue>
</operation>

<operation id="249" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:185  %in_q_2_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret57, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_9"/></StgValue>
</operation>

<operation id="250" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:186  %in_q_3_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret57, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_9"/></StgValue>
</operation>

<operation id="251" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:187  %call_ret58 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret58"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:188  %in_v_0_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret58, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_9"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:189  %in_v_1_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret58, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_9"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:190  %in_v_2_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret58, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_9"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:191  %in_v_3_V_9 = extractvalue { i16, i16, i16, i16 } %call_ret58, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:100  %tmp_data_V_128 = sext i59 %proj_k_pack_data_V_4 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_128"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:101  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_128)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:102  %tmp_data_V_129 = sext i59 %proj_q_pack_data_V_4 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_129"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:103  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_129)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:104  %tmp_data_V_130 = sext i59 %proj_v_pack_data_V_4 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_130"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:105  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_130)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:116  %proj_k_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_5"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:117  %proj_q_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_5, i16 %in_q_1_V_5, i16 %in_q_2_V_5, i16 %in_q_3_V_5, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_5"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:118  %proj_v_pack_data_V_5 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_5, i16 %in_v_1_V_5, i16 %in_v_2_V_5, i16 %in_v_3_V_5, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_5"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:135  %proj_k_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_6"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:136  %proj_q_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_6, i16 %in_q_1_V_6, i16 %in_q_2_V_6, i16 %in_q_3_V_6, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_6"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:137  %proj_v_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_6"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:154  %proj_k_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_7"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:155  %proj_q_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_7, i16 %in_q_1_V_7, i16 %in_q_2_V_7, i16 %in_q_3_V_7, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_7"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:156  %proj_v_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_7"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:173  %proj_k_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_8"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:174  %proj_q_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_8, i16 %in_q_1_V_8, i16 %in_q_2_V_8, i16 %in_q_3_V_8, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_8"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:175  %proj_v_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_8"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:192  %proj_k_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_9"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:193  %proj_q_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_9, i16 %in_q_1_V_9, i16 %in_q_2_V_9, i16 %in_q_3_V_9, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_9"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:194  %proj_v_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_9"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:201  %call_ret59 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret59"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:202  %in_q_0_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret59, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_10"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:203  %in_q_1_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret59, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_10"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:204  %in_q_2_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret59, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_10"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:205  %in_q_3_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret59, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_10"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:206  %call_ret60 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret60"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:207  %in_v_0_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret60, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_10"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:208  %in_v_1_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret60, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_10"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:209  %in_v_2_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret60, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_10"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:210  %in_v_3_V_10 = extractvalue { i16, i16, i16, i16 } %call_ret60, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_10"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:119  %tmp_data_V_131 = sext i59 %proj_k_pack_data_V_5 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_131"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:120  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_131)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:121  %tmp_data_V_132 = sext i59 %proj_q_pack_data_V_5 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_132"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:122  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_132)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="291" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:123  %tmp_data_V_133 = sext i59 %proj_v_pack_data_V_5 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_133"/></StgValue>
</operation>

<operation id="292" st_id="12" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:124  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_133)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="293" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:135  %proj_k_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_6"/></StgValue>
</operation>

<operation id="294" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:136  %proj_q_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_6, i16 %in_q_1_V_6, i16 %in_q_2_V_6, i16 %in_q_3_V_6, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_6"/></StgValue>
</operation>

<operation id="295" st_id="12" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:137  %proj_v_pack_data_V_6 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_6, i16 %in_v_1_V_6, i16 %in_v_2_V_6, i16 %in_v_3_V_6, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_6"/></StgValue>
</operation>

<operation id="296" st_id="12" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:154  %proj_k_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_7"/></StgValue>
</operation>

<operation id="297" st_id="12" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:155  %proj_q_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_7, i16 %in_q_1_V_7, i16 %in_q_2_V_7, i16 %in_q_3_V_7, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_7"/></StgValue>
</operation>

<operation id="298" st_id="12" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:156  %proj_v_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_7"/></StgValue>
</operation>

<operation id="299" st_id="12" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:173  %proj_k_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_8"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:174  %proj_q_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_8, i16 %in_q_1_V_8, i16 %in_q_2_V_8, i16 %in_q_3_V_8, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_8"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:175  %proj_v_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_8"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:192  %proj_k_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_9"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:193  %proj_q_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_9, i16 %in_q_1_V_9, i16 %in_q_2_V_9, i16 %in_q_3_V_9, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_9"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:194  %proj_v_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_9"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:211  %proj_k_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_s"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:212  %proj_q_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_10, i16 %in_q_1_V_10, i16 %in_q_2_V_10, i16 %in_q_3_V_10, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_s"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:213  %proj_v_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_s"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:220  %call_ret61 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret61"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:221  %in_q_0_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret61, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_11"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:222  %in_q_1_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret61, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_11"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:223  %in_q_2_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret61, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_11"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:224  %in_q_3_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret61, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_11"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:225  %call_ret62 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret62"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:226  %in_v_0_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret62, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_11"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:227  %in_v_1_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret62, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_11"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:228  %in_v_2_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret62, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_11"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:229  %in_v_3_V_11 = extractvalue { i16, i16, i16, i16 } %call_ret62, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:138  %tmp_data_V_134 = sext i59 %proj_k_pack_data_V_6 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_134"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:139  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_134)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:140  %tmp_data_V_135 = sext i59 %proj_q_pack_data_V_6 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_135"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:141  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_135)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:142  %tmp_data_V_136 = sext i59 %proj_v_pack_data_V_6 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_136"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:143  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_136)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:154  %proj_k_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_7"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:155  %proj_q_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_7, i16 %in_q_1_V_7, i16 %in_q_2_V_7, i16 %in_q_3_V_7, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_7"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:156  %proj_v_pack_data_V_7 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_7, i16 %in_v_1_V_7, i16 %in_v_2_V_7, i16 %in_v_3_V_7, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_7"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:173  %proj_k_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_8"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:174  %proj_q_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_8, i16 %in_q_1_V_8, i16 %in_q_2_V_8, i16 %in_q_3_V_8, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_8"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:175  %proj_v_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_8"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:192  %proj_k_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_9"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:193  %proj_q_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_9, i16 %in_q_1_V_9, i16 %in_q_2_V_9, i16 %in_q_3_V_9, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_9"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:194  %proj_v_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_9"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:211  %proj_k_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_s"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:212  %proj_q_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_10, i16 %in_q_1_V_10, i16 %in_q_2_V_10, i16 %in_q_3_V_10, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_s"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:213  %proj_v_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_s"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:230  %proj_k_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_10"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:231  %proj_q_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_11, i16 %in_q_1_V_11, i16 %in_q_2_V_11, i16 %in_q_3_V_11, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_10"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:232  %proj_v_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_10"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:239  %call_ret63 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret63"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:240  %in_q_0_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret63, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_12"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:241  %in_q_1_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret63, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_12"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:242  %in_q_2_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret63, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_12"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:243  %in_q_3_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret63, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_12"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:244  %call_ret64 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret64"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:245  %in_v_0_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret64, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_12"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:246  %in_v_1_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret64, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_12"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:247  %in_v_2_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret64, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_12"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:248  %in_v_3_V_12 = extractvalue { i16, i16, i16, i16 } %call_ret64, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:157  %tmp_data_V_137 = sext i59 %proj_k_pack_data_V_7 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_137"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:158  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_137)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:159  %tmp_data_V_138 = sext i59 %proj_q_pack_data_V_7 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_138"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:160  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_138)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:161  %tmp_data_V_139 = sext i59 %proj_v_pack_data_V_7 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_139"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:162  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_139)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:173  %proj_k_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_8"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:174  %proj_q_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_8, i16 %in_q_1_V_8, i16 %in_q_2_V_8, i16 %in_q_3_V_8, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_8"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:175  %proj_v_pack_data_V_8 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_8, i16 %in_v_1_V_8, i16 %in_v_2_V_8, i16 %in_v_3_V_8, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_8"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:192  %proj_k_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_9"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:193  %proj_q_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_9, i16 %in_q_1_V_9, i16 %in_q_2_V_9, i16 %in_q_3_V_9, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_9"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:194  %proj_v_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_9"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:211  %proj_k_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_s"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:212  %proj_q_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_10, i16 %in_q_1_V_10, i16 %in_q_2_V_10, i16 %in_q_3_V_10, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_s"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:213  %proj_v_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_s"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:230  %proj_k_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_10"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:231  %proj_q_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_11, i16 %in_q_1_V_11, i16 %in_q_2_V_11, i16 %in_q_3_V_11, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_10"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:232  %proj_v_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_10"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:249  %proj_k_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_11"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:250  %proj_q_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_12, i16 %in_q_1_V_12, i16 %in_q_2_V_12, i16 %in_q_3_V_12, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_11"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:251  %proj_v_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_11"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:258  %call_ret65 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret65"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:259  %in_q_0_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret65, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_13"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:260  %in_q_1_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret65, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_13"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:261  %in_q_2_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret65, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_13"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:262  %in_q_3_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret65, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_13"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:263  %call_ret66 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret66"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:264  %in_v_0_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret66, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_13"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:265  %in_v_1_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret66, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_13"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:266  %in_v_2_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret66, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_13"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:267  %in_v_3_V_13 = extractvalue { i16, i16, i16, i16 } %call_ret66, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_13"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:176  %tmp_data_V_140 = sext i59 %proj_k_pack_data_V_8 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_140"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:177  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_140)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:178  %tmp_data_V_141 = sext i59 %proj_q_pack_data_V_8 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_141"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:179  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_141)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:180  %tmp_data_V_142 = sext i59 %proj_v_pack_data_V_8 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_142"/></StgValue>
</operation>

<operation id="385" st_id="15" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:181  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_142)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="386" st_id="15" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:192  %proj_k_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_9"/></StgValue>
</operation>

<operation id="387" st_id="15" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:193  %proj_q_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_9, i16 %in_q_1_V_9, i16 %in_q_2_V_9, i16 %in_q_3_V_9, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_9"/></StgValue>
</operation>

<operation id="388" st_id="15" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:194  %proj_v_pack_data_V_9 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_9, i16 %in_v_1_V_9, i16 %in_v_2_V_9, i16 %in_v_3_V_9, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_9"/></StgValue>
</operation>

<operation id="389" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:211  %proj_k_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_s"/></StgValue>
</operation>

<operation id="390" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:212  %proj_q_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_10, i16 %in_q_1_V_10, i16 %in_q_2_V_10, i16 %in_q_3_V_10, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_s"/></StgValue>
</operation>

<operation id="391" st_id="15" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:213  %proj_v_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_s"/></StgValue>
</operation>

<operation id="392" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:230  %proj_k_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_10"/></StgValue>
</operation>

<operation id="393" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:231  %proj_q_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_11, i16 %in_q_1_V_11, i16 %in_q_2_V_11, i16 %in_q_3_V_11, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_10"/></StgValue>
</operation>

<operation id="394" st_id="15" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:232  %proj_v_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_10"/></StgValue>
</operation>

<operation id="395" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:249  %proj_k_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_11"/></StgValue>
</operation>

<operation id="396" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:250  %proj_q_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_12, i16 %in_q_1_V_12, i16 %in_q_2_V_12, i16 %in_q_3_V_12, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_11"/></StgValue>
</operation>

<operation id="397" st_id="15" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:251  %proj_v_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_11"/></StgValue>
</operation>

<operation id="398" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:268  %proj_k_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_12"/></StgValue>
</operation>

<operation id="399" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:269  %proj_q_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_13, i16 %in_q_1_V_13, i16 %in_q_2_V_13, i16 %in_q_3_V_13, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_12"/></StgValue>
</operation>

<operation id="400" st_id="15" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:270  %proj_v_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_12"/></StgValue>
</operation>

<operation id="401" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:277  %call_ret67 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret67"/></StgValue>
</operation>

<operation id="402" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:278  %in_q_0_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret67, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_14"/></StgValue>
</operation>

<operation id="403" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:279  %in_q_1_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret67, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_14"/></StgValue>
</operation>

<operation id="404" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:280  %in_q_2_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret67, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_14"/></StgValue>
</operation>

<operation id="405" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:281  %in_q_3_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret67, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_14"/></StgValue>
</operation>

<operation id="406" st_id="15" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:282  %call_ret68 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret68"/></StgValue>
</operation>

<operation id="407" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:283  %in_v_0_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret68, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_14"/></StgValue>
</operation>

<operation id="408" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:284  %in_v_1_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret68, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_14"/></StgValue>
</operation>

<operation id="409" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:285  %in_v_2_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret68, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_14"/></StgValue>
</operation>

<operation id="410" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:286  %in_v_3_V_14 = extractvalue { i16, i16, i16, i16 } %call_ret68, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="411" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:195  %tmp_data_V_143 = sext i59 %proj_k_pack_data_V_9 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_143"/></StgValue>
</operation>

<operation id="412" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:196  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_143)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="413" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:197  %tmp_data_V_144 = sext i59 %proj_q_pack_data_V_9 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_144"/></StgValue>
</operation>

<operation id="414" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:198  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_144)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="415" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:199  %tmp_data_V_145 = sext i59 %proj_v_pack_data_V_9 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_145"/></StgValue>
</operation>

<operation id="416" st_id="16" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:200  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_145)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="417" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:211  %proj_k_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_s"/></StgValue>
</operation>

<operation id="418" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:212  %proj_q_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_10, i16 %in_q_1_V_10, i16 %in_q_2_V_10, i16 %in_q_3_V_10, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_s"/></StgValue>
</operation>

<operation id="419" st_id="16" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:213  %proj_v_pack_data_V_s = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_10, i16 %in_v_1_V_10, i16 %in_v_2_V_10, i16 %in_v_3_V_10, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_s"/></StgValue>
</operation>

<operation id="420" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:230  %proj_k_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_10"/></StgValue>
</operation>

<operation id="421" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:231  %proj_q_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_11, i16 %in_q_1_V_11, i16 %in_q_2_V_11, i16 %in_q_3_V_11, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_10"/></StgValue>
</operation>

<operation id="422" st_id="16" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:232  %proj_v_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_10"/></StgValue>
</operation>

<operation id="423" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:249  %proj_k_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_11"/></StgValue>
</operation>

<operation id="424" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:250  %proj_q_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_12, i16 %in_q_1_V_12, i16 %in_q_2_V_12, i16 %in_q_3_V_12, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_11"/></StgValue>
</operation>

<operation id="425" st_id="16" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:251  %proj_v_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_11"/></StgValue>
</operation>

<operation id="426" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:268  %proj_k_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_12"/></StgValue>
</operation>

<operation id="427" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:269  %proj_q_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_13, i16 %in_q_1_V_13, i16 %in_q_2_V_13, i16 %in_q_3_V_13, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_12"/></StgValue>
</operation>

<operation id="428" st_id="16" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:270  %proj_v_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_12"/></StgValue>
</operation>

<operation id="429" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:287  %proj_k_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_13"/></StgValue>
</operation>

<operation id="430" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:288  %proj_q_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_14, i16 %in_q_1_V_14, i16 %in_q_2_V_14, i16 %in_q_3_V_14, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_13"/></StgValue>
</operation>

<operation id="431" st_id="16" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:289  %proj_v_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_13"/></StgValue>
</operation>

<operation id="432" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:296  %call_ret69 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret69"/></StgValue>
</operation>

<operation id="433" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:297  %in_q_0_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret69, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_15"/></StgValue>
</operation>

<operation id="434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:298  %in_q_1_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret69, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_15"/></StgValue>
</operation>

<operation id="435" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:299  %in_q_2_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret69, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_15"/></StgValue>
</operation>

<operation id="436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:300  %in_q_3_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret69, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_15"/></StgValue>
</operation>

<operation id="437" st_id="16" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:301  %call_ret70 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret70"/></StgValue>
</operation>

<operation id="438" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:302  %in_v_0_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret70, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_15"/></StgValue>
</operation>

<operation id="439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:303  %in_v_1_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret70, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_15"/></StgValue>
</operation>

<operation id="440" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:304  %in_v_2_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret70, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_15"/></StgValue>
</operation>

<operation id="441" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:305  %in_v_3_V_15 = extractvalue { i16, i16, i16, i16 } %call_ret70, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="442" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:214  %tmp_data_V_146 = sext i59 %proj_k_pack_data_V_s to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_146"/></StgValue>
</operation>

<operation id="443" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:215  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_146)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="444" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:216  %tmp_data_V_147 = sext i59 %proj_q_pack_data_V_s to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_147"/></StgValue>
</operation>

<operation id="445" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:217  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_147)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="446" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:218  %tmp_data_V_148 = sext i59 %proj_v_pack_data_V_s to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_148"/></StgValue>
</operation>

<operation id="447" st_id="17" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:219  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_148)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="448" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:230  %proj_k_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_10"/></StgValue>
</operation>

<operation id="449" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:231  %proj_q_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_11, i16 %in_q_1_V_11, i16 %in_q_2_V_11, i16 %in_q_3_V_11, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_10"/></StgValue>
</operation>

<operation id="450" st_id="17" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:232  %proj_v_pack_data_V_10 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_11, i16 %in_v_1_V_11, i16 %in_v_2_V_11, i16 %in_v_3_V_11, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_10"/></StgValue>
</operation>

<operation id="451" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:249  %proj_k_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_11"/></StgValue>
</operation>

<operation id="452" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:250  %proj_q_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_12, i16 %in_q_1_V_12, i16 %in_q_2_V_12, i16 %in_q_3_V_12, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_11"/></StgValue>
</operation>

<operation id="453" st_id="17" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:251  %proj_v_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_11"/></StgValue>
</operation>

<operation id="454" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:268  %proj_k_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_12"/></StgValue>
</operation>

<operation id="455" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:269  %proj_q_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_13, i16 %in_q_1_V_13, i16 %in_q_2_V_13, i16 %in_q_3_V_13, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_12"/></StgValue>
</operation>

<operation id="456" st_id="17" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:270  %proj_v_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_12"/></StgValue>
</operation>

<operation id="457" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:287  %proj_k_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_13"/></StgValue>
</operation>

<operation id="458" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:288  %proj_q_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_14, i16 %in_q_1_V_14, i16 %in_q_2_V_14, i16 %in_q_3_V_14, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_13"/></StgValue>
</operation>

<operation id="459" st_id="17" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:289  %proj_v_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_13"/></StgValue>
</operation>

<operation id="460" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:306  %proj_k_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_14"/></StgValue>
</operation>

<operation id="461" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:307  %proj_q_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_15, i16 %in_q_1_V_15, i16 %in_q_2_V_15, i16 %in_q_3_V_15, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_14"/></StgValue>
</operation>

<operation id="462" st_id="17" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:308  %proj_v_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_14"/></StgValue>
</operation>

<operation id="463" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:315  %call_ret71 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret71"/></StgValue>
</operation>

<operation id="464" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:316  %in_q_0_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret71, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_16"/></StgValue>
</operation>

<operation id="465" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:317  %in_q_1_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret71, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_16"/></StgValue>
</operation>

<operation id="466" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:318  %in_q_2_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret71, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_16"/></StgValue>
</operation>

<operation id="467" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:319  %in_q_3_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret71, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_16"/></StgValue>
</operation>

<operation id="468" st_id="17" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:320  %call_ret72 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret72"/></StgValue>
</operation>

<operation id="469" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:321  %in_v_0_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret72, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_16"/></StgValue>
</operation>

<operation id="470" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:322  %in_v_1_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret72, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_16"/></StgValue>
</operation>

<operation id="471" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:323  %in_v_2_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret72, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_16"/></StgValue>
</operation>

<operation id="472" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:324  %in_v_3_V_16 = extractvalue { i16, i16, i16, i16 } %call_ret72, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:233  %tmp_data_V_149 = sext i59 %proj_k_pack_data_V_10 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_149"/></StgValue>
</operation>

<operation id="474" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:234  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_149)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:235  %tmp_data_V_150 = sext i59 %proj_q_pack_data_V_10 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_150"/></StgValue>
</operation>

<operation id="476" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:236  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_150)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:237  %tmp_data_V_151 = sext i59 %proj_v_pack_data_V_10 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_151"/></StgValue>
</operation>

<operation id="478" st_id="18" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:238  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_151)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="479" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:249  %proj_k_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_11"/></StgValue>
</operation>

<operation id="480" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:250  %proj_q_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_12, i16 %in_q_1_V_12, i16 %in_q_2_V_12, i16 %in_q_3_V_12, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_11"/></StgValue>
</operation>

<operation id="481" st_id="18" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:251  %proj_v_pack_data_V_11 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_12, i16 %in_v_1_V_12, i16 %in_v_2_V_12, i16 %in_v_3_V_12, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_11"/></StgValue>
</operation>

<operation id="482" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:268  %proj_k_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_12"/></StgValue>
</operation>

<operation id="483" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:269  %proj_q_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_13, i16 %in_q_1_V_13, i16 %in_q_2_V_13, i16 %in_q_3_V_13, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_12"/></StgValue>
</operation>

<operation id="484" st_id="18" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:270  %proj_v_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_12"/></StgValue>
</operation>

<operation id="485" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:287  %proj_k_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_13"/></StgValue>
</operation>

<operation id="486" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:288  %proj_q_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_14, i16 %in_q_1_V_14, i16 %in_q_2_V_14, i16 %in_q_3_V_14, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_13"/></StgValue>
</operation>

<operation id="487" st_id="18" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:289  %proj_v_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_13"/></StgValue>
</operation>

<operation id="488" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:306  %proj_k_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_14"/></StgValue>
</operation>

<operation id="489" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:307  %proj_q_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_15, i16 %in_q_1_V_15, i16 %in_q_2_V_15, i16 %in_q_3_V_15, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_14"/></StgValue>
</operation>

<operation id="490" st_id="18" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:308  %proj_v_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_14"/></StgValue>
</operation>

<operation id="491" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:325  %proj_k_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_15"/></StgValue>
</operation>

<operation id="492" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:326  %proj_q_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_16, i16 %in_q_1_V_16, i16 %in_q_2_V_16, i16 %in_q_3_V_16, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_15"/></StgValue>
</operation>

<operation id="493" st_id="18" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:327  %proj_v_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_15"/></StgValue>
</operation>

<operation id="494" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:334  %call_ret73 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret73"/></StgValue>
</operation>

<operation id="495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:335  %in_q_0_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret73, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_17"/></StgValue>
</operation>

<operation id="496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:336  %in_q_1_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret73, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_17"/></StgValue>
</operation>

<operation id="497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:337  %in_q_2_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret73, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_17"/></StgValue>
</operation>

<operation id="498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:338  %in_q_3_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret73, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_17"/></StgValue>
</operation>

<operation id="499" st_id="18" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:339  %call_ret74 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret74"/></StgValue>
</operation>

<operation id="500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:340  %in_v_0_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret74, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_17"/></StgValue>
</operation>

<operation id="501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:341  %in_v_1_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret74, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_17"/></StgValue>
</operation>

<operation id="502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:342  %in_v_2_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret74, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_17"/></StgValue>
</operation>

<operation id="503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:343  %in_v_3_V_17 = extractvalue { i16, i16, i16, i16 } %call_ret74, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="504" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:252  %tmp_data_V_152 = sext i59 %proj_k_pack_data_V_11 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_152"/></StgValue>
</operation>

<operation id="505" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:253  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_152)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="506" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:254  %tmp_data_V_153 = sext i59 %proj_q_pack_data_V_11 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_153"/></StgValue>
</operation>

<operation id="507" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:255  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_153)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:256  %tmp_data_V_154 = sext i59 %proj_v_pack_data_V_11 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_154"/></StgValue>
</operation>

<operation id="509" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:257  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_154)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="510" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:268  %proj_k_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_12"/></StgValue>
</operation>

<operation id="511" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:269  %proj_q_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_13, i16 %in_q_1_V_13, i16 %in_q_2_V_13, i16 %in_q_3_V_13, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_12"/></StgValue>
</operation>

<operation id="512" st_id="19" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:270  %proj_v_pack_data_V_12 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_13, i16 %in_v_1_V_13, i16 %in_v_2_V_13, i16 %in_v_3_V_13, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_12"/></StgValue>
</operation>

<operation id="513" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:287  %proj_k_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_13"/></StgValue>
</operation>

<operation id="514" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:288  %proj_q_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_14, i16 %in_q_1_V_14, i16 %in_q_2_V_14, i16 %in_q_3_V_14, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_13"/></StgValue>
</operation>

<operation id="515" st_id="19" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:289  %proj_v_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_13"/></StgValue>
</operation>

<operation id="516" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:306  %proj_k_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_14"/></StgValue>
</operation>

<operation id="517" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:307  %proj_q_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_15, i16 %in_q_1_V_15, i16 %in_q_2_V_15, i16 %in_q_3_V_15, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_14"/></StgValue>
</operation>

<operation id="518" st_id="19" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:308  %proj_v_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_14"/></StgValue>
</operation>

<operation id="519" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:325  %proj_k_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_15"/></StgValue>
</operation>

<operation id="520" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:326  %proj_q_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_16, i16 %in_q_1_V_16, i16 %in_q_2_V_16, i16 %in_q_3_V_16, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_15"/></StgValue>
</operation>

<operation id="521" st_id="19" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:327  %proj_v_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_15"/></StgValue>
</operation>

<operation id="522" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:344  %proj_k_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_16"/></StgValue>
</operation>

<operation id="523" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:345  %proj_q_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_17, i16 %in_q_1_V_17, i16 %in_q_2_V_17, i16 %in_q_3_V_17, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_16"/></StgValue>
</operation>

<operation id="524" st_id="19" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:346  %proj_v_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_16"/></StgValue>
</operation>

<operation id="525" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:353  %call_ret75 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret75"/></StgValue>
</operation>

<operation id="526" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:354  %in_q_0_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret75, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_18"/></StgValue>
</operation>

<operation id="527" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:355  %in_q_1_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret75, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_18"/></StgValue>
</operation>

<operation id="528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:356  %in_q_2_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret75, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_18"/></StgValue>
</operation>

<operation id="529" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:357  %in_q_3_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret75, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_18"/></StgValue>
</operation>

<operation id="530" st_id="19" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:358  %call_ret76 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret76"/></StgValue>
</operation>

<operation id="531" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:359  %in_v_0_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret76, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_18"/></StgValue>
</operation>

<operation id="532" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:360  %in_v_1_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret76, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_18"/></StgValue>
</operation>

<operation id="533" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:361  %in_v_2_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret76, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_18"/></StgValue>
</operation>

<operation id="534" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:362  %in_v_3_V_18 = extractvalue { i16, i16, i16, i16 } %call_ret76, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="535" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:271  %tmp_data_V_155 = sext i59 %proj_k_pack_data_V_12 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_155"/></StgValue>
</operation>

<operation id="536" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:272  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_155)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="537" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:273  %tmp_data_V_156 = sext i59 %proj_q_pack_data_V_12 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_156"/></StgValue>
</operation>

<operation id="538" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:274  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_156)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="539" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:275  %tmp_data_V_157 = sext i59 %proj_v_pack_data_V_12 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_157"/></StgValue>
</operation>

<operation id="540" st_id="20" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:276  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_157)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="541" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:287  %proj_k_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_13"/></StgValue>
</operation>

<operation id="542" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:288  %proj_q_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_14, i16 %in_q_1_V_14, i16 %in_q_2_V_14, i16 %in_q_3_V_14, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_13"/></StgValue>
</operation>

<operation id="543" st_id="20" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:289  %proj_v_pack_data_V_13 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_14, i16 %in_v_1_V_14, i16 %in_v_2_V_14, i16 %in_v_3_V_14, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_13"/></StgValue>
</operation>

<operation id="544" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:306  %proj_k_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_14"/></StgValue>
</operation>

<operation id="545" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:307  %proj_q_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_15, i16 %in_q_1_V_15, i16 %in_q_2_V_15, i16 %in_q_3_V_15, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_14"/></StgValue>
</operation>

<operation id="546" st_id="20" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:308  %proj_v_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_14"/></StgValue>
</operation>

<operation id="547" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:325  %proj_k_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_15"/></StgValue>
</operation>

<operation id="548" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:326  %proj_q_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_16, i16 %in_q_1_V_16, i16 %in_q_2_V_16, i16 %in_q_3_V_16, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_15"/></StgValue>
</operation>

<operation id="549" st_id="20" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:327  %proj_v_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_15"/></StgValue>
</operation>

<operation id="550" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:344  %proj_k_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_16"/></StgValue>
</operation>

<operation id="551" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:345  %proj_q_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_17, i16 %in_q_1_V_17, i16 %in_q_2_V_17, i16 %in_q_3_V_17, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_16"/></StgValue>
</operation>

<operation id="552" st_id="20" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:346  %proj_v_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_16"/></StgValue>
</operation>

<operation id="553" st_id="20" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:363  %proj_k_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_17"/></StgValue>
</operation>

<operation id="554" st_id="20" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:364  %proj_q_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_18, i16 %in_q_1_V_18, i16 %in_q_2_V_18, i16 %in_q_3_V_18, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_17"/></StgValue>
</operation>

<operation id="555" st_id="20" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:365  %proj_v_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_17"/></StgValue>
</operation>

<operation id="556" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64" op_6_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:372  %call_ret77 = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_q_V_V14, i16* %data_q_V_V15, i16* %data_q_V_V16, i16* %data_q_V_V17)

]]></Node>
<StgValue><ssdm name="call_ret77"/></StgValue>
</operation>

<operation id="557" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:373  %in_q_0_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret77, 0

]]></Node>
<StgValue><ssdm name="in_q_0_V_19"/></StgValue>
</operation>

<operation id="558" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:374  %in_q_1_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret77, 1

]]></Node>
<StgValue><ssdm name="in_q_1_V_19"/></StgValue>
</operation>

<operation id="559" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:375  %in_q_2_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret77, 2

]]></Node>
<StgValue><ssdm name="in_q_2_V_19"/></StgValue>
</operation>

<operation id="560" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:376  %in_q_3_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret77, 3

]]></Node>
<StgValue><ssdm name="in_q_3_V_19"/></StgValue>
</operation>

<operation id="561" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:377  %call_ret = call fastcc { i16, i16, i16, i16 } @"read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>"(i16* %data_vk_V_V2, i16* %data_vk_V_V211, i16* %data_vk_V_V212, i16* %data_vk_V_V213)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="562" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:378  %in_v_0_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="in_v_0_V_19"/></StgValue>
</operation>

<operation id="563" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:379  %in_v_1_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="in_v_1_V_19"/></StgValue>
</operation>

<operation id="564" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:380  %in_v_2_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="in_v_2_V_19"/></StgValue>
</operation>

<operation id="565" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader.0:381  %in_v_3_V_19 = extractvalue { i16, i16, i16, i16 } %call_ret, 3

]]></Node>
<StgValue><ssdm name="in_v_3_V_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="566" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:290  %tmp_data_V_158 = sext i59 %proj_k_pack_data_V_13 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_158"/></StgValue>
</operation>

<operation id="567" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:291  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_158)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="568" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:292  %tmp_data_V_159 = sext i59 %proj_q_pack_data_V_13 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_159"/></StgValue>
</operation>

<operation id="569" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:293  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_159)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="570" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:294  %tmp_data_V_160 = sext i59 %proj_v_pack_data_V_13 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_160"/></StgValue>
</operation>

<operation id="571" st_id="21" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:295  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_160)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="572" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:306  %proj_k_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_14"/></StgValue>
</operation>

<operation id="573" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:307  %proj_q_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_15, i16 %in_q_1_V_15, i16 %in_q_2_V_15, i16 %in_q_3_V_15, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_14"/></StgValue>
</operation>

<operation id="574" st_id="21" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:308  %proj_v_pack_data_V_14 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_15, i16 %in_v_1_V_15, i16 %in_v_2_V_15, i16 %in_v_3_V_15, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_14"/></StgValue>
</operation>

<operation id="575" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:325  %proj_k_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_15"/></StgValue>
</operation>

<operation id="576" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:326  %proj_q_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_16, i16 %in_q_1_V_16, i16 %in_q_2_V_16, i16 %in_q_3_V_16, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_15"/></StgValue>
</operation>

<operation id="577" st_id="21" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:327  %proj_v_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_15"/></StgValue>
</operation>

<operation id="578" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:344  %proj_k_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_16"/></StgValue>
</operation>

<operation id="579" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:345  %proj_q_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_17, i16 %in_q_1_V_17, i16 %in_q_2_V_17, i16 %in_q_3_V_17, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_16"/></StgValue>
</operation>

<operation id="580" st_id="21" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:346  %proj_v_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_16"/></StgValue>
</operation>

<operation id="581" st_id="21" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:363  %proj_k_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_17"/></StgValue>
</operation>

<operation id="582" st_id="21" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:364  %proj_q_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_18, i16 %in_q_1_V_18, i16 %in_q_2_V_18, i16 %in_q_3_V_18, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_17"/></StgValue>
</operation>

<operation id="583" st_id="21" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:365  %proj_v_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_17"/></StgValue>
</operation>

<operation id="584" st_id="21" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:382  %proj_k_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_18"/></StgValue>
</operation>

<operation id="585" st_id="21" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:383  %proj_q_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_19, i16 %in_q_1_V_19, i16 %in_q_2_V_19, i16 %in_q_3_V_19, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_18"/></StgValue>
</operation>

<operation id="586" st_id="21" stage="5" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:384  %proj_v_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_18"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="587" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:309  %tmp_data_V_161 = sext i59 %proj_k_pack_data_V_14 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_161"/></StgValue>
</operation>

<operation id="588" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:310  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_161)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="589" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:311  %tmp_data_V_162 = sext i59 %proj_q_pack_data_V_14 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_162"/></StgValue>
</operation>

<operation id="590" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:312  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_162)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="591" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:313  %tmp_data_V_163 = sext i59 %proj_v_pack_data_V_14 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_163"/></StgValue>
</operation>

<operation id="592" st_id="22" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:314  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_163)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="593" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:325  %proj_k_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_15"/></StgValue>
</operation>

<operation id="594" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:326  %proj_q_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_16, i16 %in_q_1_V_16, i16 %in_q_2_V_16, i16 %in_q_3_V_16, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_15"/></StgValue>
</operation>

<operation id="595" st_id="22" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:327  %proj_v_pack_data_V_15 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_16, i16 %in_v_1_V_16, i16 %in_v_2_V_16, i16 %in_v_3_V_16, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_15"/></StgValue>
</operation>

<operation id="596" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:344  %proj_k_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_16"/></StgValue>
</operation>

<operation id="597" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:345  %proj_q_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_17, i16 %in_q_1_V_17, i16 %in_q_2_V_17, i16 %in_q_3_V_17, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_16"/></StgValue>
</operation>

<operation id="598" st_id="22" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:346  %proj_v_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_16"/></StgValue>
</operation>

<operation id="599" st_id="22" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:363  %proj_k_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_17"/></StgValue>
</operation>

<operation id="600" st_id="22" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:364  %proj_q_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_18, i16 %in_q_1_V_18, i16 %in_q_2_V_18, i16 %in_q_3_V_18, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_17"/></StgValue>
</operation>

<operation id="601" st_id="22" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:365  %proj_v_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_17"/></StgValue>
</operation>

<operation id="602" st_id="22" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:382  %proj_k_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_18"/></StgValue>
</operation>

<operation id="603" st_id="22" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:383  %proj_q_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_19, i16 %in_q_1_V_19, i16 %in_q_2_V_19, i16 %in_q_3_V_19, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_18"/></StgValue>
</operation>

<operation id="604" st_id="22" stage="4" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:384  %proj_v_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_18"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="605" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:328  %tmp_data_V_164 = sext i59 %proj_k_pack_data_V_15 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_164"/></StgValue>
</operation>

<operation id="606" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:329  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_164)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="607" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:330  %tmp_data_V_165 = sext i59 %proj_q_pack_data_V_15 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_165"/></StgValue>
</operation>

<operation id="608" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:331  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_165)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="609" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:332  %tmp_data_V_166 = sext i59 %proj_v_pack_data_V_15 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_166"/></StgValue>
</operation>

<operation id="610" st_id="23" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:333  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_166)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="611" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:344  %proj_k_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_16"/></StgValue>
</operation>

<operation id="612" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:345  %proj_q_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_17, i16 %in_q_1_V_17, i16 %in_q_2_V_17, i16 %in_q_3_V_17, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_16"/></StgValue>
</operation>

<operation id="613" st_id="23" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:346  %proj_v_pack_data_V_16 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_17, i16 %in_v_1_V_17, i16 %in_v_2_V_17, i16 %in_v_3_V_17, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_16"/></StgValue>
</operation>

<operation id="614" st_id="23" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:363  %proj_k_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_17"/></StgValue>
</operation>

<operation id="615" st_id="23" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:364  %proj_q_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_18, i16 %in_q_1_V_18, i16 %in_q_2_V_18, i16 %in_q_3_V_18, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_17"/></StgValue>
</operation>

<operation id="616" st_id="23" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:365  %proj_v_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_17"/></StgValue>
</operation>

<operation id="617" st_id="23" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:382  %proj_k_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_18"/></StgValue>
</operation>

<operation id="618" st_id="23" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:383  %proj_q_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_19, i16 %in_q_1_V_19, i16 %in_q_2_V_19, i16 %in_q_3_V_19, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_18"/></StgValue>
</operation>

<operation id="619" st_id="23" stage="3" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:384  %proj_v_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_18"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="620" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:347  %tmp_data_V_167 = sext i59 %proj_k_pack_data_V_16 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_167"/></StgValue>
</operation>

<operation id="621" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:348  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_167)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="622" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:349  %tmp_data_V_168 = sext i59 %proj_q_pack_data_V_16 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_168"/></StgValue>
</operation>

<operation id="623" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:350  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_168)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="624" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:351  %tmp_data_V_169 = sext i59 %proj_v_pack_data_V_16 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_169"/></StgValue>
</operation>

<operation id="625" st_id="24" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:352  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_169)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="626" st_id="24" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:363  %proj_k_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_17"/></StgValue>
</operation>

<operation id="627" st_id="24" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:364  %proj_q_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_18, i16 %in_q_1_V_18, i16 %in_q_2_V_18, i16 %in_q_3_V_18, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_17"/></StgValue>
</operation>

<operation id="628" st_id="24" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:365  %proj_v_pack_data_V_17 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_18, i16 %in_v_1_V_18, i16 %in_v_2_V_18, i16 %in_v_3_V_18, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_17"/></StgValue>
</operation>

<operation id="629" st_id="24" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:382  %proj_k_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_18"/></StgValue>
</operation>

<operation id="630" st_id="24" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:383  %proj_q_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_19, i16 %in_q_1_V_19, i16 %in_q_2_V_19, i16 %in_q_3_V_19, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_18"/></StgValue>
</operation>

<operation id="631" st_id="24" stage="2" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:384  %proj_v_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_18"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="632" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:366  %tmp_data_V_170 = sext i59 %proj_k_pack_data_V_17 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_170"/></StgValue>
</operation>

<operation id="633" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:367  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_170)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="634" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:368  %tmp_data_V_171 = sext i59 %proj_q_pack_data_V_17 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_171"/></StgValue>
</operation>

<operation id="635" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:369  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_171)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="636" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:370  %tmp_data_V_172 = sext i59 %proj_v_pack_data_V_17 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_172"/></StgValue>
</operation>

<operation id="637" st_id="25" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:371  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_172)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="638" st_id="25" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:382  %proj_k_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @key_weight3_V312, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_k_pack_data_V_18"/></StgValue>
</operation>

<operation id="639" st_id="25" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:383  %proj_q_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_q_0_V_19, i16 %in_q_1_V_19, i16 %in_q_2_V_19, i16 %in_q_3_V_19, [16 x i16]* @query_weight3_V322, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_q_pack_data_V_18"/></StgValue>
</operation>

<operation id="640" st_id="25" stage="1" lat="5">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="59" op_0_bw="59" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="5" op_7_bw="3">
<![CDATA[
arrayctor.loop1.preheader.0:384  %proj_v_pack_data_V_18 = call fastcc i59 @"dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>"(i16 %in_v_0_V_19, i16 %in_v_1_V_19, i16 %in_v_2_V_19, i16 %in_v_3_V_19, [16 x i16]* @value_weight3_V332, i5 8, i3 2)

]]></Node>
<StgValue><ssdm name="proj_v_pack_data_V_18"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="641" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:0  call void (...)* @_ssdm_op_SpecInterface(i66* %v_proj_V_data_V5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="642" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:1  call void (...)* @_ssdm_op_SpecInterface(i66* %k_proj_V_data_V3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="643" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:2  call void (...)* @_ssdm_op_SpecInterface(i66* %q_proj_V_data_V4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="644" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:3  call void (...)* @_ssdm_op_SpecInterface(i16* %data_q_V_V17, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="645" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:4  call void (...)* @_ssdm_op_SpecInterface(i16* %data_q_V_V16, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="646" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:5  call void (...)* @_ssdm_op_SpecInterface(i16* %data_q_V_V15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="647" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:6  call void (...)* @_ssdm_op_SpecInterface(i16* %data_q_V_V14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="648" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:7  call void (...)* @_ssdm_op_SpecInterface(i16* %data_vk_V_V213, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="649" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:8  call void (...)* @_ssdm_op_SpecInterface(i16* %data_vk_V_V212, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="650" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:9  call void (...)* @_ssdm_op_SpecInterface(i16* %data_vk_V_V211, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="651" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:10  call void (...)* @_ssdm_op_SpecInterface(i16* %data_vk_V_V2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="652" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:385  %tmp_data_V_173 = sext i59 %proj_k_pack_data_V_18 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_173"/></StgValue>
</operation>

<operation id="653" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:386  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %k_proj_V_data_V3, i66 %tmp_data_V_173)

]]></Node>
<StgValue><ssdm name="write_ln208"/></StgValue>
</operation>

<operation id="654" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:387  %tmp_data_V_174 = sext i59 %proj_q_pack_data_V_18 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_174"/></StgValue>
</operation>

<operation id="655" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:388  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %q_proj_V_data_V4, i66 %tmp_data_V_174)

]]></Node>
<StgValue><ssdm name="write_ln209"/></StgValue>
</operation>

<operation id="656" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="66" op_0_bw="59">
<![CDATA[
arrayctor.loop1.preheader.0:389  %tmp_data_V_175 = sext i59 %proj_v_pack_data_V_18 to i66

]]></Node>
<StgValue><ssdm name="tmp_data_V_175"/></StgValue>
</operation>

<operation id="657" st_id="26" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="66" op_2_bw="66" op_3_bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:390  call void @_ssdm_op_Write.ap_fifo.volatile.i66P(i66* %v_proj_V_data_V5, i66 %tmp_data_V_175)

]]></Node>
<StgValue><ssdm name="write_ln210"/></StgValue>
</operation>

<operation id="658" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0">
<![CDATA[
arrayctor.loop1.preheader.0:391  ret void

]]></Node>
<StgValue><ssdm name="ret_ln212"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
