// Seed: 1535346739
module module_0;
  wire id_1, id_2;
  wire id_3;
  wire id_4 = id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_18;
  assign id_11 = 1;
  assign id_17 = {id_11{1}};
  assign id_11 = id_3;
  wire id_19, id_20;
  wire id_21, id_22;
  assign id_6 = 1;
  xnor (
      id_1,
      id_11,
      id_13,
      id_14,
      id_15,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_3,
      id_7,
      id_8,
      id_9
  );
  wire id_23, id_24, id_25;
  module_0(); id_26(
      .id_0(id_9), .id_1(), .id_2(id_24), .id_3(~1)
  );
endmodule
