
LAB4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002f08  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003014  08003014  00004014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003038  08003038  00005050  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003038  08003038  00005050  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003038  08003038  00005050  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003038  08003038  00004038  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800303c  0800303c  0000403c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000050  20000000  08003040  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e8  20000050  08003090  00005050  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000438  08003090  00005438  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005050  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008a8c  00000000  00000000  00005079  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e1c  00000000  00000000  0000db05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b40  00000000  00000000  0000f928  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000886  00000000  00000000  00010468  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000177b8  00000000  00000000  00010cee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cd33  00000000  00000000  000284a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000858e5  00000000  00000000  000351d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000baabe  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b4c  00000000  00000000  000bab04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000003a  00000000  00000000  000bd650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000050 	.word	0x20000050
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ffc 	.word	0x08002ffc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000054 	.word	0x20000054
 8000148:	08002ffc 	.word	0x08002ffc

0800014c <is_button_pressed>:
//button flag & timer for key press
int button_flag[N0_OF_BUTTONS];
int timerforkeypress[N0_OF_BUTTONS];

//is button press
int is_button_pressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <is_button_pressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <is_button_pressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <is_button_pressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <is_button_pressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	2000006c 	.word	0x2000006c

08000180 <getKeyInput>:

//get input
void getKeyInput(){
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0

	for (int i = 0; i < N0_OF_BUTTONS; i++){
 8000186:	2300      	movs	r3, #0
 8000188:	607b      	str	r3, [r7, #4]
 800018a:	e012      	b.n	80001b2 <getKeyInput+0x32>
		keyReg2[i] = keyReg1[i];
 800018c:	4a44      	ldr	r2, [pc, #272]	@ (80002a0 <getKeyInput+0x120>)
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000194:	4943      	ldr	r1, [pc, #268]	@ (80002a4 <getKeyInput+0x124>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		keyReg1[i] = keyReg0[i];
 800019c:	4a42      	ldr	r2, [pc, #264]	@ (80002a8 <getKeyInput+0x128>)
 800019e:	687b      	ldr	r3, [r7, #4]
 80001a0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001a4:	493e      	ldr	r1, [pc, #248]	@ (80002a0 <getKeyInput+0x120>)
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for (int i = 0; i < N0_OF_BUTTONS; i++){
 80001ac:	687b      	ldr	r3, [r7, #4]
 80001ae:	3301      	adds	r3, #1
 80001b0:	607b      	str	r3, [r7, #4]
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	2b02      	cmp	r3, #2
 80001b6:	dde9      	ble.n	800018c <getKeyInput+0xc>
	}

	keyReg0[0] = HAL_GPIO_ReadPin(BUTTON0_GPIO_Port, BUTTON0_Pin);
 80001b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001bc:	483b      	ldr	r0, [pc, #236]	@ (80002ac <getKeyInput+0x12c>)
 80001be:	f001 feef 	bl	8001fa0 <HAL_GPIO_ReadPin>
 80001c2:	4603      	mov	r3, r0
 80001c4:	461a      	mov	r2, r3
 80001c6:	4b38      	ldr	r3, [pc, #224]	@ (80002a8 <getKeyInput+0x128>)
 80001c8:	601a      	str	r2, [r3, #0]
	keyReg0[1] = HAL_GPIO_ReadPin(BUTTON1_GPIO_Port, BUTTON1_Pin);
 80001ca:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80001ce:	4837      	ldr	r0, [pc, #220]	@ (80002ac <getKeyInput+0x12c>)
 80001d0:	f001 fee6 	bl	8001fa0 <HAL_GPIO_ReadPin>
 80001d4:	4603      	mov	r3, r0
 80001d6:	461a      	mov	r2, r3
 80001d8:	4b33      	ldr	r3, [pc, #204]	@ (80002a8 <getKeyInput+0x128>)
 80001da:	605a      	str	r2, [r3, #4]
	keyReg0[2] = HAL_GPIO_ReadPin(BUTTON2_GPIO_Port, BUTTON2_Pin);
 80001dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80001e0:	4832      	ldr	r0, [pc, #200]	@ (80002ac <getKeyInput+0x12c>)
 80001e2:	f001 fedd 	bl	8001fa0 <HAL_GPIO_ReadPin>
 80001e6:	4603      	mov	r3, r0
 80001e8:	461a      	mov	r2, r3
 80001ea:	4b2f      	ldr	r3, [pc, #188]	@ (80002a8 <getKeyInput+0x128>)
 80001ec:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < N0_OF_BUTTONS; i++){
 80001ee:	2300      	movs	r3, #0
 80001f0:	603b      	str	r3, [r7, #0]
 80001f2:	e04d      	b.n	8000290 <getKeyInput+0x110>
		if ((keyReg1[i] == keyReg0[i]) && (keyReg2[i] == keyReg1[i])){
 80001f4:	4a2a      	ldr	r2, [pc, #168]	@ (80002a0 <getKeyInput+0x120>)
 80001f6:	683b      	ldr	r3, [r7, #0]
 80001f8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001fc:	492a      	ldr	r1, [pc, #168]	@ (80002a8 <getKeyInput+0x128>)
 80001fe:	683b      	ldr	r3, [r7, #0]
 8000200:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000204:	429a      	cmp	r2, r3
 8000206:	d140      	bne.n	800028a <getKeyInput+0x10a>
 8000208:	4a26      	ldr	r2, [pc, #152]	@ (80002a4 <getKeyInput+0x124>)
 800020a:	683b      	ldr	r3, [r7, #0]
 800020c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000210:	4923      	ldr	r1, [pc, #140]	@ (80002a0 <getKeyInput+0x120>)
 8000212:	683b      	ldr	r3, [r7, #0]
 8000214:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000218:	429a      	cmp	r2, r3
 800021a:	d136      	bne.n	800028a <getKeyInput+0x10a>
			if (bufferButton[i] != keyReg0[i]){
 800021c:	4a24      	ldr	r2, [pc, #144]	@ (80002b0 <getKeyInput+0x130>)
 800021e:	683b      	ldr	r3, [r7, #0]
 8000220:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000224:	4920      	ldr	r1, [pc, #128]	@ (80002a8 <getKeyInput+0x128>)
 8000226:	683b      	ldr	r3, [r7, #0]
 8000228:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800022c:	429a      	cmp	r2, r3
 800022e:	d018      	beq.n	8000262 <getKeyInput+0xe2>
				bufferButton[i] = keyReg0[i];
 8000230:	4a1d      	ldr	r2, [pc, #116]	@ (80002a8 <getKeyInput+0x128>)
 8000232:	683b      	ldr	r3, [r7, #0]
 8000234:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000238:	491d      	ldr	r1, [pc, #116]	@ (80002b0 <getKeyInput+0x130>)
 800023a:	683b      	ldr	r3, [r7, #0]
 800023c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (bufferButton[i] == PRESSED_STATE){
 8000240:	4a1b      	ldr	r2, [pc, #108]	@ (80002b0 <getKeyInput+0x130>)
 8000242:	683b      	ldr	r3, [r7, #0]
 8000244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000248:	2b00      	cmp	r3, #0
 800024a:	d11e      	bne.n	800028a <getKeyInput+0x10a>
					button_flag[i] = 1;
 800024c:	4a19      	ldr	r2, [pc, #100]	@ (80002b4 <getKeyInput+0x134>)
 800024e:	683b      	ldr	r3, [r7, #0]
 8000250:	2101      	movs	r1, #1
 8000252:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
					timerforkeypress[i] = DURATION / TICK;
 8000256:	4a18      	ldr	r2, [pc, #96]	@ (80002b8 <getKeyInput+0x138>)
 8000258:	683b      	ldr	r3, [r7, #0]
 800025a:	2132      	movs	r1, #50	@ 0x32
 800025c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8000260:	e013      	b.n	800028a <getKeyInput+0x10a>
				}
			} else{
				timerforkeypress[i]--;
 8000262:	4a15      	ldr	r2, [pc, #84]	@ (80002b8 <getKeyInput+0x138>)
 8000264:	683b      	ldr	r3, [r7, #0]
 8000266:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026a:	1e5a      	subs	r2, r3, #1
 800026c:	4912      	ldr	r1, [pc, #72]	@ (80002b8 <getKeyInput+0x138>)
 800026e:	683b      	ldr	r3, [r7, #0]
 8000270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (timerforkeypress[i] == 0){
 8000274:	4a10      	ldr	r2, [pc, #64]	@ (80002b8 <getKeyInput+0x138>)
 8000276:	683b      	ldr	r3, [r7, #0]
 8000278:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800027c:	2b00      	cmp	r3, #0
 800027e:	d104      	bne.n	800028a <getKeyInput+0x10a>
					bufferButton[i] = NORMAL_STATE;
 8000280:	4a0b      	ldr	r2, [pc, #44]	@ (80002b0 <getKeyInput+0x130>)
 8000282:	683b      	ldr	r3, [r7, #0]
 8000284:	2101      	movs	r1, #1
 8000286:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < N0_OF_BUTTONS; i++){
 800028a:	683b      	ldr	r3, [r7, #0]
 800028c:	3301      	adds	r3, #1
 800028e:	603b      	str	r3, [r7, #0]
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	2b02      	cmp	r3, #2
 8000294:	ddae      	ble.n	80001f4 <getKeyInput+0x74>
				}
			}
		}
	}
}
 8000296:	bf00      	nop
 8000298:	bf00      	nop
 800029a:	3708      	adds	r7, #8
 800029c:	46bd      	mov	sp, r7
 800029e:	bd80      	pop	{r7, pc}
 80002a0:	2000000c 	.word	0x2000000c
 80002a4:	20000018 	.word	0x20000018
 80002a8:	20000000 	.word	0x20000000
 80002ac:	40011000 	.word	0x40011000
 80002b0:	20000024 	.word	0x20000024
 80002b4:	2000006c 	.word	0x2000006c
 80002b8:	20000078 	.word	0x20000078

080002bc <update_led7seg>:

//led_buffer
int led_buffer[4];

//update 4led7seg
void update_led7seg(){
 80002bc:	b480      	push	{r7}
 80002be:	af00      	add	r7, sp, #0
	led_buffer[0] = led1_value / 10;
 80002c0:	4b1a      	ldr	r3, [pc, #104]	@ (800032c <update_led7seg+0x70>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a1a      	ldr	r2, [pc, #104]	@ (8000330 <update_led7seg+0x74>)
 80002c6:	fb82 1203 	smull	r1, r2, r2, r3
 80002ca:	1092      	asrs	r2, r2, #2
 80002cc:	17db      	asrs	r3, r3, #31
 80002ce:	1ad3      	subs	r3, r2, r3
 80002d0:	4a18      	ldr	r2, [pc, #96]	@ (8000334 <update_led7seg+0x78>)
 80002d2:	6013      	str	r3, [r2, #0]
	led_buffer[1] = led1_value % 10;
 80002d4:	4b15      	ldr	r3, [pc, #84]	@ (800032c <update_led7seg+0x70>)
 80002d6:	6819      	ldr	r1, [r3, #0]
 80002d8:	4b15      	ldr	r3, [pc, #84]	@ (8000330 <update_led7seg+0x74>)
 80002da:	fb83 2301 	smull	r2, r3, r3, r1
 80002de:	109a      	asrs	r2, r3, #2
 80002e0:	17cb      	asrs	r3, r1, #31
 80002e2:	1ad2      	subs	r2, r2, r3
 80002e4:	4613      	mov	r3, r2
 80002e6:	009b      	lsls	r3, r3, #2
 80002e8:	4413      	add	r3, r2
 80002ea:	005b      	lsls	r3, r3, #1
 80002ec:	1aca      	subs	r2, r1, r3
 80002ee:	4b11      	ldr	r3, [pc, #68]	@ (8000334 <update_led7seg+0x78>)
 80002f0:	605a      	str	r2, [r3, #4]
	led_buffer[2] = led2_value / 10;
 80002f2:	4b11      	ldr	r3, [pc, #68]	@ (8000338 <update_led7seg+0x7c>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000330 <update_led7seg+0x74>)
 80002f8:	fb82 1203 	smull	r1, r2, r2, r3
 80002fc:	1092      	asrs	r2, r2, #2
 80002fe:	17db      	asrs	r3, r3, #31
 8000300:	1ad3      	subs	r3, r2, r3
 8000302:	4a0c      	ldr	r2, [pc, #48]	@ (8000334 <update_led7seg+0x78>)
 8000304:	6093      	str	r3, [r2, #8]
	led_buffer[3] = led2_value % 10;
 8000306:	4b0c      	ldr	r3, [pc, #48]	@ (8000338 <update_led7seg+0x7c>)
 8000308:	6819      	ldr	r1, [r3, #0]
 800030a:	4b09      	ldr	r3, [pc, #36]	@ (8000330 <update_led7seg+0x74>)
 800030c:	fb83 2301 	smull	r2, r3, r3, r1
 8000310:	109a      	asrs	r2, r3, #2
 8000312:	17cb      	asrs	r3, r1, #31
 8000314:	1ad2      	subs	r2, r2, r3
 8000316:	4613      	mov	r3, r2
 8000318:	009b      	lsls	r3, r3, #2
 800031a:	4413      	add	r3, r2
 800031c:	005b      	lsls	r3, r3, #1
 800031e:	1aca      	subs	r2, r1, r3
 8000320:	4b04      	ldr	r3, [pc, #16]	@ (8000334 <update_led7seg+0x78>)
 8000322:	60da      	str	r2, [r3, #12]
}
 8000324:	bf00      	nop
 8000326:	46bd      	mov	sp, r7
 8000328:	bc80      	pop	{r7}
 800032a:	4770      	bx	lr
 800032c:	2000009c 	.word	0x2000009c
 8000330:	66666667 	.word	0x66666667
 8000334:	20000084 	.word	0x20000084
 8000338:	200000a0 	.word	0x200000a0

0800033c <update_led_for_1s>:

void update_led_for_1s(){
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
	//timer of realtime for led7seg
	if (timer_flag[2] == 1){
 8000340:	4b0b      	ldr	r3, [pc, #44]	@ (8000370 <update_led_for_1s+0x34>)
 8000342:	689b      	ldr	r3, [r3, #8]
 8000344:	2b01      	cmp	r3, #1
 8000346:	d110      	bne.n	800036a <update_led_for_1s+0x2e>
		led1_value--;
 8000348:	4b0a      	ldr	r3, [pc, #40]	@ (8000374 <update_led_for_1s+0x38>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	3b01      	subs	r3, #1
 800034e:	4a09      	ldr	r2, [pc, #36]	@ (8000374 <update_led_for_1s+0x38>)
 8000350:	6013      	str	r3, [r2, #0]
		led2_value--;
 8000352:	4b09      	ldr	r3, [pc, #36]	@ (8000378 <update_led_for_1s+0x3c>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	3b01      	subs	r3, #1
 8000358:	4a07      	ldr	r2, [pc, #28]	@ (8000378 <update_led_for_1s+0x3c>)
 800035a:	6013      	str	r3, [r2, #0]
		update_led7seg();
 800035c:	f7ff ffae 	bl	80002bc <update_led7seg>
		setTimer(2, 1000);
 8000360:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000364:	2002      	movs	r0, #2
 8000366:	f001 f8ef 	bl	8001548 <setTimer>
	}
}
 800036a:	bf00      	nop
 800036c:	bd80      	pop	{r7, pc}
 800036e:	bf00      	nop
 8000370:	20000420 	.word	0x20000420
 8000374:	2000009c 	.word	0x2000009c
 8000378:	200000a0 	.word	0x200000a0

0800037c <led7_segRun>:

//led7seg run
void led7_segRun(){
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0

	//led status
	switch (led_status){
 8000380:	4b61      	ldr	r3, [pc, #388]	@ (8000508 <led7_segRun+0x18c>)
 8000382:	681b      	ldr	r3, [r3, #0]
 8000384:	2b04      	cmp	r3, #4
 8000386:	f200 80b3 	bhi.w	80004f0 <led7_segRun+0x174>
 800038a:	a201      	add	r2, pc, #4	@ (adr r2, 8000390 <led7_segRun+0x14>)
 800038c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000390:	080003a5 	.word	0x080003a5
 8000394:	080003b9 	.word	0x080003b9
 8000398:	08000407 	.word	0x08000407
 800039c:	08000455 	.word	0x08000455
 80003a0:	080004a3 	.word	0x080004a3
	case LED_INIT:
		update_led7seg();
 80003a4:	f7ff ff8a 	bl	80002bc <update_led7seg>
		led_status = LED0;
 80003a8:	4b57      	ldr	r3, [pc, #348]	@ (8000508 <led7_segRun+0x18c>)
 80003aa:	2201      	movs	r2, #1
 80003ac:	601a      	str	r2, [r3, #0]
		setTimer(1, 250);
 80003ae:	21fa      	movs	r1, #250	@ 0xfa
 80003b0:	2001      	movs	r0, #1
 80003b2:	f001 f8c9 	bl	8001548 <setTimer>
		break;
 80003b6:	e0a4      	b.n	8000502 <led7_segRun+0x186>
	case LED0:
		//led0 ON
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 80003b8:	2200      	movs	r2, #0
 80003ba:	2140      	movs	r1, #64	@ 0x40
 80003bc:	4853      	ldr	r0, [pc, #332]	@ (800050c <led7_segRun+0x190>)
 80003be:	f001 fe06 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80003c2:	2201      	movs	r2, #1
 80003c4:	2180      	movs	r1, #128	@ 0x80
 80003c6:	4851      	ldr	r0, [pc, #324]	@ (800050c <led7_segRun+0x190>)
 80003c8:	f001 fe01 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80003d2:	484e      	ldr	r0, [pc, #312]	@ (800050c <led7_segRun+0x190>)
 80003d4:	f001 fdfb 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 80003d8:	2201      	movs	r2, #1
 80003da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80003de:	484b      	ldr	r0, [pc, #300]	@ (800050c <led7_segRun+0x190>)
 80003e0:	f001 fdf5 	bl	8001fce <HAL_GPIO_WritePin>
		numToLed(led_buffer[0]);
 80003e4:	4b4a      	ldr	r3, [pc, #296]	@ (8000510 <led7_segRun+0x194>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4618      	mov	r0, r3
 80003ea:	f000 fb1b 	bl	8000a24 <numToLed>

		//change status
		if (timer_flag[1] == 1){
 80003ee:	4b49      	ldr	r3, [pc, #292]	@ (8000514 <led7_segRun+0x198>)
 80003f0:	685b      	ldr	r3, [r3, #4]
 80003f2:	2b01      	cmp	r3, #1
 80003f4:	d17e      	bne.n	80004f4 <led7_segRun+0x178>
			led_status = LED1;
 80003f6:	4b44      	ldr	r3, [pc, #272]	@ (8000508 <led7_segRun+0x18c>)
 80003f8:	2202      	movs	r2, #2
 80003fa:	601a      	str	r2, [r3, #0]
			setTimer(1, 250);
 80003fc:	21fa      	movs	r1, #250	@ 0xfa
 80003fe:	2001      	movs	r0, #1
 8000400:	f001 f8a2 	bl	8001548 <setTimer>
		}
		break;
 8000404:	e076      	b.n	80004f4 <led7_segRun+0x178>
	case LED1:
		//led1 ON
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000406:	2201      	movs	r2, #1
 8000408:	2140      	movs	r1, #64	@ 0x40
 800040a:	4840      	ldr	r0, [pc, #256]	@ (800050c <led7_segRun+0x190>)
 800040c:	f001 fddf 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2180      	movs	r1, #128	@ 0x80
 8000414:	483d      	ldr	r0, [pc, #244]	@ (800050c <led7_segRun+0x190>)
 8000416:	f001 fdda 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 800041a:	2201      	movs	r2, #1
 800041c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000420:	483a      	ldr	r0, [pc, #232]	@ (800050c <led7_segRun+0x190>)
 8000422:	f001 fdd4 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000426:	2201      	movs	r2, #1
 8000428:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800042c:	4837      	ldr	r0, [pc, #220]	@ (800050c <led7_segRun+0x190>)
 800042e:	f001 fdce 	bl	8001fce <HAL_GPIO_WritePin>
		numToLed(led_buffer[1]);
 8000432:	4b37      	ldr	r3, [pc, #220]	@ (8000510 <led7_segRun+0x194>)
 8000434:	685b      	ldr	r3, [r3, #4]
 8000436:	4618      	mov	r0, r3
 8000438:	f000 faf4 	bl	8000a24 <numToLed>

		//change status
		if (timer_flag[1] == 1){
 800043c:	4b35      	ldr	r3, [pc, #212]	@ (8000514 <led7_segRun+0x198>)
 800043e:	685b      	ldr	r3, [r3, #4]
 8000440:	2b01      	cmp	r3, #1
 8000442:	d159      	bne.n	80004f8 <led7_segRun+0x17c>
			led_status = LED2;
 8000444:	4b30      	ldr	r3, [pc, #192]	@ (8000508 <led7_segRun+0x18c>)
 8000446:	2203      	movs	r2, #3
 8000448:	601a      	str	r2, [r3, #0]
			setTimer(1, 250);
 800044a:	21fa      	movs	r1, #250	@ 0xfa
 800044c:	2001      	movs	r0, #1
 800044e:	f001 f87b 	bl	8001548 <setTimer>
		}
		break;
 8000452:	e051      	b.n	80004f8 <led7_segRun+0x17c>
	case LED2:
		//led2 ON
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000454:	2201      	movs	r2, #1
 8000456:	2140      	movs	r1, #64	@ 0x40
 8000458:	482c      	ldr	r0, [pc, #176]	@ (800050c <led7_segRun+0x190>)
 800045a:	f001 fdb8 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 800045e:	2201      	movs	r2, #1
 8000460:	2180      	movs	r1, #128	@ 0x80
 8000462:	482a      	ldr	r0, [pc, #168]	@ (800050c <led7_segRun+0x190>)
 8000464:	f001 fdb3 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000468:	2200      	movs	r2, #0
 800046a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800046e:	4827      	ldr	r0, [pc, #156]	@ (800050c <led7_segRun+0x190>)
 8000470:	f001 fdad 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000474:	2201      	movs	r2, #1
 8000476:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800047a:	4824      	ldr	r0, [pc, #144]	@ (800050c <led7_segRun+0x190>)
 800047c:	f001 fda7 	bl	8001fce <HAL_GPIO_WritePin>
		numToLed(led_buffer[2]);
 8000480:	4b23      	ldr	r3, [pc, #140]	@ (8000510 <led7_segRun+0x194>)
 8000482:	689b      	ldr	r3, [r3, #8]
 8000484:	4618      	mov	r0, r3
 8000486:	f000 facd 	bl	8000a24 <numToLed>

		//change status
		if (timer_flag[1] == 1){
 800048a:	4b22      	ldr	r3, [pc, #136]	@ (8000514 <led7_segRun+0x198>)
 800048c:	685b      	ldr	r3, [r3, #4]
 800048e:	2b01      	cmp	r3, #1
 8000490:	d134      	bne.n	80004fc <led7_segRun+0x180>
			led_status = LED3;
 8000492:	4b1d      	ldr	r3, [pc, #116]	@ (8000508 <led7_segRun+0x18c>)
 8000494:	2204      	movs	r2, #4
 8000496:	601a      	str	r2, [r3, #0]
			setTimer(1, 250);
 8000498:	21fa      	movs	r1, #250	@ 0xfa
 800049a:	2001      	movs	r0, #1
 800049c:	f001 f854 	bl	8001548 <setTimer>
		}
		break;
 80004a0:	e02c      	b.n	80004fc <led7_segRun+0x180>
	case LED3:
		//led3 ON
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 80004a2:	2201      	movs	r2, #1
 80004a4:	2140      	movs	r1, #64	@ 0x40
 80004a6:	4819      	ldr	r0, [pc, #100]	@ (800050c <led7_segRun+0x190>)
 80004a8:	f001 fd91 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 80004ac:	2201      	movs	r2, #1
 80004ae:	2180      	movs	r1, #128	@ 0x80
 80004b0:	4816      	ldr	r0, [pc, #88]	@ (800050c <led7_segRun+0x190>)
 80004b2:	f001 fd8c 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 80004b6:	2201      	movs	r2, #1
 80004b8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004bc:	4813      	ldr	r0, [pc, #76]	@ (800050c <led7_segRun+0x190>)
 80004be:	f001 fd86 	bl	8001fce <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 80004c2:	2200      	movs	r2, #0
 80004c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004c8:	4810      	ldr	r0, [pc, #64]	@ (800050c <led7_segRun+0x190>)
 80004ca:	f001 fd80 	bl	8001fce <HAL_GPIO_WritePin>
		numToLed(led_buffer[3]);
 80004ce:	4b10      	ldr	r3, [pc, #64]	@ (8000510 <led7_segRun+0x194>)
 80004d0:	68db      	ldr	r3, [r3, #12]
 80004d2:	4618      	mov	r0, r3
 80004d4:	f000 faa6 	bl	8000a24 <numToLed>

		//change status
		if (timer_flag[1] == 1){
 80004d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000514 <led7_segRun+0x198>)
 80004da:	685b      	ldr	r3, [r3, #4]
 80004dc:	2b01      	cmp	r3, #1
 80004de:	d10f      	bne.n	8000500 <led7_segRun+0x184>
			led_status = LED0;
 80004e0:	4b09      	ldr	r3, [pc, #36]	@ (8000508 <led7_segRun+0x18c>)
 80004e2:	2201      	movs	r2, #1
 80004e4:	601a      	str	r2, [r3, #0]
			setTimer(1, 250);
 80004e6:	21fa      	movs	r1, #250	@ 0xfa
 80004e8:	2001      	movs	r0, #1
 80004ea:	f001 f82d 	bl	8001548 <setTimer>
		}
		break;
 80004ee:	e007      	b.n	8000500 <led7_segRun+0x184>
	default:
		break;
 80004f0:	bf00      	nop
 80004f2:	e006      	b.n	8000502 <led7_segRun+0x186>
		break;
 80004f4:	bf00      	nop
 80004f6:	e004      	b.n	8000502 <led7_segRun+0x186>
		break;
 80004f8:	bf00      	nop
 80004fa:	e002      	b.n	8000502 <led7_segRun+0x186>
		break;
 80004fc:	bf00      	nop
 80004fe:	e000      	b.n	8000502 <led7_segRun+0x186>
		break;
 8000500:	bf00      	nop
	}
}
 8000502:	bf00      	nop
 8000504:	bd80      	pop	{r7, pc}
 8000506:	bf00      	nop
 8000508:	20000094 	.word	0x20000094
 800050c:	40010800 	.word	0x40010800
 8000510:	20000084 	.word	0x20000084
 8000514:	20000420 	.word	0x20000420

08000518 <traffic_lightRun>:

//traffic light run
void traffic_lightRun(){
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0

	//traffic light status
	switch (status){
 800051c:	4b43      	ldr	r3, [pc, #268]	@ (800062c <traffic_lightRun+0x114>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	2b04      	cmp	r3, #4
 8000522:	d878      	bhi.n	8000616 <traffic_lightRun+0xfe>
 8000524:	a201      	add	r2, pc, #4	@ (adr r2, 800052c <traffic_lightRun+0x14>)
 8000526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800052a:	bf00      	nop
 800052c:	08000541 	.word	0x08000541
 8000530:	08000567 	.word	0x08000567
 8000534:	08000593 	.word	0x08000593
 8000538:	080005bf 	.word	0x080005bf
 800053c:	080005eb 	.word	0x080005eb
	case INIT:

		//2 led value
		led1_value = green_duration;
 8000540:	4b3b      	ldr	r3, [pc, #236]	@ (8000630 <traffic_lightRun+0x118>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a3b      	ldr	r2, [pc, #236]	@ (8000634 <traffic_lightRun+0x11c>)
 8000546:	6013      	str	r3, [r2, #0]
		led2_value = red_duration;
 8000548:	4b3b      	ldr	r3, [pc, #236]	@ (8000638 <traffic_lightRun+0x120>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a3b      	ldr	r2, [pc, #236]	@ (800063c <traffic_lightRun+0x124>)
 800054e:	6013      	str	r3, [r2, #0]
		update_led7seg();
 8000550:	f7ff feb4 	bl	80002bc <update_led7seg>

		setTimer(2, 1000);
 8000554:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000558:	2002      	movs	r0, #2
 800055a:	f000 fff5 	bl	8001548 <setTimer>

		status = STATUS1;
 800055e:	4b33      	ldr	r3, [pc, #204]	@ (800062c <traffic_lightRun+0x114>)
 8000560:	2201      	movs	r2, #1
 8000562:	601a      	str	r2, [r3, #0]
		break;
 8000564:	e060      	b.n	8000628 <traffic_lightRun+0x110>
	case STATUS1: //GREEN RED
		//traffic light
		GREEN_1();
 8000566:	f001 f8e7 	bl	8001738 <GREEN_1>
		RED_2();
 800056a:	f001 f911 	bl	8001790 <RED_2>

		//change status
		if (led1_value == 0){
 800056e:	4b31      	ldr	r3, [pc, #196]	@ (8000634 <traffic_lightRun+0x11c>)
 8000570:	681b      	ldr	r3, [r3, #0]
 8000572:	2b00      	cmp	r3, #0
 8000574:	d151      	bne.n	800061a <traffic_lightRun+0x102>
			led1_value = yellow_duration;
 8000576:	4b32      	ldr	r3, [pc, #200]	@ (8000640 <traffic_lightRun+0x128>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	4a2e      	ldr	r2, [pc, #184]	@ (8000634 <traffic_lightRun+0x11c>)
 800057c:	6013      	str	r3, [r2, #0]
			led2_value = yellow_duration;
 800057e:	4b30      	ldr	r3, [pc, #192]	@ (8000640 <traffic_lightRun+0x128>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	4a2e      	ldr	r2, [pc, #184]	@ (800063c <traffic_lightRun+0x124>)
 8000584:	6013      	str	r3, [r2, #0]
			update_led7seg();
 8000586:	f7ff fe99 	bl	80002bc <update_led7seg>
			status = STATUS2;
 800058a:	4b28      	ldr	r3, [pc, #160]	@ (800062c <traffic_lightRun+0x114>)
 800058c:	2202      	movs	r2, #2
 800058e:	601a      	str	r2, [r3, #0]
		}
		break;
 8000590:	e043      	b.n	800061a <traffic_lightRun+0x102>
	case STATUS2: //YELLOW RED
		//traffic light
		YELLOW_1();
 8000592:	f001 f8e7 	bl	8001764 <YELLOW_1>
		RED_2();
 8000596:	f001 f8fb 	bl	8001790 <RED_2>

		//change status
		if (led1_value == 0){
 800059a:	4b26      	ldr	r3, [pc, #152]	@ (8000634 <traffic_lightRun+0x11c>)
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	d13d      	bne.n	800061e <traffic_lightRun+0x106>
			led1_value = red_duration;
 80005a2:	4b25      	ldr	r3, [pc, #148]	@ (8000638 <traffic_lightRun+0x120>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	4a23      	ldr	r2, [pc, #140]	@ (8000634 <traffic_lightRun+0x11c>)
 80005a8:	6013      	str	r3, [r2, #0]
			led2_value = green_duration;
 80005aa:	4b21      	ldr	r3, [pc, #132]	@ (8000630 <traffic_lightRun+0x118>)
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	4a23      	ldr	r2, [pc, #140]	@ (800063c <traffic_lightRun+0x124>)
 80005b0:	6013      	str	r3, [r2, #0]
			update_led7seg();
 80005b2:	f7ff fe83 	bl	80002bc <update_led7seg>
			status = STATUS3;
 80005b6:	4b1d      	ldr	r3, [pc, #116]	@ (800062c <traffic_lightRun+0x114>)
 80005b8:	2203      	movs	r2, #3
 80005ba:	601a      	str	r2, [r3, #0]
		}
		break;
 80005bc:	e02f      	b.n	800061e <traffic_lightRun+0x106>
	case STATUS3: //RED GREEN
		//traffic light
		RED_1();
 80005be:	f001 f8a5 	bl	800170c <RED_1>
		GREEN_2();
 80005c2:	f001 f8fb 	bl	80017bc <GREEN_2>

		//change status
		if (led2_value == 0){
 80005c6:	4b1d      	ldr	r3, [pc, #116]	@ (800063c <traffic_lightRun+0x124>)
 80005c8:	681b      	ldr	r3, [r3, #0]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d129      	bne.n	8000622 <traffic_lightRun+0x10a>
			led1_value = yellow_duration;
 80005ce:	4b1c      	ldr	r3, [pc, #112]	@ (8000640 <traffic_lightRun+0x128>)
 80005d0:	681b      	ldr	r3, [r3, #0]
 80005d2:	4a18      	ldr	r2, [pc, #96]	@ (8000634 <traffic_lightRun+0x11c>)
 80005d4:	6013      	str	r3, [r2, #0]
			led2_value = yellow_duration;
 80005d6:	4b1a      	ldr	r3, [pc, #104]	@ (8000640 <traffic_lightRun+0x128>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a18      	ldr	r2, [pc, #96]	@ (800063c <traffic_lightRun+0x124>)
 80005dc:	6013      	str	r3, [r2, #0]
			update_led7seg();
 80005de:	f7ff fe6d 	bl	80002bc <update_led7seg>
			status = STATUS4;
 80005e2:	4b12      	ldr	r3, [pc, #72]	@ (800062c <traffic_lightRun+0x114>)
 80005e4:	2204      	movs	r2, #4
 80005e6:	601a      	str	r2, [r3, #0]
		}
		break;
 80005e8:	e01b      	b.n	8000622 <traffic_lightRun+0x10a>
	case STATUS4: //RED YELLOW
		//traffic light
		YELLOW_2();
 80005ea:	f001 f8fd 	bl	80017e8 <YELLOW_2>
		RED_1();
 80005ee:	f001 f88d 	bl	800170c <RED_1>

		//change status
		if (led2_value == 0){
 80005f2:	4b12      	ldr	r3, [pc, #72]	@ (800063c <traffic_lightRun+0x124>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d115      	bne.n	8000626 <traffic_lightRun+0x10e>
			led1_value = green_duration;
 80005fa:	4b0d      	ldr	r3, [pc, #52]	@ (8000630 <traffic_lightRun+0x118>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	4a0d      	ldr	r2, [pc, #52]	@ (8000634 <traffic_lightRun+0x11c>)
 8000600:	6013      	str	r3, [r2, #0]
			led2_value = red_duration;
 8000602:	4b0d      	ldr	r3, [pc, #52]	@ (8000638 <traffic_lightRun+0x120>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a0d      	ldr	r2, [pc, #52]	@ (800063c <traffic_lightRun+0x124>)
 8000608:	6013      	str	r3, [r2, #0]
			update_led7seg();
 800060a:	f7ff fe57 	bl	80002bc <update_led7seg>
			status = STATUS1;
 800060e:	4b07      	ldr	r3, [pc, #28]	@ (800062c <traffic_lightRun+0x114>)
 8000610:	2201      	movs	r2, #1
 8000612:	601a      	str	r2, [r3, #0]
		}
		break;
 8000614:	e007      	b.n	8000626 <traffic_lightRun+0x10e>
	default:
		break;
 8000616:	bf00      	nop
 8000618:	e006      	b.n	8000628 <traffic_lightRun+0x110>
		break;
 800061a:	bf00      	nop
 800061c:	e004      	b.n	8000628 <traffic_lightRun+0x110>
		break;
 800061e:	bf00      	nop
 8000620:	e002      	b.n	8000628 <traffic_lightRun+0x110>
		break;
 8000622:	bf00      	nop
 8000624:	e000      	b.n	8000628 <traffic_lightRun+0x110>
		break;
 8000626:	bf00      	nop
	}
}
 8000628:	bf00      	nop
 800062a:	bd80      	pop	{r7, pc}
 800062c:	20000098 	.word	0x20000098
 8000630:	20000038 	.word	0x20000038
 8000634:	2000009c 	.word	0x2000009c
 8000638:	20000034 	.word	0x20000034
 800063c:	200000a0 	.word	0x200000a0
 8000640:	2000003c 	.word	0x2000003c

08000644 <fsm_automatic>:

//AUTO
void fsm_automatic(){
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	traffic_lightRun();
 8000648:	f7ff ff66 	bl	8000518 <traffic_lightRun>
	led7_segRun();
 800064c:	f7ff fe96 	bl	800037c <led7_segRun>
	update_led_for_1s();
 8000650:	f7ff fe74 	bl	800033c <update_led_for_1s>
}
 8000654:	bf00      	nop
 8000656:	bd80      	pop	{r7, pc}

08000658 <increase_duration>:

#include "fsm_manual.h"


//increse duration traffic light
void increase_duration(){
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0
	led1_value++;
 800065c:	4b07      	ldr	r3, [pc, #28]	@ (800067c <increase_duration+0x24>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	3301      	adds	r3, #1
 8000662:	4a06      	ldr	r2, [pc, #24]	@ (800067c <increase_duration+0x24>)
 8000664:	6013      	str	r3, [r2, #0]
	if (led1_value == 100) {
 8000666:	4b05      	ldr	r3, [pc, #20]	@ (800067c <increase_duration+0x24>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b64      	cmp	r3, #100	@ 0x64
 800066c:	d102      	bne.n	8000674 <increase_duration+0x1c>
		led1_value = 0;
 800066e:	4b03      	ldr	r3, [pc, #12]	@ (800067c <increase_duration+0x24>)
 8000670:	2200      	movs	r2, #0
 8000672:	601a      	str	r2, [r3, #0]
	}
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr
 800067c:	2000009c 	.word	0x2000009c

08000680 <fsm_manual>:

void fsm_manual(){
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0

	switch (mode){
 8000684:	4b8d      	ldr	r3, [pc, #564]	@ (80008bc <fsm_manual+0x23c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	3b01      	subs	r3, #1
 800068a:	2b03      	cmp	r3, #3
 800068c:	f200 81b6 	bhi.w	80009fc <fsm_manual+0x37c>
 8000690:	a201      	add	r2, pc, #4	@ (adr r2, 8000698 <fsm_manual+0x18>)
 8000692:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000696:	bf00      	nop
 8000698:	080006a9 	.word	0x080006a9
 800069c:	080006e9 	.word	0x080006e9
 80006a0:	0800076b 	.word	0x0800076b
 80006a4:	080007ed 	.word	0x080007ed
	case MODE1: //AUTO
		fsm_automatic();
 80006a8:	f7ff ffcc 	bl	8000644 <fsm_automatic>

		//change MODE
		if (is_button_pressed(0)){
 80006ac:	2000      	movs	r0, #0
 80006ae:	f7ff fd4d 	bl	800014c <is_button_pressed>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	f000 81a3 	beq.w	8000a00 <fsm_manual+0x380>
			led1_value = 0;
 80006ba:	4b81      	ldr	r3, [pc, #516]	@ (80008c0 <fsm_manual+0x240>)
 80006bc:	2200      	movs	r2, #0
 80006be:	601a      	str	r2, [r3, #0]
			led2_value = 2;
 80006c0:	4b80      	ldr	r3, [pc, #512]	@ (80008c4 <fsm_manual+0x244>)
 80006c2:	2202      	movs	r2, #2
 80006c4:	601a      	str	r2, [r3, #0]
			update_led7seg();
 80006c6:	f7ff fdf9 	bl	80002bc <update_led7seg>
			led_status = INIT;
 80006ca:	4b7f      	ldr	r3, [pc, #508]	@ (80008c8 <fsm_manual+0x248>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	601a      	str	r2, [r3, #0]
			mode = MODE2;
 80006d0:	4b7a      	ldr	r3, [pc, #488]	@ (80008bc <fsm_manual+0x23c>)
 80006d2:	2202      	movs	r2, #2
 80006d4:	601a      	str	r2, [r3, #0]
			setTimer(3, 250);
 80006d6:	21fa      	movs	r1, #250	@ 0xfa
 80006d8:	2003      	movs	r0, #3
 80006da:	f000 ff35 	bl	8001548 <setTimer>
			setTimer(4, 250);
 80006de:	21fa      	movs	r1, #250	@ 0xfa
 80006e0:	2004      	movs	r0, #4
 80006e2:	f000 ff31 	bl	8001548 <setTimer>
		}
		break;
 80006e6:	e18b      	b.n	8000a00 <fsm_manual+0x380>
	case MODE2: //increase red time duration

		//red display
		blink_RED_1();
 80006e8:	f001 f894 	bl	8001814 <blink_RED_1>
		blink_RED_2();
 80006ec:	f001 f8ec 	bl	80018c8 <blink_RED_2>

		//increase red_duration
		if (is_button_pressed(1)){
 80006f0:	2001      	movs	r0, #1
 80006f2:	f7ff fd2b 	bl	800014c <is_button_pressed>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d003      	beq.n	8000704 <fsm_manual+0x84>
			increase_duration();
 80006fc:	f7ff ffac 	bl	8000658 <increase_duration>
			update_led7seg();
 8000700:	f7ff fddc 	bl	80002bc <update_led7seg>
		}

		//change MODE
		if (is_button_pressed(0)){
 8000704:	2000      	movs	r0, #0
 8000706:	f7ff fd21 	bl	800014c <is_button_pressed>
 800070a:	4603      	mov	r3, r0
 800070c:	2b00      	cmp	r3, #0
 800070e:	d011      	beq.n	8000734 <fsm_manual+0xb4>
			red_duration = -1;
 8000710:	4b6e      	ldr	r3, [pc, #440]	@ (80008cc <fsm_manual+0x24c>)
 8000712:	f04f 32ff 	mov.w	r2, #4294967295
 8000716:	601a      	str	r2, [r3, #0]
			led1_value = 0;
 8000718:	4b69      	ldr	r3, [pc, #420]	@ (80008c0 <fsm_manual+0x240>)
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
			led2_value = 3;
 800071e:	4b69      	ldr	r3, [pc, #420]	@ (80008c4 <fsm_manual+0x244>)
 8000720:	2203      	movs	r2, #3
 8000722:	601a      	str	r2, [r3, #0]
			update_led7seg();
 8000724:	f7ff fdca 	bl	80002bc <update_led7seg>
			led_status = INIT;
 8000728:	4b67      	ldr	r3, [pc, #412]	@ (80008c8 <fsm_manual+0x248>)
 800072a:	2200      	movs	r2, #0
 800072c:	601a      	str	r2, [r3, #0]
			mode = MODE3;
 800072e:	4b63      	ldr	r3, [pc, #396]	@ (80008bc <fsm_manual+0x23c>)
 8000730:	2203      	movs	r2, #3
 8000732:	601a      	str	r2, [r3, #0]
		}
		if (is_button_pressed(2)){
 8000734:	2002      	movs	r0, #2
 8000736:	f7ff fd09 	bl	800014c <is_button_pressed>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d011      	beq.n	8000764 <fsm_manual+0xe4>
			red_duration = led1_value;
 8000740:	4b5f      	ldr	r3, [pc, #380]	@ (80008c0 <fsm_manual+0x240>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a61      	ldr	r2, [pc, #388]	@ (80008cc <fsm_manual+0x24c>)
 8000746:	6013      	str	r3, [r2, #0]
			led1_value = 0;
 8000748:	4b5d      	ldr	r3, [pc, #372]	@ (80008c0 <fsm_manual+0x240>)
 800074a:	2200      	movs	r2, #0
 800074c:	601a      	str	r2, [r3, #0]
			led2_value = 3;
 800074e:	4b5d      	ldr	r3, [pc, #372]	@ (80008c4 <fsm_manual+0x244>)
 8000750:	2203      	movs	r2, #3
 8000752:	601a      	str	r2, [r3, #0]
			update_led7seg();
 8000754:	f7ff fdb2 	bl	80002bc <update_led7seg>
			led_status = INIT;
 8000758:	4b5b      	ldr	r3, [pc, #364]	@ (80008c8 <fsm_manual+0x248>)
 800075a:	2200      	movs	r2, #0
 800075c:	601a      	str	r2, [r3, #0]
			mode = MODE3;
 800075e:	4b57      	ldr	r3, [pc, #348]	@ (80008bc <fsm_manual+0x23c>)
 8000760:	2203      	movs	r2, #3
 8000762:	601a      	str	r2, [r3, #0]
		}

		led7_segRun();
 8000764:	f7ff fe0a 	bl	800037c <led7_segRun>
		break;
 8000768:	e14b      	b.n	8000a02 <fsm_manual+0x382>
	case MODE3: // increase yellow time duration

		//yellow display
		blink_YELLOW_1();
 800076a:	f001 f88f 	bl	800188c <blink_YELLOW_1>
		blink_YELLOW_2();
 800076e:	f001 f8e7 	bl	8001940 <blink_YELLOW_2>

		//increase yellow_duration
		if (is_button_pressed(1)){
 8000772:	2001      	movs	r0, #1
 8000774:	f7ff fcea 	bl	800014c <is_button_pressed>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d003      	beq.n	8000786 <fsm_manual+0x106>
			increase_duration();
 800077e:	f7ff ff6b 	bl	8000658 <increase_duration>
			update_led7seg();
 8000782:	f7ff fd9b 	bl	80002bc <update_led7seg>
		}

		//change MODE
		if (is_button_pressed(0)){
 8000786:	2000      	movs	r0, #0
 8000788:	f7ff fce0 	bl	800014c <is_button_pressed>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d011      	beq.n	80007b6 <fsm_manual+0x136>
			yellow_duration = -1;
 8000792:	4b4f      	ldr	r3, [pc, #316]	@ (80008d0 <fsm_manual+0x250>)
 8000794:	f04f 32ff 	mov.w	r2, #4294967295
 8000798:	601a      	str	r2, [r3, #0]
			led1_value = 0;
 800079a:	4b49      	ldr	r3, [pc, #292]	@ (80008c0 <fsm_manual+0x240>)
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
			led2_value = 4;
 80007a0:	4b48      	ldr	r3, [pc, #288]	@ (80008c4 <fsm_manual+0x244>)
 80007a2:	2204      	movs	r2, #4
 80007a4:	601a      	str	r2, [r3, #0]
			update_led7seg();
 80007a6:	f7ff fd89 	bl	80002bc <update_led7seg>
			led_status = INIT;
 80007aa:	4b47      	ldr	r3, [pc, #284]	@ (80008c8 <fsm_manual+0x248>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	601a      	str	r2, [r3, #0]
			mode = MODE4;
 80007b0:	4b42      	ldr	r3, [pc, #264]	@ (80008bc <fsm_manual+0x23c>)
 80007b2:	2204      	movs	r2, #4
 80007b4:	601a      	str	r2, [r3, #0]
		}
		if (is_button_pressed(2)){
 80007b6:	2002      	movs	r0, #2
 80007b8:	f7ff fcc8 	bl	800014c <is_button_pressed>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d011      	beq.n	80007e6 <fsm_manual+0x166>
			yellow_duration = led1_value;
 80007c2:	4b3f      	ldr	r3, [pc, #252]	@ (80008c0 <fsm_manual+0x240>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	4a42      	ldr	r2, [pc, #264]	@ (80008d0 <fsm_manual+0x250>)
 80007c8:	6013      	str	r3, [r2, #0]
			led1_value = 0;
 80007ca:	4b3d      	ldr	r3, [pc, #244]	@ (80008c0 <fsm_manual+0x240>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	601a      	str	r2, [r3, #0]
			led2_value = 4;
 80007d0:	4b3c      	ldr	r3, [pc, #240]	@ (80008c4 <fsm_manual+0x244>)
 80007d2:	2204      	movs	r2, #4
 80007d4:	601a      	str	r2, [r3, #0]
			update_led7seg();
 80007d6:	f7ff fd71 	bl	80002bc <update_led7seg>
			led_status = INIT;
 80007da:	4b3b      	ldr	r3, [pc, #236]	@ (80008c8 <fsm_manual+0x248>)
 80007dc:	2200      	movs	r2, #0
 80007de:	601a      	str	r2, [r3, #0]
			mode = MODE4;
 80007e0:	4b36      	ldr	r3, [pc, #216]	@ (80008bc <fsm_manual+0x23c>)
 80007e2:	2204      	movs	r2, #4
 80007e4:	601a      	str	r2, [r3, #0]
		}

		led7_segRun();
 80007e6:	f7ff fdc9 	bl	800037c <led7_segRun>
		break;
 80007ea:	e10a      	b.n	8000a02 <fsm_manual+0x382>
	case MODE4: // increase green time duration

		//green display
		blink_GREEN_1();
 80007ec:	f001 f830 	bl	8001850 <blink_GREEN_1>
		blink_GREEN_2();
 80007f0:	f001 f888 	bl	8001904 <blink_GREEN_2>

		//increase green_duration
		if (is_button_pressed(1)){
 80007f4:	2001      	movs	r0, #1
 80007f6:	f7ff fca9 	bl	800014c <is_button_pressed>
 80007fa:	4603      	mov	r3, r0
 80007fc:	2b00      	cmp	r3, #0
 80007fe:	d003      	beq.n	8000808 <fsm_manual+0x188>
			increase_duration();
 8000800:	f7ff ff2a 	bl	8000658 <increase_duration>
			update_led7seg();
 8000804:	f7ff fd5a 	bl	80002bc <update_led7seg>
		}

		//change MODE
		if (is_button_pressed(0)){
 8000808:	2000      	movs	r0, #0
 800080a:	f7ff fc9f 	bl	800014c <is_button_pressed>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d07c      	beq.n	800090e <fsm_manual+0x28e>
			green_duration = -1;
 8000814:	4b2f      	ldr	r3, [pc, #188]	@ (80008d4 <fsm_manual+0x254>)
 8000816:	f04f 32ff 	mov.w	r2, #4294967295
 800081a:	601a      	str	r2, [r3, #0]

			//check available
			if (((red_duration == -1) && (green_duration == -1)) ||
 800081c:	4b2b      	ldr	r3, [pc, #172]	@ (80008cc <fsm_manual+0x24c>)
 800081e:	681b      	ldr	r3, [r3, #0]
 8000820:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000824:	d104      	bne.n	8000830 <fsm_manual+0x1b0>
 8000826:	4b2b      	ldr	r3, [pc, #172]	@ (80008d4 <fsm_manual+0x254>)
 8000828:	681b      	ldr	r3, [r3, #0]
 800082a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800082e:	d013      	beq.n	8000858 <fsm_manual+0x1d8>
			((green_duration == -1) && (yellow_duration == -1)) ||
 8000830:	4b28      	ldr	r3, [pc, #160]	@ (80008d4 <fsm_manual+0x254>)
 8000832:	681b      	ldr	r3, [r3, #0]
			if (((red_duration == -1) && (green_duration == -1)) ||
 8000834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000838:	d104      	bne.n	8000844 <fsm_manual+0x1c4>
			((green_duration == -1) && (yellow_duration == -1)) ||
 800083a:	4b25      	ldr	r3, [pc, #148]	@ (80008d0 <fsm_manual+0x250>)
 800083c:	681b      	ldr	r3, [r3, #0]
 800083e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000842:	d009      	beq.n	8000858 <fsm_manual+0x1d8>
			((yellow_duration == -1) && (red_duration == -1))){
 8000844:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <fsm_manual+0x250>)
 8000846:	681b      	ldr	r3, [r3, #0]
			((green_duration == -1) && (yellow_duration == -1)) ||
 8000848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800084c:	d10e      	bne.n	800086c <fsm_manual+0x1ec>
			((yellow_duration == -1) && (red_duration == -1))){
 800084e:	4b1f      	ldr	r3, [pc, #124]	@ (80008cc <fsm_manual+0x24c>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000856:	d109      	bne.n	800086c <fsm_manual+0x1ec>
				red_duration = DEFAULT_RED;
 8000858:	4b1c      	ldr	r3, [pc, #112]	@ (80008cc <fsm_manual+0x24c>)
 800085a:	2205      	movs	r2, #5
 800085c:	601a      	str	r2, [r3, #0]
				green_duration = DEFAULT_GREEN;
 800085e:	4b1d      	ldr	r3, [pc, #116]	@ (80008d4 <fsm_manual+0x254>)
 8000860:	2203      	movs	r2, #3
 8000862:	601a      	str	r2, [r3, #0]
				yellow_duration = DEFAULT_YELLOW;
 8000864:	4b1a      	ldr	r3, [pc, #104]	@ (80008d0 <fsm_manual+0x250>)
 8000866:	2202      	movs	r2, #2
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	e047      	b.n	80008fc <fsm_manual+0x27c>
			}else if (red_duration == -1){
 800086c:	4b17      	ldr	r3, [pc, #92]	@ (80008cc <fsm_manual+0x24c>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000874:	d107      	bne.n	8000886 <fsm_manual+0x206>
				red_duration = green_duration + yellow_duration;
 8000876:	4b17      	ldr	r3, [pc, #92]	@ (80008d4 <fsm_manual+0x254>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <fsm_manual+0x250>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4413      	add	r3, r2
 8000880:	4a12      	ldr	r2, [pc, #72]	@ (80008cc <fsm_manual+0x24c>)
 8000882:	6013      	str	r3, [r2, #0]
 8000884:	e03a      	b.n	80008fc <fsm_manual+0x27c>
			}else if (green_duration == -1){
 8000886:	4b13      	ldr	r3, [pc, #76]	@ (80008d4 <fsm_manual+0x254>)
 8000888:	681b      	ldr	r3, [r3, #0]
 800088a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800088e:	d107      	bne.n	80008a0 <fsm_manual+0x220>
				green_duration = red_duration - yellow_duration;
 8000890:	4b0e      	ldr	r3, [pc, #56]	@ (80008cc <fsm_manual+0x24c>)
 8000892:	681a      	ldr	r2, [r3, #0]
 8000894:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <fsm_manual+0x250>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	1ad3      	subs	r3, r2, r3
 800089a:	4a0e      	ldr	r2, [pc, #56]	@ (80008d4 <fsm_manual+0x254>)
 800089c:	6013      	str	r3, [r2, #0]
 800089e:	e02d      	b.n	80008fc <fsm_manual+0x27c>
			}else if (yellow_duration == -1){
 80008a0:	4b0b      	ldr	r3, [pc, #44]	@ (80008d0 <fsm_manual+0x250>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008a8:	d116      	bne.n	80008d8 <fsm_manual+0x258>
				yellow_duration = red_duration - green_duration;
 80008aa:	4b08      	ldr	r3, [pc, #32]	@ (80008cc <fsm_manual+0x24c>)
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <fsm_manual+0x254>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	1ad3      	subs	r3, r2, r3
 80008b4:	4a06      	ldr	r2, [pc, #24]	@ (80008d0 <fsm_manual+0x250>)
 80008b6:	6013      	str	r3, [r2, #0]
 80008b8:	e020      	b.n	80008fc <fsm_manual+0x27c>
 80008ba:	bf00      	nop
 80008bc:	20000030 	.word	0x20000030
 80008c0:	2000009c 	.word	0x2000009c
 80008c4:	200000a0 	.word	0x200000a0
 80008c8:	20000094 	.word	0x20000094
 80008cc:	20000034 	.word	0x20000034
 80008d0:	2000003c 	.word	0x2000003c
 80008d4:	20000038 	.word	0x20000038
			}else if (red_duration != green_duration + yellow_duration){
 80008d8:	4b4b      	ldr	r3, [pc, #300]	@ (8000a08 <fsm_manual+0x388>)
 80008da:	681a      	ldr	r2, [r3, #0]
 80008dc:	4b4b      	ldr	r3, [pc, #300]	@ (8000a0c <fsm_manual+0x38c>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	441a      	add	r2, r3
 80008e2:	4b4b      	ldr	r3, [pc, #300]	@ (8000a10 <fsm_manual+0x390>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	429a      	cmp	r2, r3
 80008e8:	d008      	beq.n	80008fc <fsm_manual+0x27c>
				red_duration = DEFAULT_RED;
 80008ea:	4b49      	ldr	r3, [pc, #292]	@ (8000a10 <fsm_manual+0x390>)
 80008ec:	2205      	movs	r2, #5
 80008ee:	601a      	str	r2, [r3, #0]
				green_duration = DEFAULT_GREEN;
 80008f0:	4b45      	ldr	r3, [pc, #276]	@ (8000a08 <fsm_manual+0x388>)
 80008f2:	2203      	movs	r2, #3
 80008f4:	601a      	str	r2, [r3, #0]
				yellow_duration = DEFAULT_YELLOW;
 80008f6:	4b45      	ldr	r3, [pc, #276]	@ (8000a0c <fsm_manual+0x38c>)
 80008f8:	2202      	movs	r2, #2
 80008fa:	601a      	str	r2, [r3, #0]

			}

			//change MODE
			led_status = INIT;
 80008fc:	4b45      	ldr	r3, [pc, #276]	@ (8000a14 <fsm_manual+0x394>)
 80008fe:	2200      	movs	r2, #0
 8000900:	601a      	str	r2, [r3, #0]
			status = INIT;
 8000902:	4b45      	ldr	r3, [pc, #276]	@ (8000a18 <fsm_manual+0x398>)
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
			mode = MODE1;
 8000908:	4b44      	ldr	r3, [pc, #272]	@ (8000a1c <fsm_manual+0x39c>)
 800090a:	2201      	movs	r2, #1
 800090c:	601a      	str	r2, [r3, #0]
		}
		if (is_button_pressed(2)){
 800090e:	2002      	movs	r0, #2
 8000910:	f7ff fc1c 	bl	800014c <is_button_pressed>
 8000914:	4603      	mov	r3, r0
 8000916:	2b00      	cmp	r3, #0
 8000918:	d06d      	beq.n	80009f6 <fsm_manual+0x376>
			green_duration = led1_value;
 800091a:	4b41      	ldr	r3, [pc, #260]	@ (8000a20 <fsm_manual+0x3a0>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a3a      	ldr	r2, [pc, #232]	@ (8000a08 <fsm_manual+0x388>)
 8000920:	6013      	str	r3, [r2, #0]

			//check available
			if (((red_duration == -1) && (green_duration == -1)) ||
 8000922:	4b3b      	ldr	r3, [pc, #236]	@ (8000a10 <fsm_manual+0x390>)
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800092a:	d104      	bne.n	8000936 <fsm_manual+0x2b6>
 800092c:	4b36      	ldr	r3, [pc, #216]	@ (8000a08 <fsm_manual+0x388>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000934:	d013      	beq.n	800095e <fsm_manual+0x2de>
			((green_duration == -1) && (yellow_duration == -1)) ||
 8000936:	4b34      	ldr	r3, [pc, #208]	@ (8000a08 <fsm_manual+0x388>)
 8000938:	681b      	ldr	r3, [r3, #0]
			if (((red_duration == -1) && (green_duration == -1)) ||
 800093a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800093e:	d104      	bne.n	800094a <fsm_manual+0x2ca>
			((green_duration == -1) && (yellow_duration == -1)) ||
 8000940:	4b32      	ldr	r3, [pc, #200]	@ (8000a0c <fsm_manual+0x38c>)
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000948:	d009      	beq.n	800095e <fsm_manual+0x2de>
			((yellow_duration == -1) && (red_duration == -1))){
 800094a:	4b30      	ldr	r3, [pc, #192]	@ (8000a0c <fsm_manual+0x38c>)
 800094c:	681b      	ldr	r3, [r3, #0]
			((green_duration == -1) && (yellow_duration == -1)) ||
 800094e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000952:	d10e      	bne.n	8000972 <fsm_manual+0x2f2>
			((yellow_duration == -1) && (red_duration == -1))){
 8000954:	4b2e      	ldr	r3, [pc, #184]	@ (8000a10 <fsm_manual+0x390>)
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f1b3 3fff 	cmp.w	r3, #4294967295
 800095c:	d109      	bne.n	8000972 <fsm_manual+0x2f2>
				red_duration = DEFAULT_RED;
 800095e:	4b2c      	ldr	r3, [pc, #176]	@ (8000a10 <fsm_manual+0x390>)
 8000960:	2205      	movs	r2, #5
 8000962:	601a      	str	r2, [r3, #0]
				green_duration = DEFAULT_GREEN;
 8000964:	4b28      	ldr	r3, [pc, #160]	@ (8000a08 <fsm_manual+0x388>)
 8000966:	2203      	movs	r2, #3
 8000968:	601a      	str	r2, [r3, #0]
				yellow_duration = DEFAULT_YELLOW;
 800096a:	4b28      	ldr	r3, [pc, #160]	@ (8000a0c <fsm_manual+0x38c>)
 800096c:	2202      	movs	r2, #2
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	e038      	b.n	80009e4 <fsm_manual+0x364>
			}else if (red_duration == -1){
 8000972:	4b27      	ldr	r3, [pc, #156]	@ (8000a10 <fsm_manual+0x390>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	f1b3 3fff 	cmp.w	r3, #4294967295
 800097a:	d107      	bne.n	800098c <fsm_manual+0x30c>
				red_duration = green_duration + yellow_duration;
 800097c:	4b22      	ldr	r3, [pc, #136]	@ (8000a08 <fsm_manual+0x388>)
 800097e:	681a      	ldr	r2, [r3, #0]
 8000980:	4b22      	ldr	r3, [pc, #136]	@ (8000a0c <fsm_manual+0x38c>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	4413      	add	r3, r2
 8000986:	4a22      	ldr	r2, [pc, #136]	@ (8000a10 <fsm_manual+0x390>)
 8000988:	6013      	str	r3, [r2, #0]
 800098a:	e02b      	b.n	80009e4 <fsm_manual+0x364>
			}else if (green_duration == -1){
 800098c:	4b1e      	ldr	r3, [pc, #120]	@ (8000a08 <fsm_manual+0x388>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000994:	d107      	bne.n	80009a6 <fsm_manual+0x326>
				green_duration = red_duration - yellow_duration;
 8000996:	4b1e      	ldr	r3, [pc, #120]	@ (8000a10 <fsm_manual+0x390>)
 8000998:	681a      	ldr	r2, [r3, #0]
 800099a:	4b1c      	ldr	r3, [pc, #112]	@ (8000a0c <fsm_manual+0x38c>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	1ad3      	subs	r3, r2, r3
 80009a0:	4a19      	ldr	r2, [pc, #100]	@ (8000a08 <fsm_manual+0x388>)
 80009a2:	6013      	str	r3, [r2, #0]
 80009a4:	e01e      	b.n	80009e4 <fsm_manual+0x364>
			}else if (yellow_duration == -1){
 80009a6:	4b19      	ldr	r3, [pc, #100]	@ (8000a0c <fsm_manual+0x38c>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80009ae:	d107      	bne.n	80009c0 <fsm_manual+0x340>
				yellow_duration = red_duration - green_duration;
 80009b0:	4b17      	ldr	r3, [pc, #92]	@ (8000a10 <fsm_manual+0x390>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b14      	ldr	r3, [pc, #80]	@ (8000a08 <fsm_manual+0x388>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	1ad3      	subs	r3, r2, r3
 80009ba:	4a14      	ldr	r2, [pc, #80]	@ (8000a0c <fsm_manual+0x38c>)
 80009bc:	6013      	str	r3, [r2, #0]
 80009be:	e011      	b.n	80009e4 <fsm_manual+0x364>
			}else if (red_duration != green_duration + yellow_duration){
 80009c0:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <fsm_manual+0x388>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <fsm_manual+0x38c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	441a      	add	r2, r3
 80009ca:	4b11      	ldr	r3, [pc, #68]	@ (8000a10 <fsm_manual+0x390>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	429a      	cmp	r2, r3
 80009d0:	d008      	beq.n	80009e4 <fsm_manual+0x364>
				red_duration = DEFAULT_RED;
 80009d2:	4b0f      	ldr	r3, [pc, #60]	@ (8000a10 <fsm_manual+0x390>)
 80009d4:	2205      	movs	r2, #5
 80009d6:	601a      	str	r2, [r3, #0]
				green_duration = DEFAULT_GREEN;
 80009d8:	4b0b      	ldr	r3, [pc, #44]	@ (8000a08 <fsm_manual+0x388>)
 80009da:	2203      	movs	r2, #3
 80009dc:	601a      	str	r2, [r3, #0]
				yellow_duration = DEFAULT_YELLOW;
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <fsm_manual+0x38c>)
 80009e0:	2202      	movs	r2, #2
 80009e2:	601a      	str	r2, [r3, #0]

			}

			//change MODE
			led_status = INIT;
 80009e4:	4b0b      	ldr	r3, [pc, #44]	@ (8000a14 <fsm_manual+0x394>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	601a      	str	r2, [r3, #0]
			status = INIT;
 80009ea:	4b0b      	ldr	r3, [pc, #44]	@ (8000a18 <fsm_manual+0x398>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
			mode = MODE1;
 80009f0:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <fsm_manual+0x39c>)
 80009f2:	2201      	movs	r2, #1
 80009f4:	601a      	str	r2, [r3, #0]
		}

		led7_segRun();
 80009f6:	f7ff fcc1 	bl	800037c <led7_segRun>
		break;
 80009fa:	e002      	b.n	8000a02 <fsm_manual+0x382>
	default:
		break;
 80009fc:	bf00      	nop
 80009fe:	e000      	b.n	8000a02 <fsm_manual+0x382>
		break;
 8000a00:	bf00      	nop
	}
}
 8000a02:	bf00      	nop
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	20000038 	.word	0x20000038
 8000a0c:	2000003c 	.word	0x2000003c
 8000a10:	20000034 	.word	0x20000034
 8000a14:	20000094 	.word	0x20000094
 8000a18:	20000098 	.word	0x20000098
 8000a1c:	20000030 	.word	0x20000030
 8000a20:	2000009c 	.word	0x2000009c

08000a24 <numToLed>:
 */


#include "led7_segment.h"

void numToLed(int num){
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
	switch(num){
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	2b09      	cmp	r3, #9
 8000a30:	d834      	bhi.n	8000a9c <numToLed+0x78>
 8000a32:	a201      	add	r2, pc, #4	@ (adr r2, 8000a38 <numToLed+0x14>)
 8000a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a38:	08000a61 	.word	0x08000a61
 8000a3c:	08000a67 	.word	0x08000a67
 8000a40:	08000a6d 	.word	0x08000a6d
 8000a44:	08000a73 	.word	0x08000a73
 8000a48:	08000a79 	.word	0x08000a79
 8000a4c:	08000a7f 	.word	0x08000a7f
 8000a50:	08000a85 	.word	0x08000a85
 8000a54:	08000a8b 	.word	0x08000a8b
 8000a58:	08000a91 	.word	0x08000a91
 8000a5c:	08000a97 	.word	0x08000a97
	case 0:
		ZERO();
 8000a60:	f000 f822 	bl	8000aa8 <ZERO>
		break;
 8000a64:	e01b      	b.n	8000a9e <numToLed+0x7a>
	case 1:
		ONE();
 8000a66:	f000 f849 	bl	8000afc <ONE>
		break;
 8000a6a:	e018      	b.n	8000a9e <numToLed+0x7a>
	case 2:
		TWO();
 8000a6c:	f000 f870 	bl	8000b50 <TWO>
		break;
 8000a70:	e015      	b.n	8000a9e <numToLed+0x7a>
	case 3:
		THREE();
 8000a72:	f000 f897 	bl	8000ba4 <THREE>
		break;
 8000a76:	e012      	b.n	8000a9e <numToLed+0x7a>
	case 4:
		FOUR();
 8000a78:	f000 f8be 	bl	8000bf8 <FOUR>
		break;
 8000a7c:	e00f      	b.n	8000a9e <numToLed+0x7a>
	case 5:
		FIVE();
 8000a7e:	f000 f8e5 	bl	8000c4c <FIVE>
		break;
 8000a82:	e00c      	b.n	8000a9e <numToLed+0x7a>
	case 6:
		SIX();
 8000a84:	f000 f90c 	bl	8000ca0 <SIX>
		break;
 8000a88:	e009      	b.n	8000a9e <numToLed+0x7a>
	case 7:
		SEVEN();
 8000a8a:	f000 f933 	bl	8000cf4 <SEVEN>
		break;
 8000a8e:	e006      	b.n	8000a9e <numToLed+0x7a>
	case 8:
		EIGHT();
 8000a90:	f000 f95a 	bl	8000d48 <EIGHT>
		break;
 8000a94:	e003      	b.n	8000a9e <numToLed+0x7a>
	case 9:
		NINE();
 8000a96:	f000 f981 	bl	8000d9c <NINE>
		break;
 8000a9a:	e000      	b.n	8000a9e <numToLed+0x7a>
	default:
		break;
 8000a9c:	bf00      	nop
	}
}
 8000a9e:	bf00      	nop
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop

08000aa8 <ZERO>:
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
}
void ZERO(){
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000aac:	2200      	movs	r2, #0
 8000aae:	2101      	movs	r1, #1
 8000ab0:	4811      	ldr	r0, [pc, #68]	@ (8000af8 <ZERO+0x50>)
 8000ab2:	f001 fa8c 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	2102      	movs	r1, #2
 8000aba:	480f      	ldr	r0, [pc, #60]	@ (8000af8 <ZERO+0x50>)
 8000abc:	f001 fa87 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2104      	movs	r1, #4
 8000ac4:	480c      	ldr	r0, [pc, #48]	@ (8000af8 <ZERO+0x50>)
 8000ac6:	f001 fa82 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000aca:	2200      	movs	r2, #0
 8000acc:	2108      	movs	r1, #8
 8000ace:	480a      	ldr	r0, [pc, #40]	@ (8000af8 <ZERO+0x50>)
 8000ad0:	f001 fa7d 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2110      	movs	r1, #16
 8000ad8:	4807      	ldr	r0, [pc, #28]	@ (8000af8 <ZERO+0x50>)
 8000ada:	f001 fa78 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2120      	movs	r1, #32
 8000ae2:	4805      	ldr	r0, [pc, #20]	@ (8000af8 <ZERO+0x50>)
 8000ae4:	f001 fa73 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000ae8:	2201      	movs	r2, #1
 8000aea:	2140      	movs	r1, #64	@ 0x40
 8000aec:	4802      	ldr	r0, [pc, #8]	@ (8000af8 <ZERO+0x50>)
 8000aee:	f001 fa6e 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40010c00 	.word	0x40010c00

08000afc <ONE>:
void ONE(){
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 8000b00:	2201      	movs	r2, #1
 8000b02:	2101      	movs	r1, #1
 8000b04:	4811      	ldr	r0, [pc, #68]	@ (8000b4c <ONE+0x50>)
 8000b06:	f001 fa62 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	2102      	movs	r1, #2
 8000b0e:	480f      	ldr	r0, [pc, #60]	@ (8000b4c <ONE+0x50>)
 8000b10:	f001 fa5d 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000b14:	2200      	movs	r2, #0
 8000b16:	2104      	movs	r1, #4
 8000b18:	480c      	ldr	r0, [pc, #48]	@ (8000b4c <ONE+0x50>)
 8000b1a:	f001 fa58 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8000b1e:	2201      	movs	r2, #1
 8000b20:	2108      	movs	r1, #8
 8000b22:	480a      	ldr	r0, [pc, #40]	@ (8000b4c <ONE+0x50>)
 8000b24:	f001 fa53 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000b28:	2201      	movs	r2, #1
 8000b2a:	2110      	movs	r1, #16
 8000b2c:	4807      	ldr	r0, [pc, #28]	@ (8000b4c <ONE+0x50>)
 8000b2e:	f001 fa4e 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000b32:	2201      	movs	r2, #1
 8000b34:	2120      	movs	r1, #32
 8000b36:	4805      	ldr	r0, [pc, #20]	@ (8000b4c <ONE+0x50>)
 8000b38:	f001 fa49 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	2140      	movs	r1, #64	@ 0x40
 8000b40:	4802      	ldr	r0, [pc, #8]	@ (8000b4c <ONE+0x50>)
 8000b42:	f001 fa44 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000b46:	bf00      	nop
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	bf00      	nop
 8000b4c:	40010c00 	.word	0x40010c00

08000b50 <TWO>:
void TWO(){
 8000b50:	b580      	push	{r7, lr}
 8000b52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2101      	movs	r1, #1
 8000b58:	4811      	ldr	r0, [pc, #68]	@ (8000ba0 <TWO+0x50>)
 8000b5a:	f001 fa38 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000b5e:	2200      	movs	r2, #0
 8000b60:	2102      	movs	r1, #2
 8000b62:	480f      	ldr	r0, [pc, #60]	@ (8000ba0 <TWO+0x50>)
 8000b64:	f001 fa33 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, SET);
 8000b68:	2201      	movs	r2, #1
 8000b6a:	2104      	movs	r1, #4
 8000b6c:	480c      	ldr	r0, [pc, #48]	@ (8000ba0 <TWO+0x50>)
 8000b6e:	f001 fa2e 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000b72:	2200      	movs	r2, #0
 8000b74:	2108      	movs	r1, #8
 8000b76:	480a      	ldr	r0, [pc, #40]	@ (8000ba0 <TWO+0x50>)
 8000b78:	f001 fa29 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	2110      	movs	r1, #16
 8000b80:	4807      	ldr	r0, [pc, #28]	@ (8000ba0 <TWO+0x50>)
 8000b82:	f001 fa24 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000b86:	2201      	movs	r2, #1
 8000b88:	2120      	movs	r1, #32
 8000b8a:	4805      	ldr	r0, [pc, #20]	@ (8000ba0 <TWO+0x50>)
 8000b8c:	f001 fa1f 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000b90:	2200      	movs	r2, #0
 8000b92:	2140      	movs	r1, #64	@ 0x40
 8000b94:	4802      	ldr	r0, [pc, #8]	@ (8000ba0 <TWO+0x50>)
 8000b96:	f001 fa1a 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000b9a:	bf00      	nop
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40010c00 	.word	0x40010c00

08000ba4 <THREE>:
void THREE(){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000ba8:	2200      	movs	r2, #0
 8000baa:	2101      	movs	r1, #1
 8000bac:	4811      	ldr	r0, [pc, #68]	@ (8000bf4 <THREE+0x50>)
 8000bae:	f001 fa0e 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2102      	movs	r1, #2
 8000bb6:	480f      	ldr	r0, [pc, #60]	@ (8000bf4 <THREE+0x50>)
 8000bb8:	f001 fa09 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	2104      	movs	r1, #4
 8000bc0:	480c      	ldr	r0, [pc, #48]	@ (8000bf4 <THREE+0x50>)
 8000bc2:	f001 fa04 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	2108      	movs	r1, #8
 8000bca:	480a      	ldr	r0, [pc, #40]	@ (8000bf4 <THREE+0x50>)
 8000bcc:	f001 f9ff 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000bd0:	2201      	movs	r2, #1
 8000bd2:	2110      	movs	r1, #16
 8000bd4:	4807      	ldr	r0, [pc, #28]	@ (8000bf4 <THREE+0x50>)
 8000bd6:	f001 f9fa 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000bda:	2201      	movs	r2, #1
 8000bdc:	2120      	movs	r1, #32
 8000bde:	4805      	ldr	r0, [pc, #20]	@ (8000bf4 <THREE+0x50>)
 8000be0:	f001 f9f5 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000be4:	2200      	movs	r2, #0
 8000be6:	2140      	movs	r1, #64	@ 0x40
 8000be8:	4802      	ldr	r0, [pc, #8]	@ (8000bf4 <THREE+0x50>)
 8000bea:	f001 f9f0 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	40010c00 	.word	0x40010c00

08000bf8 <FOUR>:
void FOUR(){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, SET);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2101      	movs	r1, #1
 8000c00:	4811      	ldr	r0, [pc, #68]	@ (8000c48 <FOUR+0x50>)
 8000c02:	f001 f9e4 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000c06:	2200      	movs	r2, #0
 8000c08:	2102      	movs	r1, #2
 8000c0a:	480f      	ldr	r0, [pc, #60]	@ (8000c48 <FOUR+0x50>)
 8000c0c:	f001 f9df 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000c10:	2200      	movs	r2, #0
 8000c12:	2104      	movs	r1, #4
 8000c14:	480c      	ldr	r0, [pc, #48]	@ (8000c48 <FOUR+0x50>)
 8000c16:	f001 f9da 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	2108      	movs	r1, #8
 8000c1e:	480a      	ldr	r0, [pc, #40]	@ (8000c48 <FOUR+0x50>)
 8000c20:	f001 f9d5 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000c24:	2201      	movs	r2, #1
 8000c26:	2110      	movs	r1, #16
 8000c28:	4807      	ldr	r0, [pc, #28]	@ (8000c48 <FOUR+0x50>)
 8000c2a:	f001 f9d0 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000c2e:	2200      	movs	r2, #0
 8000c30:	2120      	movs	r1, #32
 8000c32:	4805      	ldr	r0, [pc, #20]	@ (8000c48 <FOUR+0x50>)
 8000c34:	f001 f9cb 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2140      	movs	r1, #64	@ 0x40
 8000c3c:	4802      	ldr	r0, [pc, #8]	@ (8000c48 <FOUR+0x50>)
 8000c3e:	f001 f9c6 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}
 8000c46:	bf00      	nop
 8000c48:	40010c00 	.word	0x40010c00

08000c4c <FIVE>:
void FIVE(){
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000c50:	2200      	movs	r2, #0
 8000c52:	2101      	movs	r1, #1
 8000c54:	4811      	ldr	r0, [pc, #68]	@ (8000c9c <FIVE+0x50>)
 8000c56:	f001 f9ba 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 8000c5a:	2201      	movs	r2, #1
 8000c5c:	2102      	movs	r1, #2
 8000c5e:	480f      	ldr	r0, [pc, #60]	@ (8000c9c <FIVE+0x50>)
 8000c60:	f001 f9b5 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000c64:	2200      	movs	r2, #0
 8000c66:	2104      	movs	r1, #4
 8000c68:	480c      	ldr	r0, [pc, #48]	@ (8000c9c <FIVE+0x50>)
 8000c6a:	f001 f9b0 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000c6e:	2200      	movs	r2, #0
 8000c70:	2108      	movs	r1, #8
 8000c72:	480a      	ldr	r0, [pc, #40]	@ (8000c9c <FIVE+0x50>)
 8000c74:	f001 f9ab 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2110      	movs	r1, #16
 8000c7c:	4807      	ldr	r0, [pc, #28]	@ (8000c9c <FIVE+0x50>)
 8000c7e:	f001 f9a6 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	2120      	movs	r1, #32
 8000c86:	4805      	ldr	r0, [pc, #20]	@ (8000c9c <FIVE+0x50>)
 8000c88:	f001 f9a1 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	2140      	movs	r1, #64	@ 0x40
 8000c90:	4802      	ldr	r0, [pc, #8]	@ (8000c9c <FIVE+0x50>)
 8000c92:	f001 f99c 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	40010c00 	.word	0x40010c00

08000ca0 <SIX>:
void SIX(){
 8000ca0:	b580      	push	{r7, lr}
 8000ca2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	2101      	movs	r1, #1
 8000ca8:	4811      	ldr	r0, [pc, #68]	@ (8000cf0 <SIX+0x50>)
 8000caa:	f001 f990 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, SET);
 8000cae:	2201      	movs	r2, #1
 8000cb0:	2102      	movs	r1, #2
 8000cb2:	480f      	ldr	r0, [pc, #60]	@ (8000cf0 <SIX+0x50>)
 8000cb4:	f001 f98b 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000cb8:	2200      	movs	r2, #0
 8000cba:	2104      	movs	r1, #4
 8000cbc:	480c      	ldr	r0, [pc, #48]	@ (8000cf0 <SIX+0x50>)
 8000cbe:	f001 f986 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	2108      	movs	r1, #8
 8000cc6:	480a      	ldr	r0, [pc, #40]	@ (8000cf0 <SIX+0x50>)
 8000cc8:	f001 f981 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	2110      	movs	r1, #16
 8000cd0:	4807      	ldr	r0, [pc, #28]	@ (8000cf0 <SIX+0x50>)
 8000cd2:	f001 f97c 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2120      	movs	r1, #32
 8000cda:	4805      	ldr	r0, [pc, #20]	@ (8000cf0 <SIX+0x50>)
 8000cdc:	f001 f977 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	2140      	movs	r1, #64	@ 0x40
 8000ce4:	4802      	ldr	r0, [pc, #8]	@ (8000cf0 <SIX+0x50>)
 8000ce6:	f001 f972 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000cea:	bf00      	nop
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	40010c00 	.word	0x40010c00

08000cf4 <SEVEN>:
void SEVEN(){
 8000cf4:	b580      	push	{r7, lr}
 8000cf6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	2101      	movs	r1, #1
 8000cfc:	4811      	ldr	r0, [pc, #68]	@ (8000d44 <SEVEN+0x50>)
 8000cfe:	f001 f966 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000d02:	2200      	movs	r2, #0
 8000d04:	2102      	movs	r1, #2
 8000d06:	480f      	ldr	r0, [pc, #60]	@ (8000d44 <SEVEN+0x50>)
 8000d08:	f001 f961 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2104      	movs	r1, #4
 8000d10:	480c      	ldr	r0, [pc, #48]	@ (8000d44 <SEVEN+0x50>)
 8000d12:	f001 f95c 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, SET);
 8000d16:	2201      	movs	r2, #1
 8000d18:	2108      	movs	r1, #8
 8000d1a:	480a      	ldr	r0, [pc, #40]	@ (8000d44 <SEVEN+0x50>)
 8000d1c:	f001 f957 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000d20:	2201      	movs	r2, #1
 8000d22:	2110      	movs	r1, #16
 8000d24:	4807      	ldr	r0, [pc, #28]	@ (8000d44 <SEVEN+0x50>)
 8000d26:	f001 f952 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, SET);
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	2120      	movs	r1, #32
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <SEVEN+0x50>)
 8000d30:	f001 f94d 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, SET);
 8000d34:	2201      	movs	r2, #1
 8000d36:	2140      	movs	r1, #64	@ 0x40
 8000d38:	4802      	ldr	r0, [pc, #8]	@ (8000d44 <SEVEN+0x50>)
 8000d3a:	f001 f948 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	40010c00 	.word	0x40010c00

08000d48 <EIGHT>:
void EIGHT(){
 8000d48:	b580      	push	{r7, lr}
 8000d4a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2101      	movs	r1, #1
 8000d50:	4811      	ldr	r0, [pc, #68]	@ (8000d98 <EIGHT+0x50>)
 8000d52:	f001 f93c 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2102      	movs	r1, #2
 8000d5a:	480f      	ldr	r0, [pc, #60]	@ (8000d98 <EIGHT+0x50>)
 8000d5c:	f001 f937 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2104      	movs	r1, #4
 8000d64:	480c      	ldr	r0, [pc, #48]	@ (8000d98 <EIGHT+0x50>)
 8000d66:	f001 f932 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2108      	movs	r1, #8
 8000d6e:	480a      	ldr	r0, [pc, #40]	@ (8000d98 <EIGHT+0x50>)
 8000d70:	f001 f92d 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2110      	movs	r1, #16
 8000d78:	4807      	ldr	r0, [pc, #28]	@ (8000d98 <EIGHT+0x50>)
 8000d7a:	f001 f928 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2120      	movs	r1, #32
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <EIGHT+0x50>)
 8000d84:	f001 f923 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000d88:	2200      	movs	r2, #0
 8000d8a:	2140      	movs	r1, #64	@ 0x40
 8000d8c:	4802      	ldr	r0, [pc, #8]	@ (8000d98 <EIGHT+0x50>)
 8000d8e:	f001 f91e 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	40010c00 	.word	0x40010c00

08000d9c <NINE>:
void NINE(){
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(a_GPIO_Port, a_Pin, RESET);
 8000da0:	2200      	movs	r2, #0
 8000da2:	2101      	movs	r1, #1
 8000da4:	4811      	ldr	r0, [pc, #68]	@ (8000dec <NINE+0x50>)
 8000da6:	f001 f912 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(b_GPIO_Port, b_Pin, RESET);
 8000daa:	2200      	movs	r2, #0
 8000dac:	2102      	movs	r1, #2
 8000dae:	480f      	ldr	r0, [pc, #60]	@ (8000dec <NINE+0x50>)
 8000db0:	f001 f90d 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(c_GPIO_Port, c_Pin, RESET);
 8000db4:	2200      	movs	r2, #0
 8000db6:	2104      	movs	r1, #4
 8000db8:	480c      	ldr	r0, [pc, #48]	@ (8000dec <NINE+0x50>)
 8000dba:	f001 f908 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(d_GPIO_Port, d_Pin, RESET);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2108      	movs	r1, #8
 8000dc2:	480a      	ldr	r0, [pc, #40]	@ (8000dec <NINE+0x50>)
 8000dc4:	f001 f903 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(e_GPIO_Port, e_Pin, SET);
 8000dc8:	2201      	movs	r2, #1
 8000dca:	2110      	movs	r1, #16
 8000dcc:	4807      	ldr	r0, [pc, #28]	@ (8000dec <NINE+0x50>)
 8000dce:	f001 f8fe 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(f_GPIO_Port, f_Pin, RESET);
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	2120      	movs	r1, #32
 8000dd6:	4805      	ldr	r0, [pc, #20]	@ (8000dec <NINE+0x50>)
 8000dd8:	f001 f8f9 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(g_GPIO_Port, g_Pin, RESET);
 8000ddc:	2200      	movs	r2, #0
 8000dde:	2140      	movs	r1, #64	@ 0x40
 8000de0:	4802      	ldr	r0, [pc, #8]	@ (8000dec <NINE+0x50>)
 8000de2:	f001 f8f4 	bl	8001fce <HAL_GPIO_WritePin>
}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	40010c00 	.word	0x40010c00

08000df0 <blink_led>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void blink_led(){
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Test_GPIO_Port, Test_Pin);
 8000df4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000df8:	4802      	ldr	r0, [pc, #8]	@ (8000e04 <blink_led+0x14>)
 8000dfa:	f001 f900 	bl	8001ffe <HAL_GPIO_TogglePin>
}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40010c00 	.word	0x40010c00

08000e08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e0c:	f000 fddc 	bl	80019c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e10:	f000 f82c 	bl	8000e6c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e14:	f000 f8b2 	bl	8000f7c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e18:	f000 f864 	bl	8000ee4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
HAL_TIM_Base_Start_IT(&htim2);
 8000e1c:	480e      	ldr	r0, [pc, #56]	@ (8000e58 <main+0x50>)
 8000e1e:	f001 fd35 	bl	800288c <HAL_TIM_Base_Start_IT>
SCH_Init();
 8000e22:	f000 f92d 	bl	8001080 <SCH_Init>

SCH_Add_Task(fsm_manual,0,10);
 8000e26:	220a      	movs	r2, #10
 8000e28:	2100      	movs	r1, #0
 8000e2a:	480c      	ldr	r0, [pc, #48]	@ (8000e5c <main+0x54>)
 8000e2c:	f000 f982 	bl	8001134 <SCH_Add_Task>
SCH_Add_Task(timerRun,10,10);
 8000e30:	220a      	movs	r2, #10
 8000e32:	210a      	movs	r1, #10
 8000e34:	480a      	ldr	r0, [pc, #40]	@ (8000e60 <main+0x58>)
 8000e36:	f000 f97d 	bl	8001134 <SCH_Add_Task>
SCH_Add_Task(getKeyInput,20,10);
 8000e3a:	220a      	movs	r2, #10
 8000e3c:	2114      	movs	r1, #20
 8000e3e:	4809      	ldr	r0, [pc, #36]	@ (8000e64 <main+0x5c>)
 8000e40:	f000 f978 	bl	8001134 <SCH_Add_Task>
SCH_Add_Task(blink_led, 0, 1000);
 8000e44:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000e48:	2100      	movs	r1, #0
 8000e4a:	4807      	ldr	r0, [pc, #28]	@ (8000e68 <main+0x60>)
 8000e4c:	f000 f972 	bl	8001134 <SCH_Add_Task>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  SCH_Dispatch_Tasks();
 8000e50:	f000 fb06 	bl	8001460 <SCH_Dispatch_Tasks>
 8000e54:	e7fc      	b.n	8000e50 <main+0x48>
 8000e56:	bf00      	nop
 8000e58:	200000a4 	.word	0x200000a4
 8000e5c:	08000681 	.word	0x08000681
 8000e60:	08001589 	.word	0x08001589
 8000e64:	08000181 	.word	0x08000181
 8000e68:	08000df1 	.word	0x08000df1

08000e6c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b090      	sub	sp, #64	@ 0x40
 8000e70:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e72:	f107 0318 	add.w	r3, r7, #24
 8000e76:	2228      	movs	r2, #40	@ 0x28
 8000e78:	2100      	movs	r1, #0
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f002 f892 	bl	8002fa4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e80:	1d3b      	adds	r3, r7, #4
 8000e82:	2200      	movs	r2, #0
 8000e84:	601a      	str	r2, [r3, #0]
 8000e86:	605a      	str	r2, [r3, #4]
 8000e88:	609a      	str	r2, [r3, #8]
 8000e8a:	60da      	str	r2, [r3, #12]
 8000e8c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e8e:	2302      	movs	r3, #2
 8000e90:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e92:	2301      	movs	r3, #1
 8000e94:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e96:	2310      	movs	r3, #16
 8000e98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e9e:	f107 0318 	add.w	r3, r7, #24
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f001 f8c4 	bl	8002030 <HAL_RCC_OscConfig>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000eae:	f000 f8e1 	bl	8001074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000eb2:	230f      	movs	r3, #15
 8000eb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000ec6:	1d3b      	adds	r3, r7, #4
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f001 fb32 	bl	8002534 <HAL_RCC_ClockConfig>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ed6:	f000 f8cd 	bl	8001074 <Error_Handler>
  }
}
 8000eda:	bf00      	nop
 8000edc:	3740      	adds	r7, #64	@ 0x40
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
	...

08000ee4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b086      	sub	sp, #24
 8000ee8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	2200      	movs	r2, #0
 8000ef0:	601a      	str	r2, [r3, #0]
 8000ef2:	605a      	str	r2, [r3, #4]
 8000ef4:	609a      	str	r2, [r3, #8]
 8000ef6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ef8:	463b      	mov	r3, r7
 8000efa:	2200      	movs	r2, #0
 8000efc:	601a      	str	r2, [r3, #0]
 8000efe:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f00:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000f06:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000f08:	4b1b      	ldr	r3, [pc, #108]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f0a:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000f0e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f10:	4b19      	ldr	r3, [pc, #100]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000f16:	4b18      	ldr	r3, [pc, #96]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f18:	2209      	movs	r2, #9
 8000f1a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f1c:	4b16      	ldr	r3, [pc, #88]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f22:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f28:	4813      	ldr	r0, [pc, #76]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f2a:	f001 fc5f 	bl	80027ec <HAL_TIM_Base_Init>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d001      	beq.n	8000f38 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000f34:	f000 f89e 	bl	8001074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f3e:	f107 0308 	add.w	r3, r7, #8
 8000f42:	4619      	mov	r1, r3
 8000f44:	480c      	ldr	r0, [pc, #48]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f46:	f001 fddd 	bl	8002b04 <HAL_TIM_ConfigClockSource>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000f50:	f000 f890 	bl	8001074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f54:	2300      	movs	r3, #0
 8000f56:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f5c:	463b      	mov	r3, r7
 8000f5e:	4619      	mov	r1, r3
 8000f60:	4805      	ldr	r0, [pc, #20]	@ (8000f78 <MX_TIM2_Init+0x94>)
 8000f62:	f001 ffb5 	bl	8002ed0 <HAL_TIMEx_MasterConfigSynchronization>
 8000f66:	4603      	mov	r3, r0
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d001      	beq.n	8000f70 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000f6c:	f000 f882 	bl	8001074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000f70:	bf00      	nop
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	200000a4 	.word	0x200000a4

08000f7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b088      	sub	sp, #32
 8000f80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f82:	f107 0310 	add.w	r3, r7, #16
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f90:	4b2f      	ldr	r3, [pc, #188]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000f92:	699b      	ldr	r3, [r3, #24]
 8000f94:	4a2e      	ldr	r2, [pc, #184]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000f96:	f043 0310 	orr.w	r3, r3, #16
 8000f9a:	6193      	str	r3, [r2, #24]
 8000f9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000f9e:	699b      	ldr	r3, [r3, #24]
 8000fa0:	f003 0310 	and.w	r3, r3, #16
 8000fa4:	60fb      	str	r3, [r7, #12]
 8000fa6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fa8:	4b29      	ldr	r3, [pc, #164]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a28      	ldr	r2, [pc, #160]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000fae:	f043 0304 	orr.w	r3, r3, #4
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b26      	ldr	r3, [pc, #152]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0304 	and.w	r3, r3, #4
 8000fbc:	60bb      	str	r3, [r7, #8]
 8000fbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc0:	4b23      	ldr	r3, [pc, #140]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000fc6:	f043 0308 	orr.w	r3, r3, #8
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b20      	ldr	r3, [pc, #128]	@ (8001050 <MX_GPIO_Init+0xd4>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0308 	and.w	r3, r3, #8
 8000fd4:	607b      	str	r3, [r7, #4]
 8000fd6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 8000fd8:	2200      	movs	r2, #0
 8000fda:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000fde:	481d      	ldr	r0, [pc, #116]	@ (8001054 <MX_GPIO_Init+0xd8>)
 8000fe0:	f000 fff5 	bl	8001fce <HAL_GPIO_WritePin>
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, a_Pin|b_Pin|c_Pin|Test_Pin
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f240 417f 	movw	r1, #1151	@ 0x47f
 8000fea:	481b      	ldr	r0, [pc, #108]	@ (8001058 <MX_GPIO_Init+0xdc>)
 8000fec:	f000 ffef 	bl	8001fce <HAL_GPIO_WritePin>
                          |d_Pin|e_Pin|f_Pin|g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUTTON0_Pin BUTTON1_Pin BUTTON2_Pin */
  GPIO_InitStruct.Pin = BUTTON0_Pin|BUTTON1_Pin|BUTTON2_Pin;
 8000ff0:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000ff4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ffe:	f107 0310 	add.w	r3, r7, #16
 8001002:	4619      	mov	r1, r3
 8001004:	4815      	ldr	r0, [pc, #84]	@ (800105c <MX_GPIO_Init+0xe0>)
 8001006:	f000 fe4f 	bl	8001ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED1_Pin LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED2_Pin
                           LED_GREEN2_Pin LED_YELLOW2_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
 800100a:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 800100e:	613b      	str	r3, [r7, #16]
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001010:	2301      	movs	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001018:	2302      	movs	r3, #2
 800101a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800101c:	f107 0310 	add.w	r3, r7, #16
 8001020:	4619      	mov	r1, r3
 8001022:	480c      	ldr	r0, [pc, #48]	@ (8001054 <MX_GPIO_Init+0xd8>)
 8001024:	f000 fe40 	bl	8001ca8 <HAL_GPIO_Init>

  /*Configure GPIO pins : a_Pin b_Pin c_Pin Test_Pin
                           d_Pin e_Pin f_Pin g_Pin */
  GPIO_InitStruct.Pin = a_Pin|b_Pin|c_Pin|Test_Pin
 8001028:	f240 437f 	movw	r3, #1151	@ 0x47f
 800102c:	613b      	str	r3, [r7, #16]
                          |d_Pin|e_Pin|f_Pin|g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800102e:	2301      	movs	r3, #1
 8001030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001036:	2302      	movs	r3, #2
 8001038:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800103a:	f107 0310 	add.w	r3, r7, #16
 800103e:	4619      	mov	r1, r3
 8001040:	4805      	ldr	r0, [pc, #20]	@ (8001058 <MX_GPIO_Init+0xdc>)
 8001042:	f000 fe31 	bl	8001ca8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001046:	bf00      	nop
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40021000 	.word	0x40021000
 8001054:	40010800 	.word	0x40010800
 8001058:	40010c00 	.word	0x40010c00
 800105c:	40011000 	.word	0x40011000

08001060 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	SCH_Update();
 8001068:	f000 f96c 	bl	8001344 <SCH_Update>
}
 800106c:	bf00      	nop
 800106e:	3708      	adds	r7, #8
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001078:	b672      	cpsid	i
}
 800107a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800107c:	bf00      	nop
 800107e:	e7fd      	b.n	800107c <Error_Handler+0x8>

08001080 <SCH_Init>:
#define SCH_TICK_MS 10

sTasks SCH_tasks_G[SCH_MAX_TASKS];
static uint32_t Head_Index = NO_TASK_ID;

void SCH_Init(void) {
 8001080:	b580      	push	{r7, lr}
 8001082:	b082      	sub	sp, #8
 8001084:	af00      	add	r7, sp, #0
    unsigned char i;
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001086:	2300      	movs	r3, #0
 8001088:	71fb      	strb	r3, [r7, #7]
 800108a:	e006      	b.n	800109a <SCH_Init+0x1a>
        SCH_Delete_Task(i);
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	4618      	mov	r0, r3
 8001090:	f000 f810 	bl	80010b4 <SCH_Delete_Task>
    for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001094:	79fb      	ldrb	r3, [r7, #7]
 8001096:	3301      	adds	r3, #1
 8001098:	71fb      	strb	r3, [r7, #7]
 800109a:	79fb      	ldrb	r3, [r7, #7]
 800109c:	2b27      	cmp	r3, #39	@ 0x27
 800109e:	d9f5      	bls.n	800108c <SCH_Init+0xc>
    }
    Head_Index = NO_TASK_ID;
 80010a0:	4b03      	ldr	r3, [pc, #12]	@ (80010b0 <SCH_Init+0x30>)
 80010a2:	22ff      	movs	r2, #255	@ 0xff
 80010a4:	601a      	str	r2, [r3, #0]
}
 80010a6:	bf00      	nop
 80010a8:	3708      	adds	r7, #8
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	20000040 	.word	0x20000040

080010b4 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task(const uint8_t TASK_INDEX) {
 80010b4:	b480      	push	{r7}
 80010b6:	b083      	sub	sp, #12
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	71fb      	strb	r3, [r7, #7]
    if (SCH_tasks_G[TASK_INDEX].pTask == 0) return 0;
 80010be:	79fa      	ldrb	r2, [r7, #7]
 80010c0:	491b      	ldr	r1, [pc, #108]	@ (8001130 <SCH_Delete_Task+0x7c>)
 80010c2:	4613      	mov	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	4413      	add	r3, r2
 80010c8:	009b      	lsls	r3, r3, #2
 80010ca:	440b      	add	r3, r1
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <SCH_Delete_Task+0x22>
 80010d2:	2300      	movs	r3, #0
 80010d4:	e027      	b.n	8001126 <SCH_Delete_Task+0x72>
    SCH_tasks_G[TASK_INDEX].pTask = 0x0000;
 80010d6:	79fa      	ldrb	r2, [r7, #7]
 80010d8:	4915      	ldr	r1, [pc, #84]	@ (8001130 <SCH_Delete_Task+0x7c>)
 80010da:	4613      	mov	r3, r2
 80010dc:	009b      	lsls	r3, r3, #2
 80010de:	4413      	add	r3, r2
 80010e0:	009b      	lsls	r3, r3, #2
 80010e2:	440b      	add	r3, r1
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[TASK_INDEX].Delay = 0;
 80010e8:	79fa      	ldrb	r2, [r7, #7]
 80010ea:	4911      	ldr	r1, [pc, #68]	@ (8001130 <SCH_Delete_Task+0x7c>)
 80010ec:	4613      	mov	r3, r2
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	4413      	add	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	440b      	add	r3, r1
 80010f6:	3304      	adds	r3, #4
 80010f8:	2200      	movs	r2, #0
 80010fa:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[TASK_INDEX].Period = 0;
 80010fc:	79fa      	ldrb	r2, [r7, #7]
 80010fe:	490c      	ldr	r1, [pc, #48]	@ (8001130 <SCH_Delete_Task+0x7c>)
 8001100:	4613      	mov	r3, r2
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	4413      	add	r3, r2
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	440b      	add	r3, r1
 800110a:	3308      	adds	r3, #8
 800110c:	2200      	movs	r2, #0
 800110e:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[TASK_INDEX].RunMe = 0;
 8001110:	79fa      	ldrb	r2, [r7, #7]
 8001112:	4907      	ldr	r1, [pc, #28]	@ (8001130 <SCH_Delete_Task+0x7c>)
 8001114:	4613      	mov	r3, r2
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	4413      	add	r3, r2
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	440b      	add	r3, r1
 800111e:	330c      	adds	r3, #12
 8001120:	2200      	movs	r2, #0
 8001122:	701a      	strb	r2, [r3, #0]
    return 1;
 8001124:	2301      	movs	r3, #1
}
 8001126:	4618      	mov	r0, r3
 8001128:	370c      	adds	r7, #12
 800112a:	46bd      	mov	sp, r7
 800112c:	bc80      	pop	{r7}
 800112e:	4770      	bx	lr
 8001130:	200000ec 	.word	0x200000ec

08001134 <SCH_Add_Task>:

/* * Hm thm tc v ( sa i  nhn ms)
 * Input: DELAY v PERIOD tnh bng mili-giy (ms)
 */
unsigned char SCH_Add_Task(void (*pFunction)(), uint32_t DELAY_MS, uint32_t PERIOD_MS) {
 8001134:	b480      	push	{r7}
 8001136:	b089      	sub	sp, #36	@ 0x24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
    uint8_t Index = 0;
 8001140:	2300      	movs	r3, #0
 8001142:	77fb      	strb	r3, [r7, #31]
    uint32_t delay_in_ticks = DELAY_MS / SCH_TICK_MS;
 8001144:	68bb      	ldr	r3, [r7, #8]
 8001146:	4a7c      	ldr	r2, [pc, #496]	@ (8001338 <SCH_Add_Task+0x204>)
 8001148:	fba2 2303 	umull	r2, r3, r2, r3
 800114c:	08db      	lsrs	r3, r3, #3
 800114e:	61bb      	str	r3, [r7, #24]
    uint32_t period_in_ticks = PERIOD_MS / SCH_TICK_MS;
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4a79      	ldr	r2, [pc, #484]	@ (8001338 <SCH_Add_Task+0x204>)
 8001154:	fba2 2303 	umull	r2, r3, r2, r3
 8001158:	08db      	lsrs	r3, r3, #3
 800115a:	613b      	str	r3, [r7, #16]

    // 1. Tm v tr trng trong mng
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 800115c:	e002      	b.n	8001164 <SCH_Add_Task+0x30>
        Index++;
 800115e:	7ffb      	ldrb	r3, [r7, #31]
 8001160:	3301      	adds	r3, #1
 8001162:	77fb      	strb	r3, [r7, #31]
    while ((SCH_tasks_G[Index].pTask != 0) && (Index < SCH_MAX_TASKS)) {
 8001164:	7ffa      	ldrb	r2, [r7, #31]
 8001166:	4975      	ldr	r1, [pc, #468]	@ (800133c <SCH_Add_Task+0x208>)
 8001168:	4613      	mov	r3, r2
 800116a:	009b      	lsls	r3, r3, #2
 800116c:	4413      	add	r3, r2
 800116e:	009b      	lsls	r3, r3, #2
 8001170:	440b      	add	r3, r1
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d002      	beq.n	800117e <SCH_Add_Task+0x4a>
 8001178:	7ffb      	ldrb	r3, [r7, #31]
 800117a:	2b27      	cmp	r3, #39	@ 0x27
 800117c:	d9ef      	bls.n	800115e <SCH_Add_Task+0x2a>
    }
    if (Index == SCH_MAX_TASKS) {
 800117e:	7ffb      	ldrb	r3, [r7, #31]
 8001180:	2b28      	cmp	r3, #40	@ 0x28
 8001182:	d101      	bne.n	8001188 <SCH_Add_Task+0x54>
        return SCH_MAX_TASKS; // Ht b nh
 8001184:	2328      	movs	r3, #40	@ 0x28
 8001186:	e0d1      	b.n	800132c <SCH_Add_Task+0x1f8>
    }

    // 2. Gn thng tin c bn cho Task mi (DNG GI TR  QUY I)
    SCH_tasks_G[Index].pTask = pFunction;
 8001188:	7ffa      	ldrb	r2, [r7, #31]
 800118a:	496c      	ldr	r1, [pc, #432]	@ (800133c <SCH_Add_Task+0x208>)
 800118c:	4613      	mov	r3, r2
 800118e:	009b      	lsls	r3, r3, #2
 8001190:	4413      	add	r3, r2
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	440b      	add	r3, r1
 8001196:	68fa      	ldr	r2, [r7, #12]
 8001198:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Delay = delay_in_ticks;
 800119a:	7ffa      	ldrb	r2, [r7, #31]
 800119c:	4967      	ldr	r1, [pc, #412]	@ (800133c <SCH_Add_Task+0x208>)
 800119e:	4613      	mov	r3, r2
 80011a0:	009b      	lsls	r3, r3, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	009b      	lsls	r3, r3, #2
 80011a6:	440b      	add	r3, r1
 80011a8:	3304      	adds	r3, #4
 80011aa:	69ba      	ldr	r2, [r7, #24]
 80011ac:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].Period = period_in_ticks;
 80011ae:	7ffa      	ldrb	r2, [r7, #31]
 80011b0:	4962      	ldr	r1, [pc, #392]	@ (800133c <SCH_Add_Task+0x208>)
 80011b2:	4613      	mov	r3, r2
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	009b      	lsls	r3, r3, #2
 80011ba:	440b      	add	r3, r1
 80011bc:	3308      	adds	r3, #8
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].RunMe = 0;
 80011c2:	7ffa      	ldrb	r2, [r7, #31]
 80011c4:	495d      	ldr	r1, [pc, #372]	@ (800133c <SCH_Add_Task+0x208>)
 80011c6:	4613      	mov	r3, r2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	4413      	add	r3, r2
 80011cc:	009b      	lsls	r3, r3, #2
 80011ce:	440b      	add	r3, r1
 80011d0:	330c      	adds	r3, #12
 80011d2:	2200      	movs	r2, #0
 80011d4:	701a      	strb	r2, [r3, #0]

    // 3. Chn vo danh sch lin kt  sp xp (Delta Delay)

    // Trng hp danh sch rng
    if (Head_Index == NO_TASK_ID) {
 80011d6:	4b5a      	ldr	r3, [pc, #360]	@ (8001340 <SCH_Add_Task+0x20c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	2bff      	cmp	r3, #255	@ 0xff
 80011dc:	d10e      	bne.n	80011fc <SCH_Add_Task+0xc8>
        Head_Index = Index;
 80011de:	7ffb      	ldrb	r3, [r7, #31]
 80011e0:	4a57      	ldr	r2, [pc, #348]	@ (8001340 <SCH_Add_Task+0x20c>)
 80011e2:	6013      	str	r3, [r2, #0]
        SCH_tasks_G[Index].TaskID = NO_TASK_ID;
 80011e4:	7ffa      	ldrb	r2, [r7, #31]
 80011e6:	4955      	ldr	r1, [pc, #340]	@ (800133c <SCH_Add_Task+0x208>)
 80011e8:	4613      	mov	r3, r2
 80011ea:	009b      	lsls	r3, r3, #2
 80011ec:	4413      	add	r3, r2
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	440b      	add	r3, r1
 80011f2:	3310      	adds	r3, #16
 80011f4:	22ff      	movs	r2, #255	@ 0xff
 80011f6:	601a      	str	r2, [r3, #0]
        return Index;
 80011f8:	7ffb      	ldrb	r3, [r7, #31]
 80011fa:	e097      	b.n	800132c <SCH_Add_Task+0x1f8>
    }

    // Trng hp chn vo U danh sch
    if (delay_in_ticks < SCH_tasks_G[Head_Index].Delay) {
 80011fc:	4b50      	ldr	r3, [pc, #320]	@ (8001340 <SCH_Add_Task+0x20c>)
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	494e      	ldr	r1, [pc, #312]	@ (800133c <SCH_Add_Task+0x208>)
 8001202:	4613      	mov	r3, r2
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	009b      	lsls	r3, r3, #2
 800120a:	440b      	add	r3, r1
 800120c:	3304      	adds	r3, #4
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	69ba      	ldr	r2, [r7, #24]
 8001212:	429a      	cmp	r2, r3
 8001214:	d225      	bcs.n	8001262 <SCH_Add_Task+0x12e>
        SCH_tasks_G[Head_Index].Delay -= delay_in_ticks;
 8001216:	4b4a      	ldr	r3, [pc, #296]	@ (8001340 <SCH_Add_Task+0x20c>)
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	4948      	ldr	r1, [pc, #288]	@ (800133c <SCH_Add_Task+0x208>)
 800121c:	4613      	mov	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	4413      	add	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	440b      	add	r3, r1
 8001226:	3304      	adds	r3, #4
 8001228:	6819      	ldr	r1, [r3, #0]
 800122a:	4b45      	ldr	r3, [pc, #276]	@ (8001340 <SCH_Add_Task+0x20c>)
 800122c:	681a      	ldr	r2, [r3, #0]
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	1ac9      	subs	r1, r1, r3
 8001232:	4842      	ldr	r0, [pc, #264]	@ (800133c <SCH_Add_Task+0x208>)
 8001234:	4613      	mov	r3, r2
 8001236:	009b      	lsls	r3, r3, #2
 8001238:	4413      	add	r3, r2
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4403      	add	r3, r0
 800123e:	3304      	adds	r3, #4
 8001240:	6019      	str	r1, [r3, #0]
        SCH_tasks_G[Index].TaskID = Head_Index;
 8001242:	7ffa      	ldrb	r2, [r7, #31]
 8001244:	4b3e      	ldr	r3, [pc, #248]	@ (8001340 <SCH_Add_Task+0x20c>)
 8001246:	6819      	ldr	r1, [r3, #0]
 8001248:	483c      	ldr	r0, [pc, #240]	@ (800133c <SCH_Add_Task+0x208>)
 800124a:	4613      	mov	r3, r2
 800124c:	009b      	lsls	r3, r3, #2
 800124e:	4413      	add	r3, r2
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	4403      	add	r3, r0
 8001254:	3310      	adds	r3, #16
 8001256:	6019      	str	r1, [r3, #0]
        Head_Index = Index;
 8001258:	7ffb      	ldrb	r3, [r7, #31]
 800125a:	4a39      	ldr	r2, [pc, #228]	@ (8001340 <SCH_Add_Task+0x20c>)
 800125c:	6013      	str	r3, [r2, #0]
        return Index;
 800125e:	7ffb      	ldrb	r3, [r7, #31]
 8001260:	e064      	b.n	800132c <SCH_Add_Task+0x1f8>
    }

    // Trng hp chn vo GIA hoc CUI danh sch
    uint8_t current = Head_Index;
 8001262:	4b37      	ldr	r3, [pc, #220]	@ (8001340 <SCH_Add_Task+0x20c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	75fb      	strb	r3, [r7, #23]
    uint8_t prev = NO_TASK_ID;
 8001268:	23ff      	movs	r3, #255	@ 0xff
 800126a:	75bb      	strb	r3, [r7, #22]

    while (current != NO_TASK_ID) {
 800126c:	e023      	b.n	80012b6 <SCH_Add_Task+0x182>
        if (delay_in_ticks < SCH_tasks_G[current].Delay) {
 800126e:	7dfa      	ldrb	r2, [r7, #23]
 8001270:	4932      	ldr	r1, [pc, #200]	@ (800133c <SCH_Add_Task+0x208>)
 8001272:	4613      	mov	r3, r2
 8001274:	009b      	lsls	r3, r3, #2
 8001276:	4413      	add	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	440b      	add	r3, r1
 800127c:	3304      	adds	r3, #4
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	429a      	cmp	r2, r3
 8001284:	d31b      	bcc.n	80012be <SCH_Add_Task+0x18a>
            break;
        }
        delay_in_ticks -= SCH_tasks_G[current].Delay;
 8001286:	7dfa      	ldrb	r2, [r7, #23]
 8001288:	492c      	ldr	r1, [pc, #176]	@ (800133c <SCH_Add_Task+0x208>)
 800128a:	4613      	mov	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	440b      	add	r3, r1
 8001294:	3304      	adds	r3, #4
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	69ba      	ldr	r2, [r7, #24]
 800129a:	1ad3      	subs	r3, r2, r3
 800129c:	61bb      	str	r3, [r7, #24]
        prev = current;
 800129e:	7dfb      	ldrb	r3, [r7, #23]
 80012a0:	75bb      	strb	r3, [r7, #22]
        current = SCH_tasks_G[current].TaskID;
 80012a2:	7dfa      	ldrb	r2, [r7, #23]
 80012a4:	4925      	ldr	r1, [pc, #148]	@ (800133c <SCH_Add_Task+0x208>)
 80012a6:	4613      	mov	r3, r2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	4413      	add	r3, r2
 80012ac:	009b      	lsls	r3, r3, #2
 80012ae:	440b      	add	r3, r1
 80012b0:	3310      	adds	r3, #16
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	75fb      	strb	r3, [r7, #23]
    while (current != NO_TASK_ID) {
 80012b6:	7dfb      	ldrb	r3, [r7, #23]
 80012b8:	2bff      	cmp	r3, #255	@ 0xff
 80012ba:	d1d8      	bne.n	800126e <SCH_Add_Task+0x13a>
 80012bc:	e000      	b.n	80012c0 <SCH_Add_Task+0x18c>
            break;
 80012be:	bf00      	nop
    }

    SCH_tasks_G[Index].Delay = delay_in_ticks;
 80012c0:	7ffa      	ldrb	r2, [r7, #31]
 80012c2:	491e      	ldr	r1, [pc, #120]	@ (800133c <SCH_Add_Task+0x208>)
 80012c4:	4613      	mov	r3, r2
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	440b      	add	r3, r1
 80012ce:	3304      	adds	r3, #4
 80012d0:	69ba      	ldr	r2, [r7, #24]
 80012d2:	601a      	str	r2, [r3, #0]
    SCH_tasks_G[Index].TaskID = current;
 80012d4:	7ffa      	ldrb	r2, [r7, #31]
 80012d6:	7df9      	ldrb	r1, [r7, #23]
 80012d8:	4818      	ldr	r0, [pc, #96]	@ (800133c <SCH_Add_Task+0x208>)
 80012da:	4613      	mov	r3, r2
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	009b      	lsls	r3, r3, #2
 80012e2:	4403      	add	r3, r0
 80012e4:	3310      	adds	r3, #16
 80012e6:	6019      	str	r1, [r3, #0]
    SCH_tasks_G[prev].TaskID = Index;
 80012e8:	7dba      	ldrb	r2, [r7, #22]
 80012ea:	7ff9      	ldrb	r1, [r7, #31]
 80012ec:	4813      	ldr	r0, [pc, #76]	@ (800133c <SCH_Add_Task+0x208>)
 80012ee:	4613      	mov	r3, r2
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	4403      	add	r3, r0
 80012f8:	3310      	adds	r3, #16
 80012fa:	6019      	str	r1, [r3, #0]

    if (current != NO_TASK_ID) {
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	2bff      	cmp	r3, #255	@ 0xff
 8001300:	d013      	beq.n	800132a <SCH_Add_Task+0x1f6>
        SCH_tasks_G[current].Delay -= delay_in_ticks;
 8001302:	7dfa      	ldrb	r2, [r7, #23]
 8001304:	490d      	ldr	r1, [pc, #52]	@ (800133c <SCH_Add_Task+0x208>)
 8001306:	4613      	mov	r3, r2
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	4413      	add	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	440b      	add	r3, r1
 8001310:	3304      	adds	r3, #4
 8001312:	6819      	ldr	r1, [r3, #0]
 8001314:	7dfa      	ldrb	r2, [r7, #23]
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	1ac9      	subs	r1, r1, r3
 800131a:	4808      	ldr	r0, [pc, #32]	@ (800133c <SCH_Add_Task+0x208>)
 800131c:	4613      	mov	r3, r2
 800131e:	009b      	lsls	r3, r3, #2
 8001320:	4413      	add	r3, r2
 8001322:	009b      	lsls	r3, r3, #2
 8001324:	4403      	add	r3, r0
 8001326:	3304      	adds	r3, #4
 8001328:	6019      	str	r1, [r3, #0]
    }

    return Index;
 800132a:	7ffb      	ldrb	r3, [r7, #31]
}
 800132c:	4618      	mov	r0, r3
 800132e:	3724      	adds	r7, #36	@ 0x24
 8001330:	46bd      	mov	sp, r7
 8001332:	bc80      	pop	{r7}
 8001334:	4770      	bx	lr
 8001336:	bf00      	nop
 8001338:	cccccccd 	.word	0xcccccccd
 800133c:	200000ec 	.word	0x200000ec
 8001340:	20000040 	.word	0x20000040

08001344 <SCH_Update>:

void SCH_Update(void) {
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
    if (Head_Index != NO_TASK_ID) {
 800134a:	4b43      	ldr	r3, [pc, #268]	@ (8001458 <SCH_Update+0x114>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	2bff      	cmp	r3, #255	@ 0xff
 8001350:	d07c      	beq.n	800144c <SCH_Update+0x108>
        if (SCH_tasks_G[Head_Index].Delay > 0) {
 8001352:	4b41      	ldr	r3, [pc, #260]	@ (8001458 <SCH_Update+0x114>)
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	4941      	ldr	r1, [pc, #260]	@ (800145c <SCH_Update+0x118>)
 8001358:	4613      	mov	r3, r2
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4413      	add	r3, r2
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	3304      	adds	r3, #4
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d012      	beq.n	8001390 <SCH_Update+0x4c>
            SCH_tasks_G[Head_Index].Delay--;
 800136a:	4b3b      	ldr	r3, [pc, #236]	@ (8001458 <SCH_Update+0x114>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	493b      	ldr	r1, [pc, #236]	@ (800145c <SCH_Update+0x118>)
 8001370:	4613      	mov	r3, r2
 8001372:	009b      	lsls	r3, r3, #2
 8001374:	4413      	add	r3, r2
 8001376:	009b      	lsls	r3, r3, #2
 8001378:	440b      	add	r3, r1
 800137a:	3304      	adds	r3, #4
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	1e59      	subs	r1, r3, #1
 8001380:	4836      	ldr	r0, [pc, #216]	@ (800145c <SCH_Update+0x118>)
 8001382:	4613      	mov	r3, r2
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	4413      	add	r3, r2
 8001388:	009b      	lsls	r3, r3, #2
 800138a:	4403      	add	r3, r0
 800138c:	3304      	adds	r3, #4
 800138e:	6019      	str	r1, [r3, #0]
        }

        if (SCH_tasks_G[Head_Index].Delay == 0) {
 8001390:	4b31      	ldr	r3, [pc, #196]	@ (8001458 <SCH_Update+0x114>)
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4931      	ldr	r1, [pc, #196]	@ (800145c <SCH_Update+0x118>)
 8001396:	4613      	mov	r3, r2
 8001398:	009b      	lsls	r3, r3, #2
 800139a:	4413      	add	r3, r2
 800139c:	009b      	lsls	r3, r3, #2
 800139e:	440b      	add	r3, r1
 80013a0:	3304      	adds	r3, #4
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d151      	bne.n	800144c <SCH_Update+0x108>
            SCH_tasks_G[Head_Index].RunMe += 1;
 80013a8:	4b2b      	ldr	r3, [pc, #172]	@ (8001458 <SCH_Update+0x114>)
 80013aa:	681a      	ldr	r2, [r3, #0]
 80013ac:	492b      	ldr	r1, [pc, #172]	@ (800145c <SCH_Update+0x118>)
 80013ae:	4613      	mov	r3, r2
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	4413      	add	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	440b      	add	r3, r1
 80013b8:	330c      	adds	r3, #12
 80013ba:	781b      	ldrb	r3, [r3, #0]
 80013bc:	4a26      	ldr	r2, [pc, #152]	@ (8001458 <SCH_Update+0x114>)
 80013be:	6812      	ldr	r2, [r2, #0]
 80013c0:	3301      	adds	r3, #1
 80013c2:	b2d8      	uxtb	r0, r3
 80013c4:	4925      	ldr	r1, [pc, #148]	@ (800145c <SCH_Update+0x118>)
 80013c6:	4613      	mov	r3, r2
 80013c8:	009b      	lsls	r3, r3, #2
 80013ca:	4413      	add	r3, r2
 80013cc:	009b      	lsls	r3, r3, #2
 80013ce:	440b      	add	r3, r1
 80013d0:	330c      	adds	r3, #12
 80013d2:	4602      	mov	r2, r0
 80013d4:	701a      	strb	r2, [r3, #0]

            // Nng cao: Kim tra dy chuyn (Chain Check) nu cn
            uint32_t current_task_id = SCH_tasks_G[Head_Index].TaskID;
 80013d6:	4b20      	ldr	r3, [pc, #128]	@ (8001458 <SCH_Update+0x114>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	4920      	ldr	r1, [pc, #128]	@ (800145c <SCH_Update+0x118>)
 80013dc:	4613      	mov	r3, r2
 80013de:	009b      	lsls	r3, r3, #2
 80013e0:	4413      	add	r3, r2
 80013e2:	009b      	lsls	r3, r3, #2
 80013e4:	440b      	add	r3, r1
 80013e6:	3310      	adds	r3, #16
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	607b      	str	r3, [r7, #4]
            while (current_task_id != NO_TASK_ID) {
 80013ec:	e029      	b.n	8001442 <SCH_Update+0xfe>
                if (SCH_tasks_G[current_task_id].Delay == 0) {
 80013ee:	491b      	ldr	r1, [pc, #108]	@ (800145c <SCH_Update+0x118>)
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	4613      	mov	r3, r2
 80013f4:	009b      	lsls	r3, r3, #2
 80013f6:	4413      	add	r3, r2
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	3304      	adds	r3, #4
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d122      	bne.n	800144a <SCH_Update+0x106>
                    SCH_tasks_G[current_task_id].RunMe += 1;
 8001404:	4915      	ldr	r1, [pc, #84]	@ (800145c <SCH_Update+0x118>)
 8001406:	687a      	ldr	r2, [r7, #4]
 8001408:	4613      	mov	r3, r2
 800140a:	009b      	lsls	r3, r3, #2
 800140c:	4413      	add	r3, r2
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	440b      	add	r3, r1
 8001412:	330c      	adds	r3, #12
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	3301      	adds	r3, #1
 8001418:	b2d8      	uxtb	r0, r3
 800141a:	4910      	ldr	r1, [pc, #64]	@ (800145c <SCH_Update+0x118>)
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	4613      	mov	r3, r2
 8001420:	009b      	lsls	r3, r3, #2
 8001422:	4413      	add	r3, r2
 8001424:	009b      	lsls	r3, r3, #2
 8001426:	440b      	add	r3, r1
 8001428:	330c      	adds	r3, #12
 800142a:	4602      	mov	r2, r0
 800142c:	701a      	strb	r2, [r3, #0]
                    current_task_id = SCH_tasks_G[current_task_id].TaskID;
 800142e:	490b      	ldr	r1, [pc, #44]	@ (800145c <SCH_Update+0x118>)
 8001430:	687a      	ldr	r2, [r7, #4]
 8001432:	4613      	mov	r3, r2
 8001434:	009b      	lsls	r3, r3, #2
 8001436:	4413      	add	r3, r2
 8001438:	009b      	lsls	r3, r3, #2
 800143a:	440b      	add	r3, r1
 800143c:	3310      	adds	r3, #16
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	607b      	str	r3, [r7, #4]
            while (current_task_id != NO_TASK_ID) {
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2bff      	cmp	r3, #255	@ 0xff
 8001446:	d1d2      	bne.n	80013ee <SCH_Update+0xaa>
                    break;
                }
            }
        }
    }
}
 8001448:	e000      	b.n	800144c <SCH_Update+0x108>
                    break;
 800144a:	bf00      	nop
}
 800144c:	bf00      	nop
 800144e:	370c      	adds	r7, #12
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	20000040 	.word	0x20000040
 800145c:	200000ec 	.word	0x200000ec

08001460 <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void) {
 8001460:	b5b0      	push	{r4, r5, r7, lr}
 8001462:	b086      	sub	sp, #24
 8001464:	af00      	add	r7, sp, #0
    if (Head_Index != NO_TASK_ID) {
 8001466:	4b36      	ldr	r3, [pc, #216]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	2bff      	cmp	r3, #255	@ 0xff
 800146c:	d064      	beq.n	8001538 <SCH_Dispatch_Tasks+0xd8>
        if (SCH_tasks_G[Head_Index].RunMe > 0) {
 800146e:	4b34      	ldr	r3, [pc, #208]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	4934      	ldr	r1, [pc, #208]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 8001474:	4613      	mov	r3, r2
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	009b      	lsls	r3, r3, #2
 800147c:	440b      	add	r3, r1
 800147e:	330c      	adds	r3, #12
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d058      	beq.n	8001538 <SCH_Dispatch_Tasks+0xd8>

            // 1. Thc thi tc v
            (*SCH_tasks_G[Head_Index].pTask)();
 8001486:	4b2e      	ldr	r3, [pc, #184]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	492e      	ldr	r1, [pc, #184]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 800148c:	4613      	mov	r3, r2
 800148e:	009b      	lsls	r3, r3, #2
 8001490:	4413      	add	r3, r2
 8001492:	009b      	lsls	r3, r3, #2
 8001494:	440b      	add	r3, r1
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4798      	blx	r3
            SCH_tasks_G[Head_Index].RunMe -= 1;
 800149a:	4b29      	ldr	r3, [pc, #164]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	4929      	ldr	r1, [pc, #164]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 80014a0:	4613      	mov	r3, r2
 80014a2:	009b      	lsls	r3, r3, #2
 80014a4:	4413      	add	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	440b      	add	r3, r1
 80014aa:	330c      	adds	r3, #12
 80014ac:	781b      	ldrb	r3, [r3, #0]
 80014ae:	4a24      	ldr	r2, [pc, #144]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 80014b0:	6812      	ldr	r2, [r2, #0]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	b2d8      	uxtb	r0, r3
 80014b6:	4923      	ldr	r1, [pc, #140]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 80014b8:	4613      	mov	r3, r2
 80014ba:	009b      	lsls	r3, r3, #2
 80014bc:	4413      	add	r3, r2
 80014be:	009b      	lsls	r3, r3, #2
 80014c0:	440b      	add	r3, r1
 80014c2:	330c      	adds	r3, #12
 80014c4:	4602      	mov	r2, r0
 80014c6:	701a      	strb	r2, [r3, #0]

            // 2. Lu thng tin  np li
            sTasks tempTask = SCH_tasks_G[Head_Index];
 80014c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	491d      	ldr	r1, [pc, #116]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 80014ce:	4613      	mov	r3, r2
 80014d0:	009b      	lsls	r3, r3, #2
 80014d2:	4413      	add	r3, r2
 80014d4:	009b      	lsls	r3, r3, #2
 80014d6:	440b      	add	r3, r1
 80014d8:	463c      	mov	r4, r7
 80014da:	461d      	mov	r5, r3
 80014dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014e0:	682b      	ldr	r3, [r5, #0]
 80014e2:	6023      	str	r3, [r4, #0]
            uint8_t oldHead = Head_Index;
 80014e4:	4b16      	ldr	r3, [pc, #88]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	75fb      	strb	r3, [r7, #23]

            // 3. Xa khi u danh sch
            Head_Index = SCH_tasks_G[Head_Index].TaskID;
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	4915      	ldr	r1, [pc, #84]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 80014f0:	4613      	mov	r3, r2
 80014f2:	009b      	lsls	r3, r3, #2
 80014f4:	4413      	add	r3, r2
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	440b      	add	r3, r1
 80014fa:	3310      	adds	r3, #16
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a10      	ldr	r2, [pc, #64]	@ (8001540 <SCH_Dispatch_Tasks+0xe0>)
 8001500:	6013      	str	r3, [r2, #0]
            SCH_tasks_G[oldHead].pTask = 0; // Gii phng  nh
 8001502:	7dfa      	ldrb	r2, [r7, #23]
 8001504:	490f      	ldr	r1, [pc, #60]	@ (8001544 <SCH_Dispatch_Tasks+0xe4>)
 8001506:	4613      	mov	r3, r2
 8001508:	009b      	lsls	r3, r3, #2
 800150a:	4413      	add	r3, r2
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	440b      	add	r3, r1
 8001510:	2200      	movs	r2, #0
 8001512:	601a      	str	r2, [r3, #0]

            // 4. Np li (QUAN TRNG: PHI NHN NGC LI THNH MS)
            if (tempTask.Period > 0) {
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d00e      	beq.n	8001538 <SCH_Dispatch_Tasks+0xd8>
                // V hm SCH_Add_Task nhn u vo l MS v s chia cho 10
                // Nn ta phi nhn Period (ang l Tick) vi 10  b tr.
                // Delay cho ln sau chnh l Period ca n.
                SCH_Add_Task(tempTask.pTask,
 800151a:	6838      	ldr	r0, [r7, #0]
                             tempTask.Period * SCH_TICK_MS,
 800151c:	68ba      	ldr	r2, [r7, #8]
                SCH_Add_Task(tempTask.pTask,
 800151e:	4613      	mov	r3, r2
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	005b      	lsls	r3, r3, #1
 8001526:	4619      	mov	r1, r3
                             tempTask.Period * SCH_TICK_MS);
 8001528:	68ba      	ldr	r2, [r7, #8]
                SCH_Add_Task(tempTask.pTask,
 800152a:	4613      	mov	r3, r2
 800152c:	009b      	lsls	r3, r3, #2
 800152e:	4413      	add	r3, r2
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	461a      	mov	r2, r3
 8001534:	f7ff fdfe 	bl	8001134 <SCH_Add_Task>
            }
        }
    }
}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bdb0      	pop	{r4, r5, r7, pc}
 8001540:	20000040 	.word	0x20000040
 8001544:	200000ec 	.word	0x200000ec

08001548 <setTimer>:
#define N0_OF_TIMER 5

int timer_counter[N0_OF_TIMER];
int timer_flag[N0_OF_TIMER];

void setTimer(int index, int counter){
 8001548:	b480      	push	{r7}
 800154a:	b083      	sub	sp, #12
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
 8001550:	6039      	str	r1, [r7, #0]
	timer_counter[index] = counter / TICK;
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	4a09      	ldr	r2, [pc, #36]	@ (800157c <setTimer+0x34>)
 8001556:	fb82 1203 	smull	r1, r2, r2, r3
 800155a:	1092      	asrs	r2, r2, #2
 800155c:	17db      	asrs	r3, r3, #31
 800155e:	1ad2      	subs	r2, r2, r3
 8001560:	4907      	ldr	r1, [pc, #28]	@ (8001580 <setTimer+0x38>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001568:	4a06      	ldr	r2, [pc, #24]	@ (8001584 <setTimer+0x3c>)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2100      	movs	r1, #0
 800156e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001572:	bf00      	nop
 8001574:	370c      	adds	r7, #12
 8001576:	46bd      	mov	sp, r7
 8001578:	bc80      	pop	{r7}
 800157a:	4770      	bx	lr
 800157c:	66666667 	.word	0x66666667
 8001580:	2000040c 	.word	0x2000040c
 8001584:	20000420 	.word	0x20000420

08001588 <timerRun>:
void clearTimer(int index){
	timer_counter[index] = 0;
	timer_flag[index] = 0;
}

void timerRun(){
 8001588:	b480      	push	{r7}
 800158a:	b083      	sub	sp, #12
 800158c:	af00      	add	r7, sp, #0
	for (int i = 0; i < N0_OF_TIMER; i++){
 800158e:	2300      	movs	r3, #0
 8001590:	607b      	str	r3, [r7, #4]
 8001592:	e01c      	b.n	80015ce <timerRun+0x46>
		if (timer_counter[i] > 0){
 8001594:	4a12      	ldr	r2, [pc, #72]	@ (80015e0 <timerRun+0x58>)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800159c:	2b00      	cmp	r3, #0
 800159e:	dd13      	ble.n	80015c8 <timerRun+0x40>
			timer_counter[i]--;
 80015a0:	4a0f      	ldr	r2, [pc, #60]	@ (80015e0 <timerRun+0x58>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015a8:	1e5a      	subs	r2, r3, #1
 80015aa:	490d      	ldr	r1, [pc, #52]	@ (80015e0 <timerRun+0x58>)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if(timer_counter[i] <= 0){
 80015b2:	4a0b      	ldr	r2, [pc, #44]	@ (80015e0 <timerRun+0x58>)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	dc04      	bgt.n	80015c8 <timerRun+0x40>
				timer_flag[i] = 1;
 80015be:	4a09      	ldr	r2, [pc, #36]	@ (80015e4 <timerRun+0x5c>)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	2101      	movs	r1, #1
 80015c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < N0_OF_TIMER; i++){
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	3301      	adds	r3, #1
 80015cc:	607b      	str	r3, [r7, #4]
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	2b04      	cmp	r3, #4
 80015d2:	dddf      	ble.n	8001594 <timerRun+0xc>
			}
		}
	}
}
 80015d4:	bf00      	nop
 80015d6:	bf00      	nop
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	bc80      	pop	{r7}
 80015de:	4770      	bx	lr
 80015e0:	2000040c 	.word	0x2000040c
 80015e4:	20000420 	.word	0x20000420

080015e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	b085      	sub	sp, #20
 80015ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80015ee:	4b15      	ldr	r3, [pc, #84]	@ (8001644 <HAL_MspInit+0x5c>)
 80015f0:	699b      	ldr	r3, [r3, #24]
 80015f2:	4a14      	ldr	r2, [pc, #80]	@ (8001644 <HAL_MspInit+0x5c>)
 80015f4:	f043 0301 	orr.w	r3, r3, #1
 80015f8:	6193      	str	r3, [r2, #24]
 80015fa:	4b12      	ldr	r3, [pc, #72]	@ (8001644 <HAL_MspInit+0x5c>)
 80015fc:	699b      	ldr	r3, [r3, #24]
 80015fe:	f003 0301 	and.w	r3, r3, #1
 8001602:	60bb      	str	r3, [r7, #8]
 8001604:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001606:	4b0f      	ldr	r3, [pc, #60]	@ (8001644 <HAL_MspInit+0x5c>)
 8001608:	69db      	ldr	r3, [r3, #28]
 800160a:	4a0e      	ldr	r2, [pc, #56]	@ (8001644 <HAL_MspInit+0x5c>)
 800160c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001610:	61d3      	str	r3, [r2, #28]
 8001612:	4b0c      	ldr	r3, [pc, #48]	@ (8001644 <HAL_MspInit+0x5c>)
 8001614:	69db      	ldr	r3, [r3, #28]
 8001616:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800161a:	607b      	str	r3, [r7, #4]
 800161c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800161e:	4b0a      	ldr	r3, [pc, #40]	@ (8001648 <HAL_MspInit+0x60>)
 8001620:	685b      	ldr	r3, [r3, #4]
 8001622:	60fb      	str	r3, [r7, #12]
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800162a:	60fb      	str	r3, [r7, #12]
 800162c:	68fb      	ldr	r3, [r7, #12]
 800162e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001632:	60fb      	str	r3, [r7, #12]
 8001634:	4a04      	ldr	r2, [pc, #16]	@ (8001648 <HAL_MspInit+0x60>)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800163a:	bf00      	nop
 800163c:	3714      	adds	r7, #20
 800163e:	46bd      	mov	sp, r7
 8001640:	bc80      	pop	{r7}
 8001642:	4770      	bx	lr
 8001644:	40021000 	.word	0x40021000
 8001648:	40010000 	.word	0x40010000

0800164c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b084      	sub	sp, #16
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800165c:	d113      	bne.n	8001686 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800165e:	4b0c      	ldr	r3, [pc, #48]	@ (8001690 <HAL_TIM_Base_MspInit+0x44>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a0b      	ldr	r2, [pc, #44]	@ (8001690 <HAL_TIM_Base_MspInit+0x44>)
 8001664:	f043 0301 	orr.w	r3, r3, #1
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b09      	ldr	r3, [pc, #36]	@ (8001690 <HAL_TIM_Base_MspInit+0x44>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f003 0301 	and.w	r3, r3, #1
 8001672:	60fb      	str	r3, [r7, #12]
 8001674:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2100      	movs	r1, #0
 800167a:	201c      	movs	r0, #28
 800167c:	f000 fadd 	bl	8001c3a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001680:	201c      	movs	r0, #28
 8001682:	f000 faf6 	bl	8001c72 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001686:	bf00      	nop
 8001688:	3710      	adds	r7, #16
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
 800168e:	bf00      	nop
 8001690:	40021000 	.word	0x40021000

08001694 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001698:	bf00      	nop
 800169a:	e7fd      	b.n	8001698 <NMI_Handler+0x4>

0800169c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800169c:	b480      	push	{r7}
 800169e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016a0:	bf00      	nop
 80016a2:	e7fd      	b.n	80016a0 <HardFault_Handler+0x4>

080016a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016a4:	b480      	push	{r7}
 80016a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016a8:	bf00      	nop
 80016aa:	e7fd      	b.n	80016a8 <MemManage_Handler+0x4>

080016ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016ac:	b480      	push	{r7}
 80016ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016b0:	bf00      	nop
 80016b2:	e7fd      	b.n	80016b0 <BusFault_Handler+0x4>

080016b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <UsageFault_Handler+0x4>

080016bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016c0:	bf00      	nop
 80016c2:	46bd      	mov	sp, r7
 80016c4:	bc80      	pop	{r7}
 80016c6:	4770      	bx	lr

080016c8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016cc:	bf00      	nop
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bc80      	pop	{r7}
 80016d2:	4770      	bx	lr

080016d4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d8:	bf00      	nop
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e4:	f000 f9b6 	bl	8001a54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80016e8:	bf00      	nop
 80016ea:	bd80      	pop	{r7, pc}

080016ec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80016f0:	4802      	ldr	r0, [pc, #8]	@ (80016fc <TIM2_IRQHandler+0x10>)
 80016f2:	f001 f917 	bl	8002924 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200000a4 	.word	0x200000a4

08001700 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001704:	bf00      	nop
 8001706:	46bd      	mov	sp, r7
 8001708:	bc80      	pop	{r7}
 800170a:	4770      	bx	lr

0800170c <RED_1>:
 *      Author: User
 */

#include "traffic_light.h"

void RED_1(){
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8001710:	2200      	movs	r2, #0
 8001712:	2101      	movs	r1, #1
 8001714:	4807      	ldr	r0, [pc, #28]	@ (8001734 <RED_1+0x28>)
 8001716:	f000 fc5a 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800171a:	2201      	movs	r2, #1
 800171c:	2102      	movs	r1, #2
 800171e:	4805      	ldr	r0, [pc, #20]	@ (8001734 <RED_1+0x28>)
 8001720:	f000 fc55 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001724:	2201      	movs	r2, #1
 8001726:	2104      	movs	r1, #4
 8001728:	4802      	ldr	r0, [pc, #8]	@ (8001734 <RED_1+0x28>)
 800172a:	f000 fc50 	bl	8001fce <HAL_GPIO_WritePin>
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	40010800 	.word	0x40010800

08001738 <GREEN_1>:

void GREEN_1(){
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 800173c:	2201      	movs	r2, #1
 800173e:	2101      	movs	r1, #1
 8001740:	4807      	ldr	r0, [pc, #28]	@ (8001760 <GREEN_1+0x28>)
 8001742:	f000 fc44 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8001746:	2200      	movs	r2, #0
 8001748:	2102      	movs	r1, #2
 800174a:	4805      	ldr	r0, [pc, #20]	@ (8001760 <GREEN_1+0x28>)
 800174c:	f000 fc3f 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001750:	2201      	movs	r2, #1
 8001752:	2104      	movs	r1, #4
 8001754:	4802      	ldr	r0, [pc, #8]	@ (8001760 <GREEN_1+0x28>)
 8001756:	f000 fc3a 	bl	8001fce <HAL_GPIO_WritePin>
}
 800175a:	bf00      	nop
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40010800 	.word	0x40010800

08001764 <YELLOW_1>:

void YELLOW_1(){
 8001764:	b580      	push	{r7, lr}
 8001766:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001768:	2201      	movs	r2, #1
 800176a:	2101      	movs	r1, #1
 800176c:	4807      	ldr	r0, [pc, #28]	@ (800178c <YELLOW_1+0x28>)
 800176e:	f000 fc2e 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001772:	2201      	movs	r2, #1
 8001774:	2102      	movs	r1, #2
 8001776:	4805      	ldr	r0, [pc, #20]	@ (800178c <YELLOW_1+0x28>)
 8001778:	f000 fc29 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 800177c:	2200      	movs	r2, #0
 800177e:	2104      	movs	r1, #4
 8001780:	4802      	ldr	r0, [pc, #8]	@ (800178c <YELLOW_1+0x28>)
 8001782:	f000 fc24 	bl	8001fce <HAL_GPIO_WritePin>
}
 8001786:	bf00      	nop
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	40010800 	.word	0x40010800

08001790 <RED_2>:

void RED_2(){
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8001794:	2200      	movs	r2, #0
 8001796:	2108      	movs	r1, #8
 8001798:	4807      	ldr	r0, [pc, #28]	@ (80017b8 <RED_2+0x28>)
 800179a:	f000 fc18 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 800179e:	2201      	movs	r2, #1
 80017a0:	2110      	movs	r1, #16
 80017a2:	4805      	ldr	r0, [pc, #20]	@ (80017b8 <RED_2+0x28>)
 80017a4:	f000 fc13 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80017a8:	2201      	movs	r2, #1
 80017aa:	2120      	movs	r1, #32
 80017ac:	4802      	ldr	r0, [pc, #8]	@ (80017b8 <RED_2+0x28>)
 80017ae:	f000 fc0e 	bl	8001fce <HAL_GPIO_WritePin>
}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	40010800 	.word	0x40010800

080017bc <GREEN_2>:

void GREEN_2(){
 80017bc:	b580      	push	{r7, lr}
 80017be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2108      	movs	r1, #8
 80017c4:	4807      	ldr	r0, [pc, #28]	@ (80017e4 <GREEN_2+0x28>)
 80017c6:	f000 fc02 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2110      	movs	r1, #16
 80017ce:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <GREEN_2+0x28>)
 80017d0:	f000 fbfd 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80017d4:	2201      	movs	r2, #1
 80017d6:	2120      	movs	r1, #32
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <GREEN_2+0x28>)
 80017da:	f000 fbf8 	bl	8001fce <HAL_GPIO_WritePin>
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40010800 	.word	0x40010800

080017e8 <YELLOW_2>:

void YELLOW_2(){
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80017ec:	2201      	movs	r2, #1
 80017ee:	2108      	movs	r1, #8
 80017f0:	4807      	ldr	r0, [pc, #28]	@ (8001810 <YELLOW_2+0x28>)
 80017f2:	f000 fbec 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80017f6:	2201      	movs	r2, #1
 80017f8:	2110      	movs	r1, #16
 80017fa:	4805      	ldr	r0, [pc, #20]	@ (8001810 <YELLOW_2+0x28>)
 80017fc:	f000 fbe7 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8001800:	2200      	movs	r2, #0
 8001802:	2120      	movs	r1, #32
 8001804:	4802      	ldr	r0, [pc, #8]	@ (8001810 <YELLOW_2+0x28>)
 8001806:	f000 fbe2 	bl	8001fce <HAL_GPIO_WritePin>
}
 800180a:	bf00      	nop
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40010800 	.word	0x40010800

08001814 <blink_RED_1>:

//Blink
void blink_RED_1(){
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
	if(timer_flag[3]==1){
 8001818:	4b0b      	ldr	r3, [pc, #44]	@ (8001848 <blink_RED_1+0x34>)
 800181a:	68db      	ldr	r3, [r3, #12]
 800181c:	2b01      	cmp	r3, #1
 800181e:	d107      	bne.n	8001830 <blink_RED_1+0x1c>
	HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 8001820:	2101      	movs	r1, #1
 8001822:	480a      	ldr	r0, [pc, #40]	@ (800184c <blink_RED_1+0x38>)
 8001824:	f000 fbeb 	bl	8001ffe <HAL_GPIO_TogglePin>
	setTimer(3, 250);
 8001828:	21fa      	movs	r1, #250	@ 0xfa
 800182a:	2003      	movs	r0, #3
 800182c:	f7ff fe8c 	bl	8001548 <setTimer>
	}
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8001830:	2201      	movs	r2, #1
 8001832:	2102      	movs	r1, #2
 8001834:	4805      	ldr	r0, [pc, #20]	@ (800184c <blink_RED_1+0x38>)
 8001836:	f000 fbca 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 800183a:	2201      	movs	r2, #1
 800183c:	2104      	movs	r1, #4
 800183e:	4803      	ldr	r0, [pc, #12]	@ (800184c <blink_RED_1+0x38>)
 8001840:	f000 fbc5 	bl	8001fce <HAL_GPIO_WritePin>
}
 8001844:	bf00      	nop
 8001846:	bd80      	pop	{r7, pc}
 8001848:	20000420 	.word	0x20000420
 800184c:	40010800 	.word	0x40010800

08001850 <blink_GREEN_1>:

void blink_GREEN_1(){
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001854:	2201      	movs	r2, #1
 8001856:	2101      	movs	r1, #1
 8001858:	480a      	ldr	r0, [pc, #40]	@ (8001884 <blink_GREEN_1+0x34>)
 800185a:	f000 fbb8 	bl	8001fce <HAL_GPIO_WritePin>
	if(timer_flag[3]==1){
 800185e:	4b0a      	ldr	r3, [pc, #40]	@ (8001888 <blink_GREEN_1+0x38>)
 8001860:	68db      	ldr	r3, [r3, #12]
 8001862:	2b01      	cmp	r3, #1
 8001864:	d107      	bne.n	8001876 <blink_GREEN_1+0x26>
	HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 8001866:	2102      	movs	r1, #2
 8001868:	4806      	ldr	r0, [pc, #24]	@ (8001884 <blink_GREEN_1+0x34>)
 800186a:	f000 fbc8 	bl	8001ffe <HAL_GPIO_TogglePin>
	setTimer(3, 250);
 800186e:	21fa      	movs	r1, #250	@ 0xfa
 8001870:	2003      	movs	r0, #3
 8001872:	f7ff fe69 	bl	8001548 <setTimer>
	}
	HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8001876:	2201      	movs	r2, #1
 8001878:	2104      	movs	r1, #4
 800187a:	4802      	ldr	r0, [pc, #8]	@ (8001884 <blink_GREEN_1+0x34>)
 800187c:	f000 fba7 	bl	8001fce <HAL_GPIO_WritePin>
}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	40010800 	.word	0x40010800
 8001888:	20000420 	.word	0x20000420

0800188c <blink_YELLOW_1>:

void blink_YELLOW_1(){
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8001890:	2201      	movs	r2, #1
 8001892:	2101      	movs	r1, #1
 8001894:	480a      	ldr	r0, [pc, #40]	@ (80018c0 <blink_YELLOW_1+0x34>)
 8001896:	f000 fb9a 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800189a:	2201      	movs	r2, #1
 800189c:	2102      	movs	r1, #2
 800189e:	4808      	ldr	r0, [pc, #32]	@ (80018c0 <blink_YELLOW_1+0x34>)
 80018a0:	f000 fb95 	bl	8001fce <HAL_GPIO_WritePin>
	if(timer_flag[3]==1){
 80018a4:	4b07      	ldr	r3, [pc, #28]	@ (80018c4 <blink_YELLOW_1+0x38>)
 80018a6:	68db      	ldr	r3, [r3, #12]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d107      	bne.n	80018bc <blink_YELLOW_1+0x30>
	HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 80018ac:	2104      	movs	r1, #4
 80018ae:	4804      	ldr	r0, [pc, #16]	@ (80018c0 <blink_YELLOW_1+0x34>)
 80018b0:	f000 fba5 	bl	8001ffe <HAL_GPIO_TogglePin>
	setTimer(3, 250);
 80018b4:	21fa      	movs	r1, #250	@ 0xfa
 80018b6:	2003      	movs	r0, #3
 80018b8:	f7ff fe46 	bl	8001548 <setTimer>
	}
}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	40010800 	.word	0x40010800
 80018c4:	20000420 	.word	0x20000420

080018c8 <blink_RED_2>:

void blink_RED_2(){
 80018c8:	b580      	push	{r7, lr}
 80018ca:	af00      	add	r7, sp, #0
	if(timer_flag[4]==1){
 80018cc:	4b0b      	ldr	r3, [pc, #44]	@ (80018fc <blink_RED_2+0x34>)
 80018ce:	691b      	ldr	r3, [r3, #16]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d107      	bne.n	80018e4 <blink_RED_2+0x1c>
	HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 80018d4:	2108      	movs	r1, #8
 80018d6:	480a      	ldr	r0, [pc, #40]	@ (8001900 <blink_RED_2+0x38>)
 80018d8:	f000 fb91 	bl	8001ffe <HAL_GPIO_TogglePin>
	setTimer(4, 250);
 80018dc:	21fa      	movs	r1, #250	@ 0xfa
 80018de:	2004      	movs	r0, #4
 80018e0:	f7ff fe32 	bl	8001548 <setTimer>
	}
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80018e4:	2201      	movs	r2, #1
 80018e6:	2110      	movs	r1, #16
 80018e8:	4805      	ldr	r0, [pc, #20]	@ (8001900 <blink_RED_2+0x38>)
 80018ea:	f000 fb70 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80018ee:	2201      	movs	r2, #1
 80018f0:	2120      	movs	r1, #32
 80018f2:	4803      	ldr	r0, [pc, #12]	@ (8001900 <blink_RED_2+0x38>)
 80018f4:	f000 fb6b 	bl	8001fce <HAL_GPIO_WritePin>
}
 80018f8:	bf00      	nop
 80018fa:	bd80      	pop	{r7, pc}
 80018fc:	20000420 	.word	0x20000420
 8001900:	40010800 	.word	0x40010800

08001904 <blink_GREEN_2>:

void blink_GREEN_2(){
 8001904:	b580      	push	{r7, lr}
 8001906:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8001908:	2201      	movs	r2, #1
 800190a:	2108      	movs	r1, #8
 800190c:	480a      	ldr	r0, [pc, #40]	@ (8001938 <blink_GREEN_2+0x34>)
 800190e:	f000 fb5e 	bl	8001fce <HAL_GPIO_WritePin>
	if(timer_flag[4]==1){
 8001912:	4b0a      	ldr	r3, [pc, #40]	@ (800193c <blink_GREEN_2+0x38>)
 8001914:	691b      	ldr	r3, [r3, #16]
 8001916:	2b01      	cmp	r3, #1
 8001918:	d107      	bne.n	800192a <blink_GREEN_2+0x26>
	HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 800191a:	2110      	movs	r1, #16
 800191c:	4806      	ldr	r0, [pc, #24]	@ (8001938 <blink_GREEN_2+0x34>)
 800191e:	f000 fb6e 	bl	8001ffe <HAL_GPIO_TogglePin>
	setTimer(4, 250);
 8001922:	21fa      	movs	r1, #250	@ 0xfa
 8001924:	2004      	movs	r0, #4
 8001926:	f7ff fe0f 	bl	8001548 <setTimer>
	}
	HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 800192a:	2201      	movs	r2, #1
 800192c:	2120      	movs	r1, #32
 800192e:	4802      	ldr	r0, [pc, #8]	@ (8001938 <blink_GREEN_2+0x34>)
 8001930:	f000 fb4d 	bl	8001fce <HAL_GPIO_WritePin>
}
 8001934:	bf00      	nop
 8001936:	bd80      	pop	{r7, pc}
 8001938:	40010800 	.word	0x40010800
 800193c:	20000420 	.word	0x20000420

08001940 <blink_YELLOW_2>:

void blink_YELLOW_2(){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8001944:	2201      	movs	r2, #1
 8001946:	2108      	movs	r1, #8
 8001948:	480a      	ldr	r0, [pc, #40]	@ (8001974 <blink_YELLOW_2+0x34>)
 800194a:	f000 fb40 	bl	8001fce <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 800194e:	2201      	movs	r2, #1
 8001950:	2110      	movs	r1, #16
 8001952:	4808      	ldr	r0, [pc, #32]	@ (8001974 <blink_YELLOW_2+0x34>)
 8001954:	f000 fb3b 	bl	8001fce <HAL_GPIO_WritePin>
	if(timer_flag[4]==1){
 8001958:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <blink_YELLOW_2+0x38>)
 800195a:	691b      	ldr	r3, [r3, #16]
 800195c:	2b01      	cmp	r3, #1
 800195e:	d107      	bne.n	8001970 <blink_YELLOW_2+0x30>
	HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 8001960:	2120      	movs	r1, #32
 8001962:	4804      	ldr	r0, [pc, #16]	@ (8001974 <blink_YELLOW_2+0x34>)
 8001964:	f000 fb4b 	bl	8001ffe <HAL_GPIO_TogglePin>
	setTimer(4, 250);
 8001968:	21fa      	movs	r1, #250	@ 0xfa
 800196a:	2004      	movs	r0, #4
 800196c:	f7ff fdec 	bl	8001548 <setTimer>
	}
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}
 8001974:	40010800 	.word	0x40010800
 8001978:	20000420 	.word	0x20000420

0800197c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800197c:	f7ff fec0 	bl	8001700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001980:	480b      	ldr	r0, [pc, #44]	@ (80019b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001982:	490c      	ldr	r1, [pc, #48]	@ (80019b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001984:	4a0c      	ldr	r2, [pc, #48]	@ (80019b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001988:	e002      	b.n	8001990 <LoopCopyDataInit>

0800198a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800198a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800198c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800198e:	3304      	adds	r3, #4

08001990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001994:	d3f9      	bcc.n	800198a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001996:	4a09      	ldr	r2, [pc, #36]	@ (80019bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001998:	4c09      	ldr	r4, [pc, #36]	@ (80019c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800199a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800199c:	e001      	b.n	80019a2 <LoopFillZerobss>

0800199e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800199e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019a0:	3204      	adds	r2, #4

080019a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019a4:	d3fb      	bcc.n	800199e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80019a6:	f001 fb05 	bl	8002fb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019aa:	f7ff fa2d 	bl	8000e08 <main>
  bx lr
 80019ae:	4770      	bx	lr
  ldr r0, =_sdata
 80019b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019b4:	20000050 	.word	0x20000050
  ldr r2, =_sidata
 80019b8:	08003040 	.word	0x08003040
  ldr r2, =_sbss
 80019bc:	20000050 	.word	0x20000050
  ldr r4, =_ebss
 80019c0:	20000438 	.word	0x20000438

080019c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80019c4:	e7fe      	b.n	80019c4 <ADC1_2_IRQHandler>
	...

080019c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019cc:	4b08      	ldr	r3, [pc, #32]	@ (80019f0 <HAL_Init+0x28>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	4a07      	ldr	r2, [pc, #28]	@ (80019f0 <HAL_Init+0x28>)
 80019d2:	f043 0310 	orr.w	r3, r3, #16
 80019d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019d8:	2003      	movs	r0, #3
 80019da:	f000 f923 	bl	8001c24 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019de:	200f      	movs	r0, #15
 80019e0:	f000 f808 	bl	80019f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019e4:	f7ff fe00 	bl	80015e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019e8:	2300      	movs	r3, #0
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	bd80      	pop	{r7, pc}
 80019ee:	bf00      	nop
 80019f0:	40022000 	.word	0x40022000

080019f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019fc:	4b12      	ldr	r3, [pc, #72]	@ (8001a48 <HAL_InitTick+0x54>)
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	4b12      	ldr	r3, [pc, #72]	@ (8001a4c <HAL_InitTick+0x58>)
 8001a02:	781b      	ldrb	r3, [r3, #0]
 8001a04:	4619      	mov	r1, r3
 8001a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a12:	4618      	mov	r0, r3
 8001a14:	f000 f93b 	bl	8001c8e <HAL_SYSTICK_Config>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a1e:	2301      	movs	r3, #1
 8001a20:	e00e      	b.n	8001a40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	2b0f      	cmp	r3, #15
 8001a26:	d80a      	bhi.n	8001a3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a28:	2200      	movs	r2, #0
 8001a2a:	6879      	ldr	r1, [r7, #4]
 8001a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001a30:	f000 f903 	bl	8001c3a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a34:	4a06      	ldr	r2, [pc, #24]	@ (8001a50 <HAL_InitTick+0x5c>)
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	e000      	b.n	8001a40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a3e:	2301      	movs	r3, #1
}
 8001a40:	4618      	mov	r0, r3
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	20000044 	.word	0x20000044
 8001a4c:	2000004c 	.word	0x2000004c
 8001a50:	20000048 	.word	0x20000048

08001a54 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a58:	4b05      	ldr	r3, [pc, #20]	@ (8001a70 <HAL_IncTick+0x1c>)
 8001a5a:	781b      	ldrb	r3, [r3, #0]
 8001a5c:	461a      	mov	r2, r3
 8001a5e:	4b05      	ldr	r3, [pc, #20]	@ (8001a74 <HAL_IncTick+0x20>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	4413      	add	r3, r2
 8001a64:	4a03      	ldr	r2, [pc, #12]	@ (8001a74 <HAL_IncTick+0x20>)
 8001a66:	6013      	str	r3, [r2, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr
 8001a70:	2000004c 	.word	0x2000004c
 8001a74:	20000434 	.word	0x20000434

08001a78 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  return uwTick;
 8001a7c:	4b02      	ldr	r3, [pc, #8]	@ (8001a88 <HAL_GetTick+0x10>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
}
 8001a80:	4618      	mov	r0, r3
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bc80      	pop	{r7}
 8001a86:	4770      	bx	lr
 8001a88:	20000434 	.word	0x20000434

08001a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b085      	sub	sp, #20
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	f003 0307 	and.w	r3, r3, #7
 8001a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a9c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aa2:	68ba      	ldr	r2, [r7, #8]
 8001aa4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ab0:	68bb      	ldr	r3, [r7, #8]
 8001ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ab4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ab8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001abe:	4a04      	ldr	r2, [pc, #16]	@ (8001ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	60d3      	str	r3, [r2, #12]
}
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bc80      	pop	{r7}
 8001acc:	4770      	bx	lr
 8001ace:	bf00      	nop
 8001ad0:	e000ed00 	.word	0xe000ed00

08001ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ad8:	4b04      	ldr	r3, [pc, #16]	@ (8001aec <__NVIC_GetPriorityGrouping+0x18>)
 8001ada:	68db      	ldr	r3, [r3, #12]
 8001adc:	0a1b      	lsrs	r3, r3, #8
 8001ade:	f003 0307 	and.w	r3, r3, #7
}
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b083      	sub	sp, #12
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	4603      	mov	r3, r0
 8001af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	db0b      	blt.n	8001b1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b02:	79fb      	ldrb	r3, [r7, #7]
 8001b04:	f003 021f 	and.w	r2, r3, #31
 8001b08:	4906      	ldr	r1, [pc, #24]	@ (8001b24 <__NVIC_EnableIRQ+0x34>)
 8001b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0e:	095b      	lsrs	r3, r3, #5
 8001b10:	2001      	movs	r0, #1
 8001b12:	fa00 f202 	lsl.w	r2, r0, r2
 8001b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b1a:	bf00      	nop
 8001b1c:	370c      	adds	r7, #12
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bc80      	pop	{r7}
 8001b22:	4770      	bx	lr
 8001b24:	e000e100 	.word	0xe000e100

08001b28 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	4603      	mov	r3, r0
 8001b30:	6039      	str	r1, [r7, #0]
 8001b32:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	db0a      	blt.n	8001b52 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	b2da      	uxtb	r2, r3
 8001b40:	490c      	ldr	r1, [pc, #48]	@ (8001b74 <__NVIC_SetPriority+0x4c>)
 8001b42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b46:	0112      	lsls	r2, r2, #4
 8001b48:	b2d2      	uxtb	r2, r2
 8001b4a:	440b      	add	r3, r1
 8001b4c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b50:	e00a      	b.n	8001b68 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	b2da      	uxtb	r2, r3
 8001b56:	4908      	ldr	r1, [pc, #32]	@ (8001b78 <__NVIC_SetPriority+0x50>)
 8001b58:	79fb      	ldrb	r3, [r7, #7]
 8001b5a:	f003 030f 	and.w	r3, r3, #15
 8001b5e:	3b04      	subs	r3, #4
 8001b60:	0112      	lsls	r2, r2, #4
 8001b62:	b2d2      	uxtb	r2, r2
 8001b64:	440b      	add	r3, r1
 8001b66:	761a      	strb	r2, [r3, #24]
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	e000e100 	.word	0xe000e100
 8001b78:	e000ed00 	.word	0xe000ed00

08001b7c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b089      	sub	sp, #36	@ 0x24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	f1c3 0307 	rsb	r3, r3, #7
 8001b96:	2b04      	cmp	r3, #4
 8001b98:	bf28      	it	cs
 8001b9a:	2304      	movcs	r3, #4
 8001b9c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	2b06      	cmp	r3, #6
 8001ba4:	d902      	bls.n	8001bac <NVIC_EncodePriority+0x30>
 8001ba6:	69fb      	ldr	r3, [r7, #28]
 8001ba8:	3b03      	subs	r3, #3
 8001baa:	e000      	b.n	8001bae <NVIC_EncodePriority+0x32>
 8001bac:	2300      	movs	r3, #0
 8001bae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8001bb4:	69bb      	ldr	r3, [r7, #24]
 8001bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bba:	43da      	mvns	r2, r3
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	401a      	ands	r2, r3
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	fa01 f303 	lsl.w	r3, r1, r3
 8001bce:	43d9      	mvns	r1, r3
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd4:	4313      	orrs	r3, r2
         );
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3724      	adds	r7, #36	@ 0x24
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b082      	sub	sp, #8
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	3b01      	subs	r3, #1
 8001bec:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bf0:	d301      	bcc.n	8001bf6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	e00f      	b.n	8001c16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bf6:	4a0a      	ldr	r2, [pc, #40]	@ (8001c20 <SysTick_Config+0x40>)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bfe:	210f      	movs	r1, #15
 8001c00:	f04f 30ff 	mov.w	r0, #4294967295
 8001c04:	f7ff ff90 	bl	8001b28 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c08:	4b05      	ldr	r3, [pc, #20]	@ (8001c20 <SysTick_Config+0x40>)
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c0e:	4b04      	ldr	r3, [pc, #16]	@ (8001c20 <SysTick_Config+0x40>)
 8001c10:	2207      	movs	r2, #7
 8001c12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c14:	2300      	movs	r3, #0
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	3708      	adds	r7, #8
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	e000e010 	.word	0xe000e010

08001c24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c2c:	6878      	ldr	r0, [r7, #4]
 8001c2e:	f7ff ff2d 	bl	8001a8c <__NVIC_SetPriorityGrouping>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b086      	sub	sp, #24
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	4603      	mov	r3, r0
 8001c42:	60b9      	str	r1, [r7, #8]
 8001c44:	607a      	str	r2, [r7, #4]
 8001c46:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c4c:	f7ff ff42 	bl	8001ad4 <__NVIC_GetPriorityGrouping>
 8001c50:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	6978      	ldr	r0, [r7, #20]
 8001c58:	f7ff ff90 	bl	8001b7c <NVIC_EncodePriority>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c62:	4611      	mov	r1, r2
 8001c64:	4618      	mov	r0, r3
 8001c66:	f7ff ff5f 	bl	8001b28 <__NVIC_SetPriority>
}
 8001c6a:	bf00      	nop
 8001c6c:	3718      	adds	r7, #24
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}

08001c72 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c72:	b580      	push	{r7, lr}
 8001c74:	b082      	sub	sp, #8
 8001c76:	af00      	add	r7, sp, #0
 8001c78:	4603      	mov	r3, r0
 8001c7a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff35 	bl	8001af0 <__NVIC_EnableIRQ>
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c96:	6878      	ldr	r0, [r7, #4]
 8001c98:	f7ff ffa2 	bl	8001be0 <SysTick_Config>
 8001c9c:	4603      	mov	r3, r0
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
	...

08001ca8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b08b      	sub	sp, #44	@ 0x2c
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001cba:	e161      	b.n	8001f80 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	69fa      	ldr	r2, [r7, #28]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	f040 8150 	bne.w	8001f7a <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	4a97      	ldr	r2, [pc, #604]	@ (8001f3c <HAL_GPIO_Init+0x294>)
 8001ce0:	4293      	cmp	r3, r2
 8001ce2:	d05e      	beq.n	8001da2 <HAL_GPIO_Init+0xfa>
 8001ce4:	4a95      	ldr	r2, [pc, #596]	@ (8001f3c <HAL_GPIO_Init+0x294>)
 8001ce6:	4293      	cmp	r3, r2
 8001ce8:	d875      	bhi.n	8001dd6 <HAL_GPIO_Init+0x12e>
 8001cea:	4a95      	ldr	r2, [pc, #596]	@ (8001f40 <HAL_GPIO_Init+0x298>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d058      	beq.n	8001da2 <HAL_GPIO_Init+0xfa>
 8001cf0:	4a93      	ldr	r2, [pc, #588]	@ (8001f40 <HAL_GPIO_Init+0x298>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d86f      	bhi.n	8001dd6 <HAL_GPIO_Init+0x12e>
 8001cf6:	4a93      	ldr	r2, [pc, #588]	@ (8001f44 <HAL_GPIO_Init+0x29c>)
 8001cf8:	4293      	cmp	r3, r2
 8001cfa:	d052      	beq.n	8001da2 <HAL_GPIO_Init+0xfa>
 8001cfc:	4a91      	ldr	r2, [pc, #580]	@ (8001f44 <HAL_GPIO_Init+0x29c>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d869      	bhi.n	8001dd6 <HAL_GPIO_Init+0x12e>
 8001d02:	4a91      	ldr	r2, [pc, #580]	@ (8001f48 <HAL_GPIO_Init+0x2a0>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d04c      	beq.n	8001da2 <HAL_GPIO_Init+0xfa>
 8001d08:	4a8f      	ldr	r2, [pc, #572]	@ (8001f48 <HAL_GPIO_Init+0x2a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d863      	bhi.n	8001dd6 <HAL_GPIO_Init+0x12e>
 8001d0e:	4a8f      	ldr	r2, [pc, #572]	@ (8001f4c <HAL_GPIO_Init+0x2a4>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d046      	beq.n	8001da2 <HAL_GPIO_Init+0xfa>
 8001d14:	4a8d      	ldr	r2, [pc, #564]	@ (8001f4c <HAL_GPIO_Init+0x2a4>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d85d      	bhi.n	8001dd6 <HAL_GPIO_Init+0x12e>
 8001d1a:	2b12      	cmp	r3, #18
 8001d1c:	d82a      	bhi.n	8001d74 <HAL_GPIO_Init+0xcc>
 8001d1e:	2b12      	cmp	r3, #18
 8001d20:	d859      	bhi.n	8001dd6 <HAL_GPIO_Init+0x12e>
 8001d22:	a201      	add	r2, pc, #4	@ (adr r2, 8001d28 <HAL_GPIO_Init+0x80>)
 8001d24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d28:	08001da3 	.word	0x08001da3
 8001d2c:	08001d7d 	.word	0x08001d7d
 8001d30:	08001d8f 	.word	0x08001d8f
 8001d34:	08001dd1 	.word	0x08001dd1
 8001d38:	08001dd7 	.word	0x08001dd7
 8001d3c:	08001dd7 	.word	0x08001dd7
 8001d40:	08001dd7 	.word	0x08001dd7
 8001d44:	08001dd7 	.word	0x08001dd7
 8001d48:	08001dd7 	.word	0x08001dd7
 8001d4c:	08001dd7 	.word	0x08001dd7
 8001d50:	08001dd7 	.word	0x08001dd7
 8001d54:	08001dd7 	.word	0x08001dd7
 8001d58:	08001dd7 	.word	0x08001dd7
 8001d5c:	08001dd7 	.word	0x08001dd7
 8001d60:	08001dd7 	.word	0x08001dd7
 8001d64:	08001dd7 	.word	0x08001dd7
 8001d68:	08001dd7 	.word	0x08001dd7
 8001d6c:	08001d85 	.word	0x08001d85
 8001d70:	08001d99 	.word	0x08001d99
 8001d74:	4a76      	ldr	r2, [pc, #472]	@ (8001f50 <HAL_GPIO_Init+0x2a8>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d013      	beq.n	8001da2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001d7a:	e02c      	b.n	8001dd6 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	623b      	str	r3, [r7, #32]
          break;
 8001d82:	e029      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	68db      	ldr	r3, [r3, #12]
 8001d88:	3304      	adds	r3, #4
 8001d8a:	623b      	str	r3, [r7, #32]
          break;
 8001d8c:	e024      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d8e:	683b      	ldr	r3, [r7, #0]
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	3308      	adds	r3, #8
 8001d94:	623b      	str	r3, [r7, #32]
          break;
 8001d96:	e01f      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	330c      	adds	r3, #12
 8001d9e:	623b      	str	r3, [r7, #32]
          break;
 8001da0:	e01a      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001da2:	683b      	ldr	r3, [r7, #0]
 8001da4:	689b      	ldr	r3, [r3, #8]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d102      	bne.n	8001db0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001daa:	2304      	movs	r3, #4
 8001dac:	623b      	str	r3, [r7, #32]
          break;
 8001dae:	e013      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d105      	bne.n	8001dc4 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001db8:	2308      	movs	r3, #8
 8001dba:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69fa      	ldr	r2, [r7, #28]
 8001dc0:	611a      	str	r2, [r3, #16]
          break;
 8001dc2:	e009      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001dc4:	2308      	movs	r3, #8
 8001dc6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	69fa      	ldr	r2, [r7, #28]
 8001dcc:	615a      	str	r2, [r3, #20]
          break;
 8001dce:	e003      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
          break;
 8001dd4:	e000      	b.n	8001dd8 <HAL_GPIO_Init+0x130>
          break;
 8001dd6:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001dd8:	69bb      	ldr	r3, [r7, #24]
 8001dda:	2bff      	cmp	r3, #255	@ 0xff
 8001ddc:	d801      	bhi.n	8001de2 <HAL_GPIO_Init+0x13a>
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	e001      	b.n	8001de6 <HAL_GPIO_Init+0x13e>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3304      	adds	r3, #4
 8001de6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001de8:	69bb      	ldr	r3, [r7, #24]
 8001dea:	2bff      	cmp	r3, #255	@ 0xff
 8001dec:	d802      	bhi.n	8001df4 <HAL_GPIO_Init+0x14c>
 8001dee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df0:	009b      	lsls	r3, r3, #2
 8001df2:	e002      	b.n	8001dfa <HAL_GPIO_Init+0x152>
 8001df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001df6:	3b08      	subs	r3, #8
 8001df8:	009b      	lsls	r3, r3, #2
 8001dfa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001dfc:	697b      	ldr	r3, [r7, #20]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	210f      	movs	r1, #15
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	fa01 f303 	lsl.w	r3, r1, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	6a39      	ldr	r1, [r7, #32]
 8001e0e:	693b      	ldr	r3, [r7, #16]
 8001e10:	fa01 f303 	lsl.w	r3, r1, r3
 8001e14:	431a      	orrs	r2, r3
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	685b      	ldr	r3, [r3, #4]
 8001e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	f000 80a9 	beq.w	8001f7a <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e28:	4b4a      	ldr	r3, [pc, #296]	@ (8001f54 <HAL_GPIO_Init+0x2ac>)
 8001e2a:	699b      	ldr	r3, [r3, #24]
 8001e2c:	4a49      	ldr	r2, [pc, #292]	@ (8001f54 <HAL_GPIO_Init+0x2ac>)
 8001e2e:	f043 0301 	orr.w	r3, r3, #1
 8001e32:	6193      	str	r3, [r2, #24]
 8001e34:	4b47      	ldr	r3, [pc, #284]	@ (8001f54 <HAL_GPIO_Init+0x2ac>)
 8001e36:	699b      	ldr	r3, [r3, #24]
 8001e38:	f003 0301 	and.w	r3, r3, #1
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e40:	4a45      	ldr	r2, [pc, #276]	@ (8001f58 <HAL_GPIO_Init+0x2b0>)
 8001e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e44:	089b      	lsrs	r3, r3, #2
 8001e46:	3302      	adds	r3, #2
 8001e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e4c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e50:	f003 0303 	and.w	r3, r3, #3
 8001e54:	009b      	lsls	r3, r3, #2
 8001e56:	220f      	movs	r2, #15
 8001e58:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5c:	43db      	mvns	r3, r3
 8001e5e:	68fa      	ldr	r2, [r7, #12]
 8001e60:	4013      	ands	r3, r2
 8001e62:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	4a3d      	ldr	r2, [pc, #244]	@ (8001f5c <HAL_GPIO_Init+0x2b4>)
 8001e68:	4293      	cmp	r3, r2
 8001e6a:	d00d      	beq.n	8001e88 <HAL_GPIO_Init+0x1e0>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4a3c      	ldr	r2, [pc, #240]	@ (8001f60 <HAL_GPIO_Init+0x2b8>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d007      	beq.n	8001e84 <HAL_GPIO_Init+0x1dc>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	4a3b      	ldr	r2, [pc, #236]	@ (8001f64 <HAL_GPIO_Init+0x2bc>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d101      	bne.n	8001e80 <HAL_GPIO_Init+0x1d8>
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	e004      	b.n	8001e8a <HAL_GPIO_Init+0x1e2>
 8001e80:	2303      	movs	r3, #3
 8001e82:	e002      	b.n	8001e8a <HAL_GPIO_Init+0x1e2>
 8001e84:	2301      	movs	r3, #1
 8001e86:	e000      	b.n	8001e8a <HAL_GPIO_Init+0x1e2>
 8001e88:	2300      	movs	r3, #0
 8001e8a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e8c:	f002 0203 	and.w	r2, r2, #3
 8001e90:	0092      	lsls	r2, r2, #2
 8001e92:	4093      	lsls	r3, r2
 8001e94:	68fa      	ldr	r2, [r7, #12]
 8001e96:	4313      	orrs	r3, r2
 8001e98:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001e9a:	492f      	ldr	r1, [pc, #188]	@ (8001f58 <HAL_GPIO_Init+0x2b0>)
 8001e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e9e:	089b      	lsrs	r3, r3, #2
 8001ea0:	3302      	adds	r3, #2
 8001ea2:	68fa      	ldr	r2, [r7, #12]
 8001ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d006      	beq.n	8001ec2 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001eb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001eb6:	689a      	ldr	r2, [r3, #8]
 8001eb8:	492b      	ldr	r1, [pc, #172]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	608b      	str	r3, [r1, #8]
 8001ec0:	e006      	b.n	8001ed0 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001ec2:	4b29      	ldr	r3, [pc, #164]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001ec4:	689a      	ldr	r2, [r3, #8]
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	4927      	ldr	r1, [pc, #156]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001ecc:	4013      	ands	r3, r2
 8001ece:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d006      	beq.n	8001eea <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001edc:	4b22      	ldr	r3, [pc, #136]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001ede:	68da      	ldr	r2, [r3, #12]
 8001ee0:	4921      	ldr	r1, [pc, #132]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001ee2:	69bb      	ldr	r3, [r7, #24]
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	60cb      	str	r3, [r1, #12]
 8001ee8:	e006      	b.n	8001ef8 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001eea:	4b1f      	ldr	r3, [pc, #124]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001eec:	68da      	ldr	r2, [r3, #12]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	491d      	ldr	r1, [pc, #116]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d006      	beq.n	8001f12 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f04:	4b18      	ldr	r3, [pc, #96]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001f06:	685a      	ldr	r2, [r3, #4]
 8001f08:	4917      	ldr	r1, [pc, #92]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001f0a:	69bb      	ldr	r3, [r7, #24]
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	604b      	str	r3, [r1, #4]
 8001f10:	e006      	b.n	8001f20 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f12:	4b15      	ldr	r3, [pc, #84]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001f14:	685a      	ldr	r2, [r3, #4]
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	4913      	ldr	r1, [pc, #76]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001f1c:	4013      	ands	r3, r2
 8001f1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	685b      	ldr	r3, [r3, #4]
 8001f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d01f      	beq.n	8001f6c <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	490d      	ldr	r1, [pc, #52]	@ (8001f68 <HAL_GPIO_Init+0x2c0>)
 8001f32:	69bb      	ldr	r3, [r7, #24]
 8001f34:	4313      	orrs	r3, r2
 8001f36:	600b      	str	r3, [r1, #0]
 8001f38:	e01f      	b.n	8001f7a <HAL_GPIO_Init+0x2d2>
 8001f3a:	bf00      	nop
 8001f3c:	10320000 	.word	0x10320000
 8001f40:	10310000 	.word	0x10310000
 8001f44:	10220000 	.word	0x10220000
 8001f48:	10210000 	.word	0x10210000
 8001f4c:	10120000 	.word	0x10120000
 8001f50:	10110000 	.word	0x10110000
 8001f54:	40021000 	.word	0x40021000
 8001f58:	40010000 	.word	0x40010000
 8001f5c:	40010800 	.word	0x40010800
 8001f60:	40010c00 	.word	0x40010c00
 8001f64:	40011000 	.word	0x40011000
 8001f68:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <HAL_GPIO_Init+0x2f4>)
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	69bb      	ldr	r3, [r7, #24]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	4909      	ldr	r1, [pc, #36]	@ (8001f9c <HAL_GPIO_Init+0x2f4>)
 8001f76:	4013      	ands	r3, r2
 8001f78:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	681a      	ldr	r2, [r3, #0]
 8001f84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f86:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f47f ae96 	bne.w	8001cbc <HAL_GPIO_Init+0x14>
  }
}
 8001f90:	bf00      	nop
 8001f92:	bf00      	nop
 8001f94:	372c      	adds	r7, #44	@ 0x2c
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr
 8001f9c:	40010400 	.word	0x40010400

08001fa0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b085      	sub	sp, #20
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	689a      	ldr	r2, [r3, #8]
 8001fb0:	887b      	ldrh	r3, [r7, #2]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d002      	beq.n	8001fbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	73fb      	strb	r3, [r7, #15]
 8001fbc:	e001      	b.n	8001fc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	460b      	mov	r3, r1
 8001fd8:	807b      	strh	r3, [r7, #2]
 8001fda:	4613      	mov	r3, r2
 8001fdc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fde:	787b      	ldrb	r3, [r7, #1]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d003      	beq.n	8001fec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe4:	887a      	ldrh	r2, [r7, #2]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001fea:	e003      	b.n	8001ff4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001fec:	887b      	ldrh	r3, [r7, #2]
 8001fee:	041a      	lsls	r2, r3, #16
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	611a      	str	r2, [r3, #16]
}
 8001ff4:	bf00      	nop
 8001ff6:	370c      	adds	r7, #12
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr

08001ffe <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ffe:	b480      	push	{r7}
 8002000:	b085      	sub	sp, #20
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	460b      	mov	r3, r1
 8002008:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002010:	887a      	ldrh	r2, [r7, #2]
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	4013      	ands	r3, r2
 8002016:	041a      	lsls	r2, r3, #16
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	43d9      	mvns	r1, r3
 800201c:	887b      	ldrh	r3, [r7, #2]
 800201e:	400b      	ands	r3, r1
 8002020:	431a      	orrs	r2, r3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	611a      	str	r2, [r3, #16]
}
 8002026:	bf00      	nop
 8002028:	3714      	adds	r7, #20
 800202a:	46bd      	mov	sp, r7
 800202c:	bc80      	pop	{r7}
 800202e:	4770      	bx	lr

08002030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b086      	sub	sp, #24
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800203e:	2301      	movs	r3, #1
 8002040:	e272      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0301 	and.w	r3, r3, #1
 800204a:	2b00      	cmp	r3, #0
 800204c:	f000 8087 	beq.w	800215e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002050:	4b92      	ldr	r3, [pc, #584]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 030c 	and.w	r3, r3, #12
 8002058:	2b04      	cmp	r3, #4
 800205a:	d00c      	beq.n	8002076 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800205c:	4b8f      	ldr	r3, [pc, #572]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f003 030c 	and.w	r3, r3, #12
 8002064:	2b08      	cmp	r3, #8
 8002066:	d112      	bne.n	800208e <HAL_RCC_OscConfig+0x5e>
 8002068:	4b8c      	ldr	r3, [pc, #560]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002070:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002074:	d10b      	bne.n	800208e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002076:	4b89      	ldr	r3, [pc, #548]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800207e:	2b00      	cmp	r3, #0
 8002080:	d06c      	beq.n	800215c <HAL_RCC_OscConfig+0x12c>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d168      	bne.n	800215c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e24c      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	685b      	ldr	r3, [r3, #4]
 8002092:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002096:	d106      	bne.n	80020a6 <HAL_RCC_OscConfig+0x76>
 8002098:	4b80      	ldr	r3, [pc, #512]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4a7f      	ldr	r2, [pc, #508]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 800209e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020a2:	6013      	str	r3, [r2, #0]
 80020a4:	e02e      	b.n	8002104 <HAL_RCC_OscConfig+0xd4>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	685b      	ldr	r3, [r3, #4]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10c      	bne.n	80020c8 <HAL_RCC_OscConfig+0x98>
 80020ae:	4b7b      	ldr	r3, [pc, #492]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4a7a      	ldr	r2, [pc, #488]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020b4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020b8:	6013      	str	r3, [r2, #0]
 80020ba:	4b78      	ldr	r3, [pc, #480]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4a77      	ldr	r2, [pc, #476]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020c0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020c4:	6013      	str	r3, [r2, #0]
 80020c6:	e01d      	b.n	8002104 <HAL_RCC_OscConfig+0xd4>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020d0:	d10c      	bne.n	80020ec <HAL_RCC_OscConfig+0xbc>
 80020d2:	4b72      	ldr	r3, [pc, #456]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4a71      	ldr	r2, [pc, #452]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020d8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	4b6f      	ldr	r3, [pc, #444]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	4a6e      	ldr	r2, [pc, #440]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020e8:	6013      	str	r3, [r2, #0]
 80020ea:	e00b      	b.n	8002104 <HAL_RCC_OscConfig+0xd4>
 80020ec:	4b6b      	ldr	r3, [pc, #428]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	4a6a      	ldr	r2, [pc, #424]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020f2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020f6:	6013      	str	r3, [r2, #0]
 80020f8:	4b68      	ldr	r3, [pc, #416]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	4a67      	ldr	r2, [pc, #412]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80020fe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002102:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d013      	beq.n	8002134 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800210c:	f7ff fcb4 	bl	8001a78 <HAL_GetTick>
 8002110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002112:	e008      	b.n	8002126 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002114:	f7ff fcb0 	bl	8001a78 <HAL_GetTick>
 8002118:	4602      	mov	r2, r0
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	2b64      	cmp	r3, #100	@ 0x64
 8002120:	d901      	bls.n	8002126 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002122:	2303      	movs	r3, #3
 8002124:	e200      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002126:	4b5d      	ldr	r3, [pc, #372]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212e:	2b00      	cmp	r3, #0
 8002130:	d0f0      	beq.n	8002114 <HAL_RCC_OscConfig+0xe4>
 8002132:	e014      	b.n	800215e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002134:	f7ff fca0 	bl	8001a78 <HAL_GetTick>
 8002138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800213a:	e008      	b.n	800214e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800213c:	f7ff fc9c 	bl	8001a78 <HAL_GetTick>
 8002140:	4602      	mov	r2, r0
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	1ad3      	subs	r3, r2, r3
 8002146:	2b64      	cmp	r3, #100	@ 0x64
 8002148:	d901      	bls.n	800214e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e1ec      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800214e:	4b53      	ldr	r3, [pc, #332]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1f0      	bne.n	800213c <HAL_RCC_OscConfig+0x10c>
 800215a:	e000      	b.n	800215e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800215c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	f003 0302 	and.w	r3, r3, #2
 8002166:	2b00      	cmp	r3, #0
 8002168:	d063      	beq.n	8002232 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800216a:	4b4c      	ldr	r3, [pc, #304]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	f003 030c 	and.w	r3, r3, #12
 8002172:	2b00      	cmp	r3, #0
 8002174:	d00b      	beq.n	800218e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002176:	4b49      	ldr	r3, [pc, #292]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	f003 030c 	and.w	r3, r3, #12
 800217e:	2b08      	cmp	r3, #8
 8002180:	d11c      	bne.n	80021bc <HAL_RCC_OscConfig+0x18c>
 8002182:	4b46      	ldr	r3, [pc, #280]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d116      	bne.n	80021bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800218e:	4b43      	ldr	r3, [pc, #268]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d005      	beq.n	80021a6 <HAL_RCC_OscConfig+0x176>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	691b      	ldr	r3, [r3, #16]
 800219e:	2b01      	cmp	r3, #1
 80021a0:	d001      	beq.n	80021a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e1c0      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021a6:	4b3d      	ldr	r3, [pc, #244]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	695b      	ldr	r3, [r3, #20]
 80021b2:	00db      	lsls	r3, r3, #3
 80021b4:	4939      	ldr	r1, [pc, #228]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80021b6:	4313      	orrs	r3, r2
 80021b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021ba:	e03a      	b.n	8002232 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	691b      	ldr	r3, [r3, #16]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d020      	beq.n	8002206 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021c4:	4b36      	ldr	r3, [pc, #216]	@ (80022a0 <HAL_RCC_OscConfig+0x270>)
 80021c6:	2201      	movs	r2, #1
 80021c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021ca:	f7ff fc55 	bl	8001a78 <HAL_GetTick>
 80021ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021d0:	e008      	b.n	80021e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021d2:	f7ff fc51 	bl	8001a78 <HAL_GetTick>
 80021d6:	4602      	mov	r2, r0
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	1ad3      	subs	r3, r2, r3
 80021dc:	2b02      	cmp	r3, #2
 80021de:	d901      	bls.n	80021e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80021e0:	2303      	movs	r3, #3
 80021e2:	e1a1      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021e4:	4b2d      	ldr	r3, [pc, #180]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f003 0302 	and.w	r3, r3, #2
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d0f0      	beq.n	80021d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021f0:	4b2a      	ldr	r3, [pc, #168]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	695b      	ldr	r3, [r3, #20]
 80021fc:	00db      	lsls	r3, r3, #3
 80021fe:	4927      	ldr	r1, [pc, #156]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002200:	4313      	orrs	r3, r2
 8002202:	600b      	str	r3, [r1, #0]
 8002204:	e015      	b.n	8002232 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002206:	4b26      	ldr	r3, [pc, #152]	@ (80022a0 <HAL_RCC_OscConfig+0x270>)
 8002208:	2200      	movs	r2, #0
 800220a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800220c:	f7ff fc34 	bl	8001a78 <HAL_GetTick>
 8002210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002212:	e008      	b.n	8002226 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002214:	f7ff fc30 	bl	8001a78 <HAL_GetTick>
 8002218:	4602      	mov	r2, r0
 800221a:	693b      	ldr	r3, [r7, #16]
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	2b02      	cmp	r3, #2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e180      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002226:	4b1d      	ldr	r3, [pc, #116]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1f0      	bne.n	8002214 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f003 0308 	and.w	r3, r3, #8
 800223a:	2b00      	cmp	r3, #0
 800223c:	d03a      	beq.n	80022b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	699b      	ldr	r3, [r3, #24]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d019      	beq.n	800227a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002246:	4b17      	ldr	r3, [pc, #92]	@ (80022a4 <HAL_RCC_OscConfig+0x274>)
 8002248:	2201      	movs	r2, #1
 800224a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800224c:	f7ff fc14 	bl	8001a78 <HAL_GetTick>
 8002250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002252:	e008      	b.n	8002266 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002254:	f7ff fc10 	bl	8001a78 <HAL_GetTick>
 8002258:	4602      	mov	r2, r0
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	2b02      	cmp	r3, #2
 8002260:	d901      	bls.n	8002266 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002262:	2303      	movs	r3, #3
 8002264:	e160      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002266:	4b0d      	ldr	r3, [pc, #52]	@ (800229c <HAL_RCC_OscConfig+0x26c>)
 8002268:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b00      	cmp	r3, #0
 8002270:	d0f0      	beq.n	8002254 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002272:	2001      	movs	r0, #1
 8002274:	f000 fa9c 	bl	80027b0 <RCC_Delay>
 8002278:	e01c      	b.n	80022b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800227a:	4b0a      	ldr	r3, [pc, #40]	@ (80022a4 <HAL_RCC_OscConfig+0x274>)
 800227c:	2200      	movs	r2, #0
 800227e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002280:	f7ff fbfa 	bl	8001a78 <HAL_GetTick>
 8002284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002286:	e00f      	b.n	80022a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002288:	f7ff fbf6 	bl	8001a78 <HAL_GetTick>
 800228c:	4602      	mov	r2, r0
 800228e:	693b      	ldr	r3, [r7, #16]
 8002290:	1ad3      	subs	r3, r2, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d908      	bls.n	80022a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002296:	2303      	movs	r3, #3
 8002298:	e146      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
 800229a:	bf00      	nop
 800229c:	40021000 	.word	0x40021000
 80022a0:	42420000 	.word	0x42420000
 80022a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022a8:	4b92      	ldr	r3, [pc, #584]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80022aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d1e9      	bne.n	8002288 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 0304 	and.w	r3, r3, #4
 80022bc:	2b00      	cmp	r3, #0
 80022be:	f000 80a6 	beq.w	800240e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80022c2:	2300      	movs	r3, #0
 80022c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022c6:	4b8b      	ldr	r3, [pc, #556]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	69db      	ldr	r3, [r3, #28]
 80022ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10d      	bne.n	80022ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022d2:	4b88      	ldr	r3, [pc, #544]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80022d4:	69db      	ldr	r3, [r3, #28]
 80022d6:	4a87      	ldr	r2, [pc, #540]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80022d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022dc:	61d3      	str	r3, [r2, #28]
 80022de:	4b85      	ldr	r3, [pc, #532]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80022e0:	69db      	ldr	r3, [r3, #28]
 80022e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022e6:	60bb      	str	r3, [r7, #8]
 80022e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022ea:	2301      	movs	r3, #1
 80022ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022ee:	4b82      	ldr	r3, [pc, #520]	@ (80024f8 <HAL_RCC_OscConfig+0x4c8>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d118      	bne.n	800232c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022fa:	4b7f      	ldr	r3, [pc, #508]	@ (80024f8 <HAL_RCC_OscConfig+0x4c8>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a7e      	ldr	r2, [pc, #504]	@ (80024f8 <HAL_RCC_OscConfig+0x4c8>)
 8002300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002306:	f7ff fbb7 	bl	8001a78 <HAL_GetTick>
 800230a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800230c:	e008      	b.n	8002320 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800230e:	f7ff fbb3 	bl	8001a78 <HAL_GetTick>
 8002312:	4602      	mov	r2, r0
 8002314:	693b      	ldr	r3, [r7, #16]
 8002316:	1ad3      	subs	r3, r2, r3
 8002318:	2b64      	cmp	r3, #100	@ 0x64
 800231a:	d901      	bls.n	8002320 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800231c:	2303      	movs	r3, #3
 800231e:	e103      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002320:	4b75      	ldr	r3, [pc, #468]	@ (80024f8 <HAL_RCC_OscConfig+0x4c8>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002328:	2b00      	cmp	r3, #0
 800232a:	d0f0      	beq.n	800230e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	2b01      	cmp	r3, #1
 8002332:	d106      	bne.n	8002342 <HAL_RCC_OscConfig+0x312>
 8002334:	4b6f      	ldr	r3, [pc, #444]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002336:	6a1b      	ldr	r3, [r3, #32]
 8002338:	4a6e      	ldr	r2, [pc, #440]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800233a:	f043 0301 	orr.w	r3, r3, #1
 800233e:	6213      	str	r3, [r2, #32]
 8002340:	e02d      	b.n	800239e <HAL_RCC_OscConfig+0x36e>
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10c      	bne.n	8002364 <HAL_RCC_OscConfig+0x334>
 800234a:	4b6a      	ldr	r3, [pc, #424]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800234c:	6a1b      	ldr	r3, [r3, #32]
 800234e:	4a69      	ldr	r2, [pc, #420]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002350:	f023 0301 	bic.w	r3, r3, #1
 8002354:	6213      	str	r3, [r2, #32]
 8002356:	4b67      	ldr	r3, [pc, #412]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002358:	6a1b      	ldr	r3, [r3, #32]
 800235a:	4a66      	ldr	r2, [pc, #408]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800235c:	f023 0304 	bic.w	r3, r3, #4
 8002360:	6213      	str	r3, [r2, #32]
 8002362:	e01c      	b.n	800239e <HAL_RCC_OscConfig+0x36e>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	68db      	ldr	r3, [r3, #12]
 8002368:	2b05      	cmp	r3, #5
 800236a:	d10c      	bne.n	8002386 <HAL_RCC_OscConfig+0x356>
 800236c:	4b61      	ldr	r3, [pc, #388]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800236e:	6a1b      	ldr	r3, [r3, #32]
 8002370:	4a60      	ldr	r2, [pc, #384]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002372:	f043 0304 	orr.w	r3, r3, #4
 8002376:	6213      	str	r3, [r2, #32]
 8002378:	4b5e      	ldr	r3, [pc, #376]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800237a:	6a1b      	ldr	r3, [r3, #32]
 800237c:	4a5d      	ldr	r2, [pc, #372]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800237e:	f043 0301 	orr.w	r3, r3, #1
 8002382:	6213      	str	r3, [r2, #32]
 8002384:	e00b      	b.n	800239e <HAL_RCC_OscConfig+0x36e>
 8002386:	4b5b      	ldr	r3, [pc, #364]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002388:	6a1b      	ldr	r3, [r3, #32]
 800238a:	4a5a      	ldr	r2, [pc, #360]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800238c:	f023 0301 	bic.w	r3, r3, #1
 8002390:	6213      	str	r3, [r2, #32]
 8002392:	4b58      	ldr	r3, [pc, #352]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002394:	6a1b      	ldr	r3, [r3, #32]
 8002396:	4a57      	ldr	r2, [pc, #348]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002398:	f023 0304 	bic.w	r3, r3, #4
 800239c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	68db      	ldr	r3, [r3, #12]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d015      	beq.n	80023d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023a6:	f7ff fb67 	bl	8001a78 <HAL_GetTick>
 80023aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023ac:	e00a      	b.n	80023c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ae:	f7ff fb63 	bl	8001a78 <HAL_GetTick>
 80023b2:	4602      	mov	r2, r0
 80023b4:	693b      	ldr	r3, [r7, #16]
 80023b6:	1ad3      	subs	r3, r2, r3
 80023b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023bc:	4293      	cmp	r3, r2
 80023be:	d901      	bls.n	80023c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80023c0:	2303      	movs	r3, #3
 80023c2:	e0b1      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023c4:	4b4b      	ldr	r3, [pc, #300]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	f003 0302 	and.w	r3, r3, #2
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d0ee      	beq.n	80023ae <HAL_RCC_OscConfig+0x37e>
 80023d0:	e014      	b.n	80023fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023d2:	f7ff fb51 	bl	8001a78 <HAL_GetTick>
 80023d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023d8:	e00a      	b.n	80023f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023da:	f7ff fb4d 	bl	8001a78 <HAL_GetTick>
 80023de:	4602      	mov	r2, r0
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	1ad3      	subs	r3, r2, r3
 80023e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023e8:	4293      	cmp	r3, r2
 80023ea:	d901      	bls.n	80023f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80023ec:	2303      	movs	r3, #3
 80023ee:	e09b      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f0:	4b40      	ldr	r3, [pc, #256]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80023f2:	6a1b      	ldr	r3, [r3, #32]
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1ee      	bne.n	80023da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80023fc:	7dfb      	ldrb	r3, [r7, #23]
 80023fe:	2b01      	cmp	r3, #1
 8002400:	d105      	bne.n	800240e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002402:	4b3c      	ldr	r3, [pc, #240]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002404:	69db      	ldr	r3, [r3, #28]
 8002406:	4a3b      	ldr	r2, [pc, #236]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002408:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800240c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	2b00      	cmp	r3, #0
 8002414:	f000 8087 	beq.w	8002526 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002418:	4b36      	ldr	r3, [pc, #216]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f003 030c 	and.w	r3, r3, #12
 8002420:	2b08      	cmp	r3, #8
 8002422:	d061      	beq.n	80024e8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	69db      	ldr	r3, [r3, #28]
 8002428:	2b02      	cmp	r3, #2
 800242a:	d146      	bne.n	80024ba <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800242c:	4b33      	ldr	r3, [pc, #204]	@ (80024fc <HAL_RCC_OscConfig+0x4cc>)
 800242e:	2200      	movs	r2, #0
 8002430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002432:	f7ff fb21 	bl	8001a78 <HAL_GetTick>
 8002436:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002438:	e008      	b.n	800244c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800243a:	f7ff fb1d 	bl	8001a78 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	693b      	ldr	r3, [r7, #16]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d901      	bls.n	800244c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e06d      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800244c:	4b29      	ldr	r3, [pc, #164]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002454:	2b00      	cmp	r3, #0
 8002456:	d1f0      	bne.n	800243a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6a1b      	ldr	r3, [r3, #32]
 800245c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002460:	d108      	bne.n	8002474 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002462:	4b24      	ldr	r3, [pc, #144]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	4921      	ldr	r1, [pc, #132]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002470:	4313      	orrs	r3, r2
 8002472:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002474:	4b1f      	ldr	r3, [pc, #124]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6a19      	ldr	r1, [r3, #32]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002484:	430b      	orrs	r3, r1
 8002486:	491b      	ldr	r1, [pc, #108]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 8002488:	4313      	orrs	r3, r2
 800248a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800248c:	4b1b      	ldr	r3, [pc, #108]	@ (80024fc <HAL_RCC_OscConfig+0x4cc>)
 800248e:	2201      	movs	r2, #1
 8002490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002492:	f7ff faf1 	bl	8001a78 <HAL_GetTick>
 8002496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800249a:	f7ff faed 	bl	8001a78 <HAL_GetTick>
 800249e:	4602      	mov	r2, r0
 80024a0:	693b      	ldr	r3, [r7, #16]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b02      	cmp	r3, #2
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e03d      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80024ac:	4b11      	ldr	r3, [pc, #68]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d0f0      	beq.n	800249a <HAL_RCC_OscConfig+0x46a>
 80024b8:	e035      	b.n	8002526 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024ba:	4b10      	ldr	r3, [pc, #64]	@ (80024fc <HAL_RCC_OscConfig+0x4cc>)
 80024bc:	2200      	movs	r2, #0
 80024be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c0:	f7ff fada 	bl	8001a78 <HAL_GetTick>
 80024c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024c6:	e008      	b.n	80024da <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c8:	f7ff fad6 	bl	8001a78 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	2b02      	cmp	r3, #2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e026      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80024da:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <HAL_RCC_OscConfig+0x4c4>)
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d1f0      	bne.n	80024c8 <HAL_RCC_OscConfig+0x498>
 80024e6:	e01e      	b.n	8002526 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	69db      	ldr	r3, [r3, #28]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d107      	bne.n	8002500 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e019      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
 80024f4:	40021000 	.word	0x40021000
 80024f8:	40007000 	.word	0x40007000
 80024fc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002500:	4b0b      	ldr	r3, [pc, #44]	@ (8002530 <HAL_RCC_OscConfig+0x500>)
 8002502:	685b      	ldr	r3, [r3, #4]
 8002504:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	429a      	cmp	r2, r3
 8002512:	d106      	bne.n	8002522 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800251e:	429a      	cmp	r2, r3
 8002520:	d001      	beq.n	8002526 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e000      	b.n	8002528 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40021000 	.word	0x40021000

08002534 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b084      	sub	sp, #16
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
 800253c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d101      	bne.n	8002548 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	e0d0      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002548:	4b6a      	ldr	r3, [pc, #424]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f003 0307 	and.w	r3, r3, #7
 8002550:	683a      	ldr	r2, [r7, #0]
 8002552:	429a      	cmp	r2, r3
 8002554:	d910      	bls.n	8002578 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002556:	4b67      	ldr	r3, [pc, #412]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f023 0207 	bic.w	r2, r3, #7
 800255e:	4965      	ldr	r1, [pc, #404]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	4313      	orrs	r3, r2
 8002564:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002566:	4b63      	ldr	r3, [pc, #396]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f003 0307 	and.w	r3, r3, #7
 800256e:	683a      	ldr	r2, [r7, #0]
 8002570:	429a      	cmp	r2, r3
 8002572:	d001      	beq.n	8002578 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002574:	2301      	movs	r3, #1
 8002576:	e0b8      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f003 0302 	and.w	r3, r3, #2
 8002580:	2b00      	cmp	r3, #0
 8002582:	d020      	beq.n	80025c6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	2b00      	cmp	r3, #0
 800258e:	d005      	beq.n	800259c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002590:	4b59      	ldr	r3, [pc, #356]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002592:	685b      	ldr	r3, [r3, #4]
 8002594:	4a58      	ldr	r2, [pc, #352]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002596:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800259a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f003 0308 	and.w	r3, r3, #8
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d005      	beq.n	80025b4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a8:	4b53      	ldr	r3, [pc, #332]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025aa:	685b      	ldr	r3, [r3, #4]
 80025ac:	4a52      	ldr	r2, [pc, #328]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025ae:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80025b2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b4:	4b50      	ldr	r3, [pc, #320]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	494d      	ldr	r1, [pc, #308]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025c2:	4313      	orrs	r3, r2
 80025c4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f003 0301 	and.w	r3, r3, #1
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d040      	beq.n	8002654 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b01      	cmp	r3, #1
 80025d8:	d107      	bne.n	80025ea <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025da:	4b47      	ldr	r3, [pc, #284]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d115      	bne.n	8002612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e07f      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	685b      	ldr	r3, [r3, #4]
 80025ee:	2b02      	cmp	r3, #2
 80025f0:	d107      	bne.n	8002602 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f2:	4b41      	ldr	r3, [pc, #260]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d109      	bne.n	8002612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025fe:	2301      	movs	r3, #1
 8002600:	e073      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002602:	4b3d      	ldr	r3, [pc, #244]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f003 0302 	and.w	r3, r3, #2
 800260a:	2b00      	cmp	r3, #0
 800260c:	d101      	bne.n	8002612 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e06b      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002612:	4b39      	ldr	r3, [pc, #228]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002614:	685b      	ldr	r3, [r3, #4]
 8002616:	f023 0203 	bic.w	r2, r3, #3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	4936      	ldr	r1, [pc, #216]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002620:	4313      	orrs	r3, r2
 8002622:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002624:	f7ff fa28 	bl	8001a78 <HAL_GetTick>
 8002628:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800262a:	e00a      	b.n	8002642 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800262c:	f7ff fa24 	bl	8001a78 <HAL_GetTick>
 8002630:	4602      	mov	r2, r0
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	1ad3      	subs	r3, r2, r3
 8002636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263a:	4293      	cmp	r3, r2
 800263c:	d901      	bls.n	8002642 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800263e:	2303      	movs	r3, #3
 8002640:	e053      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002642:	4b2d      	ldr	r3, [pc, #180]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002644:	685b      	ldr	r3, [r3, #4]
 8002646:	f003 020c 	and.w	r2, r3, #12
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	685b      	ldr	r3, [r3, #4]
 800264e:	009b      	lsls	r3, r3, #2
 8002650:	429a      	cmp	r2, r3
 8002652:	d1eb      	bne.n	800262c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002654:	4b27      	ldr	r3, [pc, #156]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f003 0307 	and.w	r3, r3, #7
 800265c:	683a      	ldr	r2, [r7, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d210      	bcs.n	8002684 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002662:	4b24      	ldr	r3, [pc, #144]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f023 0207 	bic.w	r2, r3, #7
 800266a:	4922      	ldr	r1, [pc, #136]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 800266c:	683b      	ldr	r3, [r7, #0]
 800266e:	4313      	orrs	r3, r2
 8002670:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002672:	4b20      	ldr	r3, [pc, #128]	@ (80026f4 <HAL_RCC_ClockConfig+0x1c0>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0307 	and.w	r3, r3, #7
 800267a:	683a      	ldr	r2, [r7, #0]
 800267c:	429a      	cmp	r2, r3
 800267e:	d001      	beq.n	8002684 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e032      	b.n	80026ea <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f003 0304 	and.w	r3, r3, #4
 800268c:	2b00      	cmp	r3, #0
 800268e:	d008      	beq.n	80026a2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002690:	4b19      	ldr	r3, [pc, #100]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 8002692:	685b      	ldr	r3, [r3, #4]
 8002694:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	68db      	ldr	r3, [r3, #12]
 800269c:	4916      	ldr	r1, [pc, #88]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 800269e:	4313      	orrs	r3, r2
 80026a0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f003 0308 	and.w	r3, r3, #8
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d009      	beq.n	80026c2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026ae:	4b12      	ldr	r3, [pc, #72]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	691b      	ldr	r3, [r3, #16]
 80026ba:	00db      	lsls	r3, r3, #3
 80026bc:	490e      	ldr	r1, [pc, #56]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80026be:	4313      	orrs	r3, r2
 80026c0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026c2:	f000 f821 	bl	8002708 <HAL_RCC_GetSysClockFreq>
 80026c6:	4602      	mov	r2, r0
 80026c8:	4b0b      	ldr	r3, [pc, #44]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	f003 030f 	and.w	r3, r3, #15
 80026d2:	490a      	ldr	r1, [pc, #40]	@ (80026fc <HAL_RCC_ClockConfig+0x1c8>)
 80026d4:	5ccb      	ldrb	r3, [r1, r3]
 80026d6:	fa22 f303 	lsr.w	r3, r2, r3
 80026da:	4a09      	ldr	r2, [pc, #36]	@ (8002700 <HAL_RCC_ClockConfig+0x1cc>)
 80026dc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80026de:	4b09      	ldr	r3, [pc, #36]	@ (8002704 <HAL_RCC_ClockConfig+0x1d0>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7ff f986 	bl	80019f4 <HAL_InitTick>

  return HAL_OK;
 80026e8:	2300      	movs	r3, #0
}
 80026ea:	4618      	mov	r0, r3
 80026ec:	3710      	adds	r7, #16
 80026ee:	46bd      	mov	sp, r7
 80026f0:	bd80      	pop	{r7, pc}
 80026f2:	bf00      	nop
 80026f4:	40022000 	.word	0x40022000
 80026f8:	40021000 	.word	0x40021000
 80026fc:	08003014 	.word	0x08003014
 8002700:	20000044 	.word	0x20000044
 8002704:	20000048 	.word	0x20000048

08002708 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002708:	b480      	push	{r7}
 800270a:	b087      	sub	sp, #28
 800270c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800270e:	2300      	movs	r3, #0
 8002710:	60fb      	str	r3, [r7, #12]
 8002712:	2300      	movs	r3, #0
 8002714:	60bb      	str	r3, [r7, #8]
 8002716:	2300      	movs	r3, #0
 8002718:	617b      	str	r3, [r7, #20]
 800271a:	2300      	movs	r3, #0
 800271c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800271e:	2300      	movs	r3, #0
 8002720:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002722:	4b1e      	ldr	r3, [pc, #120]	@ (800279c <HAL_RCC_GetSysClockFreq+0x94>)
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f003 030c 	and.w	r3, r3, #12
 800272e:	2b04      	cmp	r3, #4
 8002730:	d002      	beq.n	8002738 <HAL_RCC_GetSysClockFreq+0x30>
 8002732:	2b08      	cmp	r3, #8
 8002734:	d003      	beq.n	800273e <HAL_RCC_GetSysClockFreq+0x36>
 8002736:	e027      	b.n	8002788 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002738:	4b19      	ldr	r3, [pc, #100]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800273a:	613b      	str	r3, [r7, #16]
      break;
 800273c:	e027      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	0c9b      	lsrs	r3, r3, #18
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	4a17      	ldr	r2, [pc, #92]	@ (80027a4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002748:	5cd3      	ldrb	r3, [r2, r3]
 800274a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d010      	beq.n	8002778 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002756:	4b11      	ldr	r3, [pc, #68]	@ (800279c <HAL_RCC_GetSysClockFreq+0x94>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	0c5b      	lsrs	r3, r3, #17
 800275c:	f003 0301 	and.w	r3, r3, #1
 8002760:	4a11      	ldr	r2, [pc, #68]	@ (80027a8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002762:	5cd3      	ldrb	r3, [r2, r3]
 8002764:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4a0d      	ldr	r2, [pc, #52]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800276a:	fb03 f202 	mul.w	r2, r3, r2
 800276e:	68bb      	ldr	r3, [r7, #8]
 8002770:	fbb2 f3f3 	udiv	r3, r2, r3
 8002774:	617b      	str	r3, [r7, #20]
 8002776:	e004      	b.n	8002782 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a0c      	ldr	r2, [pc, #48]	@ (80027ac <HAL_RCC_GetSysClockFreq+0xa4>)
 800277c:	fb02 f303 	mul.w	r3, r2, r3
 8002780:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	613b      	str	r3, [r7, #16]
      break;
 8002786:	e002      	b.n	800278e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002788:	4b05      	ldr	r3, [pc, #20]	@ (80027a0 <HAL_RCC_GetSysClockFreq+0x98>)
 800278a:	613b      	str	r3, [r7, #16]
      break;
 800278c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800278e:	693b      	ldr	r3, [r7, #16]
}
 8002790:	4618      	mov	r0, r3
 8002792:	371c      	adds	r7, #28
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40021000 	.word	0x40021000
 80027a0:	007a1200 	.word	0x007a1200
 80027a4:	08003024 	.word	0x08003024
 80027a8:	08003034 	.word	0x08003034
 80027ac:	003d0900 	.word	0x003d0900

080027b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80027b0:	b480      	push	{r7}
 80027b2:	b085      	sub	sp, #20
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80027b8:	4b0a      	ldr	r3, [pc, #40]	@ (80027e4 <RCC_Delay+0x34>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a0a      	ldr	r2, [pc, #40]	@ (80027e8 <RCC_Delay+0x38>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	0a5b      	lsrs	r3, r3, #9
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	fb02 f303 	mul.w	r3, r2, r3
 80027ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80027cc:	bf00      	nop
  }
  while (Delay --);
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	1e5a      	subs	r2, r3, #1
 80027d2:	60fa      	str	r2, [r7, #12]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d1f9      	bne.n	80027cc <RCC_Delay+0x1c>
}
 80027d8:	bf00      	nop
 80027da:	bf00      	nop
 80027dc:	3714      	adds	r7, #20
 80027de:	46bd      	mov	sp, r7
 80027e0:	bc80      	pop	{r7}
 80027e2:	4770      	bx	lr
 80027e4:	20000044 	.word	0x20000044
 80027e8:	10624dd3 	.word	0x10624dd3

080027ec <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d101      	bne.n	80027fe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
 80027fc:	e041      	b.n	8002882 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b00      	cmp	r3, #0
 8002808:	d106      	bne.n	8002818 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7fe ff1a 	bl	800164c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2202      	movs	r2, #2
 800281c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681a      	ldr	r2, [r3, #0]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	3304      	adds	r3, #4
 8002828:	4619      	mov	r1, r3
 800282a:	4610      	mov	r0, r2
 800282c:	f000 fa56 	bl	8002cdc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2201      	movs	r2, #1
 8002834:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	2201      	movs	r2, #1
 800283c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	2201      	movs	r2, #1
 8002844:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2201      	movs	r2, #1
 800284c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2201      	movs	r2, #1
 8002854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2201      	movs	r2, #1
 8002864:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2201      	movs	r2, #1
 8002874:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002880:	2300      	movs	r3, #0
}
 8002882:	4618      	mov	r0, r3
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}
	...

0800288c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800289a:	b2db      	uxtb	r3, r3
 800289c:	2b01      	cmp	r3, #1
 800289e:	d001      	beq.n	80028a4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80028a0:	2301      	movs	r3, #1
 80028a2:	e035      	b.n	8002910 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	68da      	ldr	r2, [r3, #12]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f042 0201 	orr.w	r2, r2, #1
 80028ba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a16      	ldr	r2, [pc, #88]	@ (800291c <HAL_TIM_Base_Start_IT+0x90>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d009      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x4e>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028ce:	d004      	beq.n	80028da <HAL_TIM_Base_Start_IT+0x4e>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a12      	ldr	r2, [pc, #72]	@ (8002920 <HAL_TIM_Base_Start_IT+0x94>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d111      	bne.n	80028fe <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	689b      	ldr	r3, [r3, #8]
 80028e0:	f003 0307 	and.w	r3, r3, #7
 80028e4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b06      	cmp	r3, #6
 80028ea:	d010      	beq.n	800290e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681a      	ldr	r2, [r3, #0]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f042 0201 	orr.w	r2, r2, #1
 80028fa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028fc:	e007      	b.n	800290e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f042 0201 	orr.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800290e:	2300      	movs	r3, #0
}
 8002910:	4618      	mov	r0, r3
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	40012c00 	.word	0x40012c00
 8002920:	40000400 	.word	0x40000400

08002924 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	2b00      	cmp	r3, #0
 8002944:	d020      	beq.n	8002988 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d01b      	beq.n	8002988 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f06f 0202 	mvn.w	r2, #2
 8002958:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2201      	movs	r2, #1
 800295e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	f003 0303 	and.w	r3, r3, #3
 800296a:	2b00      	cmp	r3, #0
 800296c:	d003      	beq.n	8002976 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800296e:	6878      	ldr	r0, [r7, #4]
 8002970:	f000 f998 	bl	8002ca4 <HAL_TIM_IC_CaptureCallback>
 8002974:	e005      	b.n	8002982 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f000 f98b 	bl	8002c92 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f000 f99a 	bl	8002cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2200      	movs	r2, #0
 8002986:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	2b00      	cmp	r3, #0
 8002990:	d020      	beq.n	80029d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	f003 0304 	and.w	r3, r3, #4
 8002998:	2b00      	cmp	r3, #0
 800299a:	d01b      	beq.n	80029d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f06f 0204 	mvn.w	r2, #4
 80029a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2202      	movs	r2, #2
 80029aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d003      	beq.n	80029c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f972 	bl	8002ca4 <HAL_TIM_IC_CaptureCallback>
 80029c0:	e005      	b.n	80029ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029c2:	6878      	ldr	r0, [r7, #4]
 80029c4:	f000 f965 	bl	8002c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f000 f974 	bl	8002cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	f003 0308 	and.w	r3, r3, #8
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d020      	beq.n	8002a20 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	f003 0308 	and.w	r3, r3, #8
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d01b      	beq.n	8002a20 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f06f 0208 	mvn.w	r2, #8
 80029f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2204      	movs	r2, #4
 80029f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	f003 0303 	and.w	r3, r3, #3
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f94c 	bl	8002ca4 <HAL_TIM_IC_CaptureCallback>
 8002a0c:	e005      	b.n	8002a1a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f93f 	bl	8002c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 f94e 	bl	8002cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a20:	68bb      	ldr	r3, [r7, #8]
 8002a22:	f003 0310 	and.w	r3, r3, #16
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d020      	beq.n	8002a6c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	f003 0310 	and.w	r3, r3, #16
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d01b      	beq.n	8002a6c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f06f 0210 	mvn.w	r2, #16
 8002a3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2208      	movs	r2, #8
 8002a42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	69db      	ldr	r3, [r3, #28]
 8002a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d003      	beq.n	8002a5a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f000 f926 	bl	8002ca4 <HAL_TIM_IC_CaptureCallback>
 8002a58:	e005      	b.n	8002a66 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f919 	bl	8002c92 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f000 f928 	bl	8002cb6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f003 0301 	and.w	r3, r3, #1
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00c      	beq.n	8002a90 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d007      	beq.n	8002a90 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f06f 0201 	mvn.w	r2, #1
 8002a88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f7fe fae8 	bl	8001060 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d00c      	beq.n	8002ab4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d007      	beq.n	8002ab4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002aac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 fa6f 	bl	8002f92 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d00c      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d007      	beq.n	8002ad8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f8f8 	bl	8002cc8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00c      	beq.n	8002afc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	f003 0320 	and.w	r3, r3, #32
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d007      	beq.n	8002afc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f06f 0220 	mvn.w	r2, #32
 8002af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 fa42 	bl	8002f80 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002afc:	bf00      	nop
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}

08002b04 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b084      	sub	sp, #16
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d101      	bne.n	8002b20 <HAL_TIM_ConfigClockSource+0x1c>
 8002b1c:	2302      	movs	r3, #2
 8002b1e:	e0b4      	b.n	8002c8a <HAL_TIM_ConfigClockSource+0x186>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2201      	movs	r2, #1
 8002b24:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2202      	movs	r2, #2
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	689b      	ldr	r3, [r3, #8]
 8002b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b38:	68bb      	ldr	r3, [r7, #8]
 8002b3a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002b3e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002b46:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68ba      	ldr	r2, [r7, #8]
 8002b4e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b58:	d03e      	beq.n	8002bd8 <HAL_TIM_ConfigClockSource+0xd4>
 8002b5a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b5e:	f200 8087 	bhi.w	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b66:	f000 8086 	beq.w	8002c76 <HAL_TIM_ConfigClockSource+0x172>
 8002b6a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b6e:	d87f      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b70:	2b70      	cmp	r3, #112	@ 0x70
 8002b72:	d01a      	beq.n	8002baa <HAL_TIM_ConfigClockSource+0xa6>
 8002b74:	2b70      	cmp	r3, #112	@ 0x70
 8002b76:	d87b      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b78:	2b60      	cmp	r3, #96	@ 0x60
 8002b7a:	d050      	beq.n	8002c1e <HAL_TIM_ConfigClockSource+0x11a>
 8002b7c:	2b60      	cmp	r3, #96	@ 0x60
 8002b7e:	d877      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b80:	2b50      	cmp	r3, #80	@ 0x50
 8002b82:	d03c      	beq.n	8002bfe <HAL_TIM_ConfigClockSource+0xfa>
 8002b84:	2b50      	cmp	r3, #80	@ 0x50
 8002b86:	d873      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b88:	2b40      	cmp	r3, #64	@ 0x40
 8002b8a:	d058      	beq.n	8002c3e <HAL_TIM_ConfigClockSource+0x13a>
 8002b8c:	2b40      	cmp	r3, #64	@ 0x40
 8002b8e:	d86f      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b90:	2b30      	cmp	r3, #48	@ 0x30
 8002b92:	d064      	beq.n	8002c5e <HAL_TIM_ConfigClockSource+0x15a>
 8002b94:	2b30      	cmp	r3, #48	@ 0x30
 8002b96:	d86b      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002b98:	2b20      	cmp	r3, #32
 8002b9a:	d060      	beq.n	8002c5e <HAL_TIM_ConfigClockSource+0x15a>
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d867      	bhi.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d05c      	beq.n	8002c5e <HAL_TIM_ConfigClockSource+0x15a>
 8002ba4:	2b10      	cmp	r3, #16
 8002ba6:	d05a      	beq.n	8002c5e <HAL_TIM_ConfigClockSource+0x15a>
 8002ba8:	e062      	b.n	8002c70 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bae:	683b      	ldr	r3, [r7, #0]
 8002bb0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002bba:	f000 f96a 	bl	8002e92 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002bcc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68ba      	ldr	r2, [r7, #8]
 8002bd4:	609a      	str	r2, [r3, #8]
      break;
 8002bd6:	e04f      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002be8:	f000 f953 	bl	8002e92 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	689a      	ldr	r2, [r3, #8]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bfa:	609a      	str	r2, [r3, #8]
      break;
 8002bfc:	e03c      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c06:	683b      	ldr	r3, [r7, #0]
 8002c08:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c0a:	461a      	mov	r2, r3
 8002c0c:	f000 f8ca 	bl	8002da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2150      	movs	r1, #80	@ 0x50
 8002c16:	4618      	mov	r0, r3
 8002c18:	f000 f921 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002c1c:	e02c      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002c2a:	461a      	mov	r2, r3
 8002c2c:	f000 f8e8 	bl	8002e00 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2160      	movs	r1, #96	@ 0x60
 8002c36:	4618      	mov	r0, r3
 8002c38:	f000 f911 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002c3c:	e01c      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002c4a:	461a      	mov	r2, r3
 8002c4c:	f000 f8aa 	bl	8002da4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2140      	movs	r1, #64	@ 0x40
 8002c56:	4618      	mov	r0, r3
 8002c58:	f000 f901 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002c5c:	e00c      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	683b      	ldr	r3, [r7, #0]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4619      	mov	r1, r3
 8002c68:	4610      	mov	r0, r2
 8002c6a:	f000 f8f8 	bl	8002e5e <TIM_ITRx_SetConfig>
      break;
 8002c6e:	e003      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c70:	2301      	movs	r3, #1
 8002c72:	73fb      	strb	r3, [r7, #15]
      break;
 8002c74:	e000      	b.n	8002c78 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c76:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	2201      	movs	r2, #1
 8002c7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c92:	b480      	push	{r7}
 8002c94:	b083      	sub	sp, #12
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b083      	sub	sp, #12
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002cac:	bf00      	nop
 8002cae:	370c      	adds	r7, #12
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr

08002cb6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002cb6:	b480      	push	{r7}
 8002cb8:	b083      	sub	sp, #12
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002cbe:	bf00      	nop
 8002cc0:	370c      	adds	r7, #12
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bc80      	pop	{r7}
 8002cc6:	4770      	bx	lr

08002cc8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
	...

08002cdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cdc:	b480      	push	{r7}
 8002cde:	b085      	sub	sp, #20
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
 8002ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	4a2b      	ldr	r2, [pc, #172]	@ (8002d9c <TIM_Base_SetConfig+0xc0>)
 8002cf0:	4293      	cmp	r3, r2
 8002cf2:	d007      	beq.n	8002d04 <TIM_Base_SetConfig+0x28>
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cfa:	d003      	beq.n	8002d04 <TIM_Base_SetConfig+0x28>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	4a28      	ldr	r2, [pc, #160]	@ (8002da0 <TIM_Base_SetConfig+0xc4>)
 8002d00:	4293      	cmp	r3, r2
 8002d02:	d108      	bne.n	8002d16 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002d0c:	683b      	ldr	r3, [r7, #0]
 8002d0e:	685b      	ldr	r3, [r3, #4]
 8002d10:	68fa      	ldr	r2, [r7, #12]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a20      	ldr	r2, [pc, #128]	@ (8002d9c <TIM_Base_SetConfig+0xc0>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d007      	beq.n	8002d2e <TIM_Base_SetConfig+0x52>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d24:	d003      	beq.n	8002d2e <TIM_Base_SetConfig+0x52>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a1d      	ldr	r2, [pc, #116]	@ (8002da0 <TIM_Base_SetConfig+0xc4>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d108      	bne.n	8002d40 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d34:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	68fa      	ldr	r2, [r7, #12]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	695b      	ldr	r3, [r3, #20]
 8002d4a:	4313      	orrs	r3, r2
 8002d4c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	68fa      	ldr	r2, [r7, #12]
 8002d52:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	689a      	ldr	r2, [r3, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	681a      	ldr	r2, [r3, #0]
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	4a0d      	ldr	r2, [pc, #52]	@ (8002d9c <TIM_Base_SetConfig+0xc0>)
 8002d68:	4293      	cmp	r3, r2
 8002d6a:	d103      	bne.n	8002d74 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	691a      	ldr	r2, [r3, #16]
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	691b      	ldr	r3, [r3, #16]
 8002d7e:	f003 0301 	and.w	r3, r3, #1
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d005      	beq.n	8002d92 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691b      	ldr	r3, [r3, #16]
 8002d8a:	f023 0201 	bic.w	r2, r3, #1
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	611a      	str	r2, [r3, #16]
  }
}
 8002d92:	bf00      	nop
 8002d94:	3714      	adds	r7, #20
 8002d96:	46bd      	mov	sp, r7
 8002d98:	bc80      	pop	{r7}
 8002d9a:	4770      	bx	lr
 8002d9c:	40012c00 	.word	0x40012c00
 8002da0:	40000400 	.word	0x40000400

08002da4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b087      	sub	sp, #28
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	60f8      	str	r0, [r7, #12]
 8002dac:	60b9      	str	r1, [r7, #8]
 8002dae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	6a1b      	ldr	r3, [r3, #32]
 8002db4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	f023 0201 	bic.w	r2, r3, #1
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	699b      	ldr	r3, [r3, #24]
 8002dc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002dce:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	011b      	lsls	r3, r3, #4
 8002dd4:	693a      	ldr	r2, [r7, #16]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	f023 030a 	bic.w	r3, r3, #10
 8002de0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	693a      	ldr	r2, [r7, #16]
 8002dee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	621a      	str	r2, [r3, #32]
}
 8002df6:	bf00      	nop
 8002df8:	371c      	adds	r7, #28
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bc80      	pop	{r7}
 8002dfe:	4770      	bx	lr

08002e00 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b087      	sub	sp, #28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6a1b      	ldr	r3, [r3, #32]
 8002e10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	6a1b      	ldr	r3, [r3, #32]
 8002e16:	f023 0210 	bic.w	r2, r3, #16
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	699b      	ldr	r3, [r3, #24]
 8002e22:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e24:	693b      	ldr	r3, [r7, #16]
 8002e26:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002e2a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	031b      	lsls	r3, r3, #12
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4313      	orrs	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002e3c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	697a      	ldr	r2, [r7, #20]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	697a      	ldr	r2, [r7, #20]
 8002e52:	621a      	str	r2, [r3, #32]
}
 8002e54:	bf00      	nop
 8002e56:	371c      	adds	r7, #28
 8002e58:	46bd      	mov	sp, r7
 8002e5a:	bc80      	pop	{r7}
 8002e5c:	4770      	bx	lr

08002e5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b085      	sub	sp, #20
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002e74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e76:	683a      	ldr	r2, [r7, #0]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f043 0307 	orr.w	r3, r3, #7
 8002e80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	68fa      	ldr	r2, [r7, #12]
 8002e86:	609a      	str	r2, [r3, #8]
}
 8002e88:	bf00      	nop
 8002e8a:	3714      	adds	r7, #20
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e92:	b480      	push	{r7}
 8002e94:	b087      	sub	sp, #28
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	60f8      	str	r0, [r7, #12]
 8002e9a:	60b9      	str	r1, [r7, #8]
 8002e9c:	607a      	str	r2, [r7, #4]
 8002e9e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002eac:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002eae:	683b      	ldr	r3, [r7, #0]
 8002eb0:	021a      	lsls	r2, r3, #8
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	431a      	orrs	r2, r3
 8002eb6:	68bb      	ldr	r3, [r7, #8]
 8002eb8:	4313      	orrs	r3, r2
 8002eba:	697a      	ldr	r2, [r7, #20]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	697a      	ldr	r2, [r7, #20]
 8002ec4:	609a      	str	r2, [r3, #8]
}
 8002ec6:	bf00      	nop
 8002ec8:	371c      	adds	r7, #28
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	bc80      	pop	{r7}
 8002ece:	4770      	bx	lr

08002ed0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
 8002ed8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ee0:	2b01      	cmp	r3, #1
 8002ee2:	d101      	bne.n	8002ee8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e041      	b.n	8002f6c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2201      	movs	r2, #1
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	689b      	ldr	r3, [r3, #8]
 8002f06:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f0e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	68fa      	ldr	r2, [r7, #12]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68fa      	ldr	r2, [r7, #12]
 8002f20:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a14      	ldr	r2, [pc, #80]	@ (8002f78 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f28:	4293      	cmp	r3, r2
 8002f2a:	d009      	beq.n	8002f40 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f34:	d004      	beq.n	8002f40 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a10      	ldr	r2, [pc, #64]	@ (8002f7c <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d10c      	bne.n	8002f5a <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002f46:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	4313      	orrs	r3, r2
 8002f50:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	68ba      	ldr	r2, [r7, #8]
 8002f58:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2200      	movs	r2, #0
 8002f66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002f6a:	2300      	movs	r3, #0
}
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	3714      	adds	r7, #20
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bc80      	pop	{r7}
 8002f74:	4770      	bx	lr
 8002f76:	bf00      	nop
 8002f78:	40012c00 	.word	0x40012c00
 8002f7c:	40000400 	.word	0x40000400

08002f80 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr

08002f92 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b083      	sub	sp, #12
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f9a:	bf00      	nop
 8002f9c:	370c      	adds	r7, #12
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	bc80      	pop	{r7}
 8002fa2:	4770      	bx	lr

08002fa4 <memset>:
 8002fa4:	4603      	mov	r3, r0
 8002fa6:	4402      	add	r2, r0
 8002fa8:	4293      	cmp	r3, r2
 8002faa:	d100      	bne.n	8002fae <memset+0xa>
 8002fac:	4770      	bx	lr
 8002fae:	f803 1b01 	strb.w	r1, [r3], #1
 8002fb2:	e7f9      	b.n	8002fa8 <memset+0x4>

08002fb4 <__libc_init_array>:
 8002fb4:	b570      	push	{r4, r5, r6, lr}
 8002fb6:	2600      	movs	r6, #0
 8002fb8:	4d0c      	ldr	r5, [pc, #48]	@ (8002fec <__libc_init_array+0x38>)
 8002fba:	4c0d      	ldr	r4, [pc, #52]	@ (8002ff0 <__libc_init_array+0x3c>)
 8002fbc:	1b64      	subs	r4, r4, r5
 8002fbe:	10a4      	asrs	r4, r4, #2
 8002fc0:	42a6      	cmp	r6, r4
 8002fc2:	d109      	bne.n	8002fd8 <__libc_init_array+0x24>
 8002fc4:	f000 f81a 	bl	8002ffc <_init>
 8002fc8:	2600      	movs	r6, #0
 8002fca:	4d0a      	ldr	r5, [pc, #40]	@ (8002ff4 <__libc_init_array+0x40>)
 8002fcc:	4c0a      	ldr	r4, [pc, #40]	@ (8002ff8 <__libc_init_array+0x44>)
 8002fce:	1b64      	subs	r4, r4, r5
 8002fd0:	10a4      	asrs	r4, r4, #2
 8002fd2:	42a6      	cmp	r6, r4
 8002fd4:	d105      	bne.n	8002fe2 <__libc_init_array+0x2e>
 8002fd6:	bd70      	pop	{r4, r5, r6, pc}
 8002fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fdc:	4798      	blx	r3
 8002fde:	3601      	adds	r6, #1
 8002fe0:	e7ee      	b.n	8002fc0 <__libc_init_array+0xc>
 8002fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fe6:	4798      	blx	r3
 8002fe8:	3601      	adds	r6, #1
 8002fea:	e7f2      	b.n	8002fd2 <__libc_init_array+0x1e>
 8002fec:	08003038 	.word	0x08003038
 8002ff0:	08003038 	.word	0x08003038
 8002ff4:	08003038 	.word	0x08003038
 8002ff8:	0800303c 	.word	0x0800303c

08002ffc <_init>:
 8002ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ffe:	bf00      	nop
 8003000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003002:	bc08      	pop	{r3}
 8003004:	469e      	mov	lr, r3
 8003006:	4770      	bx	lr

08003008 <_fini>:
 8003008:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800300a:	bf00      	nop
 800300c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800300e:	bc08      	pop	{r3}
 8003010:	469e      	mov	lr, r3
 8003012:	4770      	bx	lr
