#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 26 12:12:17 2023
# Process ID: 78955
# Current directory: /home/s3310914/Documents/eca1
# Command line: vivado
# Log file: /home/s3310914/Documents/eca1/vivado.log
# Journal file: /home/s3310914/Documents/eca1/vivado.jou
# Running On: xoc2.ewi.utwente.nl, OS: Linux, CPU Frequency: 2600.000 MHz, CPU Physical cores: 24, Host memory: 269882 MB
#-----------------------------------------------------------
start_gui
open_project /home/s3310914/Documents/eca1/DMA/DMA.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.1 xfft_0
endgroup
delete_bd_objs [get_bd_cells xfft_0]
startgroup
set_property CONFIG.c_sg_length_width {21} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_axi_dma_0_0_synth_1
reset_run Main_xbar_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd}
set_property  ip_repo_paths  /home/s3310914/Documents/eca1/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {4.5 1906 455} [get_bd_cells inverter_0]
set_property location {4 1890 382} [get_bd_cells inverter_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins inverter_0/m_axis]
connect_bd_net [get_bd_pins inverter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
set_property location {3 1505 -86} [get_bd_cells axis_data_fifo_0]
set_property location {3 1633 -241} [get_bd_cells inverter_0]
set_property location {1 666 132} [get_bd_cells smartconnect_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property pfm_name Main [get_files {Main.bd}]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "scalable" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {} [get_bd_cells /zynq_ultra_ps_e_0]
set_property PFM.CLOCK {pl_clk0 {id "0" is_default "false" proc_sys_reset "/rst_ps8_0_96M" status "fixed" freq_hz "99999001"}} [get_bd_cells /zynq_ultra_ps_e_0]
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {3 1252 -239} [get_bd_cells inverter_0]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins inverter_0/m_axis]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {New Clocking Wizard} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/axi_clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Manual_Source {Auto}}  [get_bd_pins clk_wiz/clk_in1]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
delete_bd_objs [get_bd_nets clk_wiz_clk_out1] [get_bd_cells clk_wiz]
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_intf_nets inverter_0_m_axis] [get_bd_cells inverter_0]
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/s3310914/Documents/eca1/ip_repo [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {4 1383 -241} [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins inverter_0/axi_clk]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {3 1540 -179} [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
undo
undo
undo
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
undo
undo
undo
undo
redo
redo
delete_bd_objs [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv caes:user:inverter:1.0 inverter_0
endgroup
set_property location {3 1153 -217} [get_bd_cells inverter_0]
set_property location {3 1301 218} [get_bd_cells axi_dma_0]
set_property location {3 1294 175} [get_bd_cells axi_dma_0]
set_property location {3 1302 1} [get_bd_cells axis_data_fifo_0]
set_property location {3 1308 -160} [get_bd_cells inverter_0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
connect_bd_net [get_bd_pins inverter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins inverter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:inverter:1.0 [get_ips  Main_inverter_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_inverter_0_3] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
catch { config_ip_cache -export [get_ips -all Main_inverter_0_3] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_inverter_0_3_synth_1 -jobs 24
wait_on_run Main_inverter_0_3_synth_1
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis]
connect_bd_intf_net [get_bd_intf_pins inverter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:inverter:1.0 [get_ips  Main_inverter_0_3] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_inverter_0_3] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
catch { config_ip_cache -export [get_ips -all Main_inverter_0_3] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_inverter_0_3_synth_1 -jobs 24
wait_on_run Main_inverter_0_3_synth_1
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property location {1 389 281} [get_bd_cells rst_ps8_0_96M]
set_property location {2 882 -114} [get_bd_cells smartconnect_0]
set_property location {2 897 -81} [get_bd_cells smartconnect_0]
set_property location {1 335 127} [get_bd_cells rst_ps8_0_96M]
startgroup
set_property CONFIG.c_sg_length_width {23} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
startgroup
set_property CONFIG.c_sg_length_width {26} [get_bd_cells axi_dma_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_axi_dma_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
delete_bd_objs [get_bd_intf_nets axis_data_fifo_0_M_AXIS]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins inverter_0/s_axis]
delete_bd_objs [get_bd_cells axis_data_fifo_0]
set_property location {3 1306 -38} [get_bd_cells inverter_0]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property location {3 1294 -152} [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_data_fifo:2.1 axi_data_fifo_0
endgroup
undo
undo
set_property location {3 1294 -67} [get_bd_cells inverter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
set_property location {4 1358 97} [get_bd_cells axis_data_fifo_0]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins inverter_0/s_axis]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (99 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axis_data_fifo_0/s_axis_aclk]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
delete_bd_objs [get_bd_intf_nets inverter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells inverter_0]
report_ip_status -name ip_status 
startgroup
create_bd_cell -type ip -vlnv caes:user:convoluter:1.0 convoluter_0
endgroup
set_property location {4 1373 -74} [get_bd_cells convoluter_0]
connect_bd_net [get_bd_pins convoluter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
connect_bd_net [get_bd_pins convoluter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/M_AXIS] [get_bd_intf_pins convoluter_0/s_axis]
connect_bd_intf_net [get_bd_intf_pins convoluter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
reset_run synth_1
reset_run Main_convoluter_0_0_synth_1
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
reset_run Main_convoluter_0_0_synth_1
report_ip_status -name ip_status 
set_property  ip_repo_paths  {} [current_project]
update_ip_catalog
set_property  ip_repo_paths  /home/s3310914/Documents/ip_repo [current_project]
update_ip_catalog
report_ip_status -name ip_status 
delete_bd_objs [get_bd_intf_nets convoluter_0_m_axis] [get_bd_intf_nets axis_data_fifo_0_M_AXIS] [get_bd_cells convoluter_0]
startgroup
create_bd_cell -type ip -vlnv caes:user:convoluter:1.0 convoluter_0
endgroup
set_property location {4 1415 -64} [get_bd_cells convoluter_0]
connect_bd_net [get_bd_pins convoluter_0/axi_clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
connect_bd_net [get_bd_pins convoluter_0/axi_reset_n] [get_bd_pins rst_ps8_0_96M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins convoluter_0/s_axis] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
connect_bd_intf_net [get_bd_intf_pins convoluter_0/m_axis] [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
catch { config_ip_cache -export [get_ips -all Main_convoluter_0_1] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_convoluter_0_1_synth_1 -jobs 24
wait_on_run Main_convoluter_0_1_synth_1
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
catch { config_ip_cache -export [get_ips -all Main_smartconnect_0_1] }
catch { config_ip_cache -export [get_ips -all Main_convoluter_0_1] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all Main_auto_ds_1] }
catch { config_ip_cache -export [get_ips -all Main_auto_pc_1] }
export_ip_user_files -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd]
launch_runs Main_convoluter_0_1_synth_1 -jobs 24
wait_on_run Main_convoluter_0_1_synth_1
export_simulation -of_objects [get_files /home/s3310914/Documents/eca1/DMA/DMA.srcs/sources_1/bd/Main/Main.bd] -directory /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/sim_scripts -ip_user_files_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files -ipstatic_source_dir /home/s3310914/Documents/eca1/DMA/DMA.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/modelsim} {questa=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/questa} {xcelium=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/xcelium} {vcs=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/vcs} {riviera=/home/s3310914/Documents/eca1/DMA/DMA.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name convoluter_v1_0_project -directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project /home/s3310914/Documents/ip_repo/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
reset_run synth_1
close_project
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name convoluter_v1_0_project -directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project /home/s3310914/Documents/ip_repo/component.xml
update_compile_order -fileset sources_1
close_project
regenerate_bd_layout
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
config_ip_cache -clear_output_repo
report_ip_status -name ip_status 
startgroup
set_property CONFIG.image_size {14} [get_bd_cells convoluter_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
startgroup
set_property CONFIG.image_size {132} [get_bd_cells convoluter_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
close_design
wait_on_run Main_convoluter_0_1_synth_1
reset_run synth_1
reset_run Main_convoluter_0_1_synth_1
startgroup
set_property CONFIG.image_size {52} [get_bd_cells convoluter_0]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
startgroup
set_property CONFIG.image_size {24} [get_bd_cells convoluter_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
startgroup
set_property CONFIG.image_size {61} [get_bd_cells convoluter_0]
endgroup
save_bd_design
reset_run synth_1
reset_run Main_convoluter_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
launch_simulation
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv caes:user:convoluter:1.0 [get_ips  Main_convoluter_0_1] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips Main_convoluter_0_1] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
set_property CONFIG.image_size {24} [get_bd_cells convoluter_0]
endgroup
update_ip_catalog -rebuild
ipx::edit_ip_in_project -upgrade true -name convoluter_v1_0_project -directory /home/s3310914/Documents/eca1/DMA/DMA.tmp/convoluter_v1_0_project /home/s3310914/Documents/ip_repo/component.xml
update_compile_order -fileset sources_1
close_project
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
open_run impl_1
report_methodology -name ultrafast_methodology_1
