<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\FPGA\proj\fir40\fir40\impl\gwsynthesis\fir40.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-3</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Sep 08 23:18:17 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>4825</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>4665</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>m_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>m_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>m_clk</td>
<td>100.000(MHz)</td>
<td>112.049(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>m_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>m_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>1.075</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[31]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.887</td>
</tr>
<tr>
<td>2</td>
<td>1.105</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[35]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.858</td>
</tr>
<tr>
<td>3</td>
<td>1.105</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[32]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.858</td>
</tr>
<tr>
<td>4</td>
<td>1.273</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[33]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.690</td>
</tr>
<tr>
<td>5</td>
<td>1.277</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[30]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.686</td>
</tr>
<tr>
<td>6</td>
<td>1.360</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[31]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.603</td>
</tr>
<tr>
<td>7</td>
<td>1.363</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[25]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.599</td>
</tr>
<tr>
<td>8</td>
<td>1.369</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[23]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.594</td>
</tr>
<tr>
<td>9</td>
<td>1.386</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[33]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.577</td>
</tr>
<tr>
<td>10</td>
<td>1.423</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[34]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.540</td>
</tr>
<tr>
<td>11</td>
<td>1.470</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[19]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.493</td>
</tr>
<tr>
<td>12</td>
<td>1.536</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[34]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.427</td>
</tr>
<tr>
<td>13</td>
<td>1.541</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[32]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.421</td>
</tr>
<tr>
<td>14</td>
<td>1.542</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[22]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.421</td>
</tr>
<tr>
<td>15</td>
<td>1.546</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[35]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.417</td>
</tr>
<tr>
<td>16</td>
<td>1.574</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[28]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.389</td>
</tr>
<tr>
<td>17</td>
<td>1.609</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[27]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.354</td>
</tr>
<tr>
<td>18</td>
<td>1.615</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[29]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.348</td>
</tr>
<tr>
<td>19</td>
<td>1.621</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[30]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.341</td>
</tr>
<tr>
<td>20</td>
<td>1.644</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[26]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.319</td>
</tr>
<tr>
<td>21</td>
<td>1.683</td>
<td>h_40[11]_7_s0/Q</td>
<td>mult_4100_s4/B[34]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.280</td>
</tr>
<tr>
<td>22</td>
<td>1.683</td>
<td>h_40[11]_7_s0/Q</td>
<td>mult_4100_s4/B[32]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.280</td>
</tr>
<tr>
<td>23</td>
<td>1.692</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[28]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.271</td>
</tr>
<tr>
<td>24</td>
<td>1.693</td>
<td>h_40[5]_6_s0/Q</td>
<td>mult_3368_s4/B[25]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.270</td>
</tr>
<tr>
<td>25</td>
<td>1.714</td>
<td>h_40[16]_0_s0/Q</td>
<td>mult_4710_s4/B[24]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>4.248</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.430</td>
<td>h_40[0]_0_s2/Q</td>
<td>h_40[0]_0_s2/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>2</td>
<td>0.472</td>
<td>h_40[0]_0_s2/Q</td>
<td>h_40[0]_0_s10/AD[0]</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.484</td>
</tr>
<tr>
<td>3</td>
<td>0.539</td>
<td>data_in_en_r3_s0/Q</td>
<td>data_in_en_r4_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>4</td>
<td>0.539</td>
<td>data_in_en_r2_s0/Q</td>
<td>data_in_en_r3_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.550</td>
</tr>
<tr>
<td>5</td>
<td>0.542</td>
<td>h_40[37]_2_s0/Q</td>
<td>h_40[38]_2_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>6</td>
<td>0.542</td>
<td>h_40[37]_5_s0/Q</td>
<td>h_40[38]_5_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>7</td>
<td>0.542</td>
<td>h_40[37]_8_s0/Q</td>
<td>h_40[38]_8_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>8</td>
<td>0.542</td>
<td>h_40[37]_9_s0/Q</td>
<td>h_40[38]_9_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>9</td>
<td>0.542</td>
<td>h_40[37]_15_s0/Q</td>
<td>h_40[38]_15_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>10</td>
<td>0.542</td>
<td>h_40[37]_17_s0/Q</td>
<td>h_40[38]_17_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>11</td>
<td>0.542</td>
<td>h_40[37]_18_s0/Q</td>
<td>h_40[38]_18_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>12</td>
<td>0.542</td>
<td>h_40[37]_20_s0/Q</td>
<td>h_40[38]_20_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>13</td>
<td>0.542</td>
<td>h_40[37]_22_s0/Q</td>
<td>h_40[38]_22_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>14</td>
<td>0.542</td>
<td>h_40[37]_25_s0/Q</td>
<td>h_40[38]_25_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>15</td>
<td>0.542</td>
<td>h_40[37]_28_s0/Q</td>
<td>h_40[38]_28_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>16</td>
<td>0.542</td>
<td>h_40[37]_30_s0/Q</td>
<td>h_40[38]_30_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>17</td>
<td>0.542</td>
<td>h_40[34]_4_s0/Q</td>
<td>h_40[35]_4_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>18</td>
<td>0.542</td>
<td>h_40[34]_11_s0/Q</td>
<td>h_40[35]_11_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>19</td>
<td>0.542</td>
<td>h_40[34]_27_s0/Q</td>
<td>h_40[35]_27_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>20</td>
<td>0.542</td>
<td>h_40[33]_23_s0/Q</td>
<td>h_40[34]_23_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>21</td>
<td>0.542</td>
<td>h_40[32]_2_s0/Q</td>
<td>h_40[33]_2_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>22</td>
<td>0.542</td>
<td>h_40[32]_20_s0/Q</td>
<td>h_40[33]_20_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>23</td>
<td>0.542</td>
<td>h_40[31]_21_s0/Q</td>
<td>h_40[32]_21_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>24</td>
<td>0.542</td>
<td>h_40[31]_25_s0/Q</td>
<td>h_40[32]_25_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
<tr>
<td>25</td>
<td>0.542</td>
<td>h_40[31]_31_s0/Q</td>
<td>h_40[32]_31_s0/D</td>
<td>m_clk:[R]</td>
<td>m_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.553</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[2]_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[2]_29_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[2]_25_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[2]_17_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[2]_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[3]_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[5]_1_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[9]_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[17]_1_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.911</td>
<td>4.911</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>m_clk</td>
<td>h_40[33]_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.075</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.813</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>3.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/COUT</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>n6544_s/CIN</td>
</tr>
<tr>
<td>3.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">n6544_s/COUT</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>n6543_s/CIN</td>
</tr>
<tr>
<td>4.466</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n6543_s/SUM</td>
</tr>
<tr>
<td>5.813</td>
<td>1.348</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.096, 42.886%; route: 2.559, 52.367%; tC2Q: 0.232, 4.747%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>3.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/COUT</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>n6544_s/CIN</td>
</tr>
<tr>
<td>3.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">n6544_s/COUT</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>n6543_s/CIN</td>
</tr>
<tr>
<td>4.031</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n6543_s/COUT</td>
</tr>
<tr>
<td>4.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>n6525_s/CIN</td>
</tr>
<tr>
<td>4.501</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">n6525_s/SUM</td>
</tr>
<tr>
<td>5.784</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 43.869%; route: 2.495, 51.355%; tC2Q: 0.232, 4.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.105</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>3.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/COUT</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>n6544_s/CIN</td>
</tr>
<tr>
<td>3.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">n6544_s/COUT</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>n6543_s/CIN</td>
</tr>
<tr>
<td>4.031</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n6543_s/COUT</td>
</tr>
<tr>
<td>4.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>n6525_s/CIN</td>
</tr>
<tr>
<td>4.501</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">n6525_s/SUM</td>
</tr>
<tr>
<td>5.784</td>
<td>1.283</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 43.869%; route: 2.495, 51.355%; tC2Q: 0.232, 4.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.616</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>3.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/COUT</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>n6544_s/CIN</td>
</tr>
<tr>
<td>3.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">n6544_s/COUT</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>n6543_s/CIN</td>
</tr>
<tr>
<td>4.031</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n6543_s/COUT</td>
</tr>
<tr>
<td>4.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>n6525_s/CIN</td>
</tr>
<tr>
<td>4.501</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">n6525_s/SUM</td>
</tr>
<tr>
<td>5.616</td>
<td>1.115</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 45.442%; route: 2.327, 49.611%; tC2Q: 0.232, 4.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.277</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>3.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/COUT</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>n6544_s/CIN</td>
</tr>
<tr>
<td>4.430</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">n6544_s/SUM</td>
</tr>
<tr>
<td>5.612</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.061, 43.977%; route: 2.393, 51.072%; tC2Q: 0.232, 4.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.360</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/COUT</td>
</tr>
<tr>
<td>3.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3811_s/CIN</td>
</tr>
<tr>
<td>3.300</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3811_s/COUT</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][B]</td>
<td>n3810_s/CIN</td>
</tr>
<tr>
<td>3.336</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n3810_s/COUT</td>
</tr>
<tr>
<td>3.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td>n3809_s/CIN</td>
</tr>
<tr>
<td>3.806</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n3809_s/SUM</td>
</tr>
<tr>
<td>5.529</td>
<td>1.723</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.885, 40.948%; route: 2.486, 54.012%; tC2Q: 0.232, 5.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.525</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>4.254</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/SUM</td>
</tr>
<tr>
<td>5.525</td>
<td>1.271</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.885, 40.979%; route: 2.483, 53.977%; tC2Q: 0.232, 5.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>4.184</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/SUM</td>
</tr>
<tr>
<td>5.520</td>
<td>1.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.814, 39.497%; route: 2.547, 55.453%; tC2Q: 0.232, 5.050%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/COUT</td>
</tr>
<tr>
<td>3.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3811_s/CIN</td>
</tr>
<tr>
<td>3.300</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3811_s/COUT</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][B]</td>
<td>n3810_s/CIN</td>
</tr>
<tr>
<td>3.336</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n3810_s/COUT</td>
</tr>
<tr>
<td>3.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td>n3809_s/CIN</td>
</tr>
<tr>
<td>3.371</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n3809_s/COUT</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>n3791_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">n3791_s/SUM</td>
</tr>
<tr>
<td>5.503</td>
<td>1.662</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[33]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 41.949%; route: 2.425, 52.982%; tC2Q: 0.232, 5.069%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>3.960</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/COUT</td>
</tr>
<tr>
<td>3.960</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][B]</td>
<td>n6544_s/CIN</td>
</tr>
<tr>
<td>3.996</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][B]</td>
<td style=" background: #97FFFF;">n6544_s/COUT</td>
</tr>
<tr>
<td>3.996</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[1][A]</td>
<td>n6543_s/CIN</td>
</tr>
<tr>
<td>4.031</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][A]</td>
<td style=" background: #97FFFF;">n6543_s/COUT</td>
</tr>
<tr>
<td>4.031</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C32[1][B]</td>
<td>n6525_s/CIN</td>
</tr>
<tr>
<td>4.501</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R22C32[1][B]</td>
<td style=" background: #97FFFF;">n6525_s/SUM</td>
</tr>
<tr>
<td>5.466</td>
<td>0.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 46.942%; route: 2.177, 47.948%; tC2Q: 0.232, 5.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.470</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.419</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>4.043</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/SUM</td>
</tr>
<tr>
<td>5.419</td>
<td>1.376</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 37.248%; route: 2.587, 57.588%; tC2Q: 0.232, 5.163%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.536</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.353</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/COUT</td>
</tr>
<tr>
<td>3.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3811_s/CIN</td>
</tr>
<tr>
<td>3.300</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3811_s/COUT</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][B]</td>
<td>n3810_s/CIN</td>
</tr>
<tr>
<td>3.336</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n3810_s/COUT</td>
</tr>
<tr>
<td>3.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td>n3809_s/CIN</td>
</tr>
<tr>
<td>3.371</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n3809_s/COUT</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>n3791_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">n3791_s/SUM</td>
</tr>
<tr>
<td>5.353</td>
<td>1.512</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 43.369%; route: 2.275, 51.391%; tC2Q: 0.232, 5.240%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/COUT</td>
</tr>
<tr>
<td>3.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3811_s/CIN</td>
</tr>
<tr>
<td>3.300</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3811_s/COUT</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][B]</td>
<td>n3810_s/CIN</td>
</tr>
<tr>
<td>3.336</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n3810_s/COUT</td>
</tr>
<tr>
<td>3.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td>n3809_s/CIN</td>
</tr>
<tr>
<td>3.371</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n3809_s/COUT</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>n3791_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">n3791_s/SUM</td>
</tr>
<tr>
<td>5.347</td>
<td>1.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 43.425%; route: 2.269, 51.328%; tC2Q: 0.232, 5.247%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.347</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>4.149</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/SUM</td>
</tr>
<tr>
<td>5.347</td>
<td>1.198</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[22]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 40.247%; route: 2.409, 54.505%; tC2Q: 0.232, 5.248%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.342</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/COUT</td>
</tr>
<tr>
<td>3.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3811_s/CIN</td>
</tr>
<tr>
<td>3.300</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3811_s/COUT</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][B]</td>
<td>n3810_s/CIN</td>
</tr>
<tr>
<td>3.336</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n3810_s/COUT</td>
</tr>
<tr>
<td>3.336</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[1][A]</td>
<td>n3809_s/CIN</td>
</tr>
<tr>
<td>3.371</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">n3809_s/COUT</td>
</tr>
<tr>
<td>3.371</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][B]</td>
<td>n3791_s/CIN</td>
</tr>
<tr>
<td>3.841</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R17C32[1][B]</td>
<td style=" background: #97FFFF;">n3791_s/SUM</td>
</tr>
<tr>
<td>5.342</td>
<td>1.502</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[35]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 43.473%; route: 2.265, 51.274%; tC2Q: 0.232, 5.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.315</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>4.360</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/SUM</td>
</tr>
<tr>
<td>5.315</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.990, 45.348%; route: 2.167, 49.366%; tC2Q: 0.232, 5.286%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>4.325</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/SUM</td>
</tr>
<tr>
<td>5.280</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[27]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.955, 44.906%; route: 2.167, 49.765%; tC2Q: 0.232, 5.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.615</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>3.855</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/COUT</td>
</tr>
<tr>
<td>3.855</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][A]</td>
<td>n6547_s/CIN</td>
</tr>
<tr>
<td>3.890</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][A]</td>
<td style=" background: #97FFFF;">n6547_s/COUT</td>
</tr>
<tr>
<td>3.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[2][B]</td>
<td>n6546_s/CIN</td>
</tr>
<tr>
<td>3.925</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[2][B]</td>
<td style=" background: #97FFFF;">n6546_s/COUT</td>
</tr>
<tr>
<td>3.925</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C32[0][A]</td>
<td>n6545_s/CIN</td>
</tr>
<tr>
<td>4.395</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C32[0][A]</td>
<td style=" background: #97FFFF;">n6545_s/SUM</td>
</tr>
<tr>
<td>5.273</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[29]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.026, 46.591%; route: 2.090, 48.073%; tC2Q: 0.232, 5.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.621</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.267</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.265</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/COUT</td>
</tr>
<tr>
<td>3.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][A]</td>
<td>n3811_s/CIN</td>
</tr>
<tr>
<td>3.300</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][A]</td>
<td style=" background: #97FFFF;">n3811_s/COUT</td>
</tr>
<tr>
<td>3.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C32[0][B]</td>
<td>n3810_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[0][B]</td>
<td style=" background: #97FFFF;">n3810_s/SUM</td>
</tr>
<tr>
<td>5.267</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.850, 42.606%; route: 2.260, 52.050%; tC2Q: 0.232, 5.344%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.245</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>3.784</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/COUT</td>
</tr>
<tr>
<td>3.784</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][A]</td>
<td>n6549_s/CIN</td>
</tr>
<tr>
<td>3.820</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][A]</td>
<td style=" background: #97FFFF;">n6549_s/COUT</td>
</tr>
<tr>
<td>3.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[1][B]</td>
<td>n6548_s/CIN</td>
</tr>
<tr>
<td>4.290</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[1][B]</td>
<td style=" background: #97FFFF;">n6548_s/SUM</td>
</tr>
<tr>
<td>5.245</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[26]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.920, 44.457%; route: 2.167, 50.171%; tC2Q: 0.232, 5.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[11]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4100_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][B]</td>
<td>h_40[11]_7_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C20[1][B]</td>
<td style=" font-weight:bold;">h_40[11]_7_s0/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>n5315_s/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">n5315_s/COUT</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td>n5314_s/CIN</td>
</tr>
<tr>
<td>3.101</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">n5314_s/COUT</td>
</tr>
<tr>
<td>3.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>n5313_s/CIN</td>
</tr>
<tr>
<td>3.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">n5313_s/COUT</td>
</tr>
<tr>
<td>3.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>n5312_s/CIN</td>
</tr>
<tr>
<td>3.171</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">n5312_s/COUT</td>
</tr>
<tr>
<td>3.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>n5311_s/CIN</td>
</tr>
<tr>
<td>3.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">n5311_s/COUT</td>
</tr>
<tr>
<td>3.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>n5310_s/CIN</td>
</tr>
<tr>
<td>3.242</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">n5310_s/COUT</td>
</tr>
<tr>
<td>3.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>n5309_s/CIN</td>
</tr>
<tr>
<td>3.277</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">n5309_s/COUT</td>
</tr>
<tr>
<td>3.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>n5308_s/CIN</td>
</tr>
<tr>
<td>3.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">n5308_s/COUT</td>
</tr>
<tr>
<td>3.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][A]</td>
<td>n5307_s/CIN</td>
</tr>
<tr>
<td>3.347</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">n5307_s/COUT</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td>n5306_s/CIN</td>
</tr>
<tr>
<td>3.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">n5306_s/COUT</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][A]</td>
<td>n5305_s/CIN</td>
</tr>
<tr>
<td>3.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">n5305_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>n5304_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">n5304_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>n5303_s/CIN</td>
</tr>
<tr>
<td>3.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">n5303_s/COUT</td>
</tr>
<tr>
<td>3.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>n5302_s/CIN</td>
</tr>
<tr>
<td>3.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n5302_s/COUT</td>
</tr>
<tr>
<td>3.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>n5301_s/CIN</td>
</tr>
<tr>
<td>3.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">n5301_s/COUT</td>
</tr>
<tr>
<td>3.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][B]</td>
<td>n5300_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">n5300_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>n5299_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">n5299_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>n5298_s/CIN</td>
</tr>
<tr>
<td>3.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">n5298_s/COUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>n5297_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">n5297_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>n5296_s/CIN</td>
</tr>
<tr>
<td>3.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n5296_s/COUT</td>
</tr>
<tr>
<td>3.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>n5295_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">n5295_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n5294_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n5294_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n5293_s/CIN</td>
</tr>
<tr>
<td>3.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n5293_s/COUT</td>
</tr>
<tr>
<td>3.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td>n5292_s/CIN</td>
</tr>
<tr>
<td>3.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">n5292_s/COUT</td>
</tr>
<tr>
<td>3.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td>n5291_s/CIN</td>
</tr>
<tr>
<td>3.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">n5291_s/COUT</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>n5273_s/CIN</td>
</tr>
<tr>
<td>4.380</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">n5273_s/SUM</td>
</tr>
<tr>
<td>5.205</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">mult_4100_s4/B[34]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>mult_4100_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>mult_4100_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.885, 44.042%; route: 2.163, 50.537%; tC2Q: 0.232, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[11]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4100_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C20[1][B]</td>
<td>h_40[11]_7_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C20[1][B]</td>
<td style=" font-weight:bold;">h_40[11]_7_s0/Q</td>
</tr>
<tr>
<td>2.496</td>
<td>1.338</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[1][A]</td>
<td>n5315_s/I0</td>
</tr>
<tr>
<td>3.066</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C25[1][A]</td>
<td style=" background: #97FFFF;">n5315_s/COUT</td>
</tr>
<tr>
<td>3.066</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C25[1][B]</td>
<td>n5314_s/CIN</td>
</tr>
<tr>
<td>3.101</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C25[1][B]</td>
<td style=" background: #97FFFF;">n5314_s/COUT</td>
</tr>
<tr>
<td>3.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][A]</td>
<td>n5313_s/CIN</td>
</tr>
<tr>
<td>3.136</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][A]</td>
<td style=" background: #97FFFF;">n5313_s/COUT</td>
</tr>
<tr>
<td>3.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C25[2][B]</td>
<td>n5312_s/CIN</td>
</tr>
<tr>
<td>3.171</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C25[2][B]</td>
<td style=" background: #97FFFF;">n5312_s/COUT</td>
</tr>
<tr>
<td>3.171</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][A]</td>
<td>n5311_s/CIN</td>
</tr>
<tr>
<td>3.206</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][A]</td>
<td style=" background: #97FFFF;">n5311_s/COUT</td>
</tr>
<tr>
<td>3.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[0][B]</td>
<td>n5310_s/CIN</td>
</tr>
<tr>
<td>3.242</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[0][B]</td>
<td style=" background: #97FFFF;">n5310_s/COUT</td>
</tr>
<tr>
<td>3.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][A]</td>
<td>n5309_s/CIN</td>
</tr>
<tr>
<td>3.277</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][A]</td>
<td style=" background: #97FFFF;">n5309_s/COUT</td>
</tr>
<tr>
<td>3.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[1][B]</td>
<td>n5308_s/CIN</td>
</tr>
<tr>
<td>3.312</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[1][B]</td>
<td style=" background: #97FFFF;">n5308_s/COUT</td>
</tr>
<tr>
<td>3.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][A]</td>
<td>n5307_s/CIN</td>
</tr>
<tr>
<td>3.347</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][A]</td>
<td style=" background: #97FFFF;">n5307_s/COUT</td>
</tr>
<tr>
<td>3.347</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C26[2][B]</td>
<td>n5306_s/CIN</td>
</tr>
<tr>
<td>3.382</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C26[2][B]</td>
<td style=" background: #97FFFF;">n5306_s/COUT</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][A]</td>
<td>n5305_s/CIN</td>
</tr>
<tr>
<td>3.418</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][A]</td>
<td style=" background: #97FFFF;">n5305_s/COUT</td>
</tr>
<tr>
<td>3.418</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[0][B]</td>
<td>n5304_s/CIN</td>
</tr>
<tr>
<td>3.453</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[0][B]</td>
<td style=" background: #97FFFF;">n5304_s/COUT</td>
</tr>
<tr>
<td>3.453</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][A]</td>
<td>n5303_s/CIN</td>
</tr>
<tr>
<td>3.488</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td style=" background: #97FFFF;">n5303_s/COUT</td>
</tr>
<tr>
<td>3.488</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[1][B]</td>
<td>n5302_s/CIN</td>
</tr>
<tr>
<td>3.523</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[1][B]</td>
<td style=" background: #97FFFF;">n5302_s/COUT</td>
</tr>
<tr>
<td>3.523</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][A]</td>
<td>n5301_s/CIN</td>
</tr>
<tr>
<td>3.558</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][A]</td>
<td style=" background: #97FFFF;">n5301_s/COUT</td>
</tr>
<tr>
<td>3.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C27[2][B]</td>
<td>n5300_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C27[2][B]</td>
<td style=" background: #97FFFF;">n5300_s/COUT</td>
</tr>
<tr>
<td>3.594</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][A]</td>
<td>n5299_s/CIN</td>
</tr>
<tr>
<td>3.629</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][A]</td>
<td style=" background: #97FFFF;">n5299_s/COUT</td>
</tr>
<tr>
<td>3.629</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[0][B]</td>
<td>n5298_s/CIN</td>
</tr>
<tr>
<td>3.664</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[0][B]</td>
<td style=" background: #97FFFF;">n5298_s/COUT</td>
</tr>
<tr>
<td>3.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][A]</td>
<td>n5297_s/CIN</td>
</tr>
<tr>
<td>3.699</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][A]</td>
<td style=" background: #97FFFF;">n5297_s/COUT</td>
</tr>
<tr>
<td>3.699</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[1][B]</td>
<td>n5296_s/CIN</td>
</tr>
<tr>
<td>3.734</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[1][B]</td>
<td style=" background: #97FFFF;">n5296_s/COUT</td>
</tr>
<tr>
<td>3.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][A]</td>
<td>n5295_s/CIN</td>
</tr>
<tr>
<td>3.770</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][A]</td>
<td style=" background: #97FFFF;">n5295_s/COUT</td>
</tr>
<tr>
<td>3.770</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C28[2][B]</td>
<td>n5294_s/CIN</td>
</tr>
<tr>
<td>3.805</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C28[2][B]</td>
<td style=" background: #97FFFF;">n5294_s/COUT</td>
</tr>
<tr>
<td>3.805</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][A]</td>
<td>n5293_s/CIN</td>
</tr>
<tr>
<td>3.840</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">n5293_s/COUT</td>
</tr>
<tr>
<td>3.840</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[0][B]</td>
<td>n5292_s/CIN</td>
</tr>
<tr>
<td>3.875</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">n5292_s/COUT</td>
</tr>
<tr>
<td>3.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R16C29[1][A]</td>
<td>n5291_s/CIN</td>
</tr>
<tr>
<td>3.910</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][A]</td>
<td style=" background: #97FFFF;">n5291_s/COUT</td>
</tr>
<tr>
<td>3.910</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[1][B]</td>
<td>n5273_s/CIN</td>
</tr>
<tr>
<td>4.380</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[1][B]</td>
<td style=" background: #97FFFF;">n5273_s/SUM</td>
</tr>
<tr>
<td>5.205</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td style=" font-weight:bold;">mult_4100_s4/B[32]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>mult_4100_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R19[2][B]</td>
<td>mult_4100_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.885, 44.042%; route: 2.163, 50.537%; tC2Q: 0.232, 5.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.160</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/COUT</td>
</tr>
<tr>
<td>3.160</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][B]</td>
<td>n3814_s/CIN</td>
</tr>
<tr>
<td>3.195</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">n3814_s/COUT</td>
</tr>
<tr>
<td>3.195</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][A]</td>
<td>n3813_s/CIN</td>
</tr>
<tr>
<td>3.230</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][A]</td>
<td style=" background: #97FFFF;">n3813_s/COUT</td>
</tr>
<tr>
<td>3.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[2][B]</td>
<td>n3812_s/CIN</td>
</tr>
<tr>
<td>3.700</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[2][B]</td>
<td style=" background: #97FFFF;">n3812_s/SUM</td>
</tr>
<tr>
<td>5.197</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[28]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 41.659%; route: 2.260, 52.908%; tC2Q: 0.232, 5.432%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.196</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[5]_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_3368_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[0][A]</td>
<td>h_40[5]_6_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C29[0][A]</td>
<td style=" font-weight:bold;">h_40[5]_6_s0/Q</td>
</tr>
<tr>
<td>1.921</td>
<td>0.763</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[0][B]</td>
<td>n3834_s/I0</td>
</tr>
<tr>
<td>2.491</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C28[0][B]</td>
<td style=" background: #97FFFF;">n3834_s/COUT</td>
</tr>
<tr>
<td>2.491</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C28[1][A]</td>
<td>n3833_s/CIN</td>
</tr>
<tr>
<td>2.526</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C28[1][A]</td>
<td style=" background: #97FFFF;">n3833_s/COUT</td>
</tr>
<tr>
<td>2.526</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[1][B]</td>
<td>n3832_s/CIN</td>
</tr>
<tr>
<td>2.561</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[1][B]</td>
<td style=" background: #97FFFF;">n3832_s/COUT</td>
</tr>
<tr>
<td>2.561</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][A]</td>
<td>n3831_s/CIN</td>
</tr>
<tr>
<td>2.596</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][A]</td>
<td style=" background: #97FFFF;">n3831_s/COUT</td>
</tr>
<tr>
<td>2.596</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C28[2][B]</td>
<td>n3830_s/CIN</td>
</tr>
<tr>
<td>2.632</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C28[2][B]</td>
<td style=" background: #97FFFF;">n3830_s/COUT</td>
</tr>
<tr>
<td>2.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][A]</td>
<td>n3829_s/CIN</td>
</tr>
<tr>
<td>2.667</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">n3829_s/COUT</td>
</tr>
<tr>
<td>2.667</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[0][B]</td>
<td>n3828_s/CIN</td>
</tr>
<tr>
<td>2.702</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][B]</td>
<td style=" background: #97FFFF;">n3828_s/COUT</td>
</tr>
<tr>
<td>2.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][A]</td>
<td>n3827_s/CIN</td>
</tr>
<tr>
<td>2.737</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][A]</td>
<td style=" background: #97FFFF;">n3827_s/COUT</td>
</tr>
<tr>
<td>2.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[1][B]</td>
<td>n3826_s/CIN</td>
</tr>
<tr>
<td>2.772</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[1][B]</td>
<td style=" background: #97FFFF;">n3826_s/COUT</td>
</tr>
<tr>
<td>2.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][A]</td>
<td>n3825_s/CIN</td>
</tr>
<tr>
<td>2.808</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][A]</td>
<td style=" background: #97FFFF;">n3825_s/COUT</td>
</tr>
<tr>
<td>2.808</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C29[2][B]</td>
<td>n3824_s/CIN</td>
</tr>
<tr>
<td>2.843</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C29[2][B]</td>
<td style=" background: #97FFFF;">n3824_s/COUT</td>
</tr>
<tr>
<td>2.843</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][A]</td>
<td>n3823_s/CIN</td>
</tr>
<tr>
<td>2.878</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][A]</td>
<td style=" background: #97FFFF;">n3823_s/COUT</td>
</tr>
<tr>
<td>2.878</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[0][B]</td>
<td>n3822_s/CIN</td>
</tr>
<tr>
<td>2.913</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[0][B]</td>
<td style=" background: #97FFFF;">n3822_s/COUT</td>
</tr>
<tr>
<td>2.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][A]</td>
<td>n3821_s/CIN</td>
</tr>
<tr>
<td>2.948</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" background: #97FFFF;">n3821_s/COUT</td>
</tr>
<tr>
<td>2.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[1][B]</td>
<td>n3820_s/CIN</td>
</tr>
<tr>
<td>2.984</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">n3820_s/COUT</td>
</tr>
<tr>
<td>2.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][A]</td>
<td>n3819_s/CIN</td>
</tr>
<tr>
<td>3.019</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][A]</td>
<td style=" background: #97FFFF;">n3819_s/COUT</td>
</tr>
<tr>
<td>3.019</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C30[2][B]</td>
<td>n3818_s/CIN</td>
</tr>
<tr>
<td>3.054</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" background: #97FFFF;">n3818_s/COUT</td>
</tr>
<tr>
<td>3.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][A]</td>
<td>n3817_s/CIN</td>
</tr>
<tr>
<td>3.089</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">n3817_s/COUT</td>
</tr>
<tr>
<td>3.089</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[0][B]</td>
<td>n3816_s/CIN</td>
</tr>
<tr>
<td>3.124</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][B]</td>
<td style=" background: #97FFFF;">n3816_s/COUT</td>
</tr>
<tr>
<td>3.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C31[1][A]</td>
<td>n3815_s/CIN</td>
</tr>
<tr>
<td>3.594</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][A]</td>
<td style=" background: #97FFFF;">n3815_s/SUM</td>
</tr>
<tr>
<td>5.196</td>
<td>1.602</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td style=" font-weight:bold;">mult_3368_s4/B[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[4][A]</td>
<td>mult_3368_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.674, 39.194%; route: 2.364, 55.373%; tC2Q: 0.232, 5.433%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[16]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mult_4710_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C21[1][A]</td>
<td>h_40[16]_0_s0/CLK</td>
</tr>
<tr>
<td>1.158</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R34C21[1][A]</td>
<td style=" font-weight:bold;">h_40[16]_0_s0/Q</td>
</tr>
<tr>
<td>2.370</td>
<td>1.212</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[0][B]</td>
<td>n6574_s/I0</td>
</tr>
<tr>
<td>2.940</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C27[0][B]</td>
<td style=" background: #97FFFF;">n6574_s/COUT</td>
</tr>
<tr>
<td>2.940</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C27[1][A]</td>
<td>n6573_s/CIN</td>
</tr>
<tr>
<td>2.975</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C27[1][A]</td>
<td style=" background: #97FFFF;">n6573_s/COUT</td>
</tr>
<tr>
<td>2.975</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[1][B]</td>
<td>n6572_s/CIN</td>
</tr>
<tr>
<td>3.010</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[1][B]</td>
<td style=" background: #97FFFF;">n6572_s/COUT</td>
</tr>
<tr>
<td>3.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][A]</td>
<td>n6571_s/CIN</td>
</tr>
<tr>
<td>3.045</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][A]</td>
<td style=" background: #97FFFF;">n6571_s/COUT</td>
</tr>
<tr>
<td>3.045</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C27[2][B]</td>
<td>n6570_s/CIN</td>
</tr>
<tr>
<td>3.080</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C27[2][B]</td>
<td style=" background: #97FFFF;">n6570_s/COUT</td>
</tr>
<tr>
<td>3.080</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][A]</td>
<td>n6569_s/CIN</td>
</tr>
<tr>
<td>3.116</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][A]</td>
<td style=" background: #97FFFF;">n6569_s/COUT</td>
</tr>
<tr>
<td>3.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[0][B]</td>
<td>n6568_s/CIN</td>
</tr>
<tr>
<td>3.151</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[0][B]</td>
<td style=" background: #97FFFF;">n6568_s/COUT</td>
</tr>
<tr>
<td>3.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][A]</td>
<td>n6567_s/CIN</td>
</tr>
<tr>
<td>3.186</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][A]</td>
<td style=" background: #97FFFF;">n6567_s/COUT</td>
</tr>
<tr>
<td>3.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[1][B]</td>
<td>n6566_s/CIN</td>
</tr>
<tr>
<td>3.221</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[1][B]</td>
<td style=" background: #97FFFF;">n6566_s/COUT</td>
</tr>
<tr>
<td>3.221</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][A]</td>
<td>n6565_s/CIN</td>
</tr>
<tr>
<td>3.256</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][A]</td>
<td style=" background: #97FFFF;">n6565_s/COUT</td>
</tr>
<tr>
<td>3.256</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C28[2][B]</td>
<td>n6564_s/CIN</td>
</tr>
<tr>
<td>3.292</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C28[2][B]</td>
<td style=" background: #97FFFF;">n6564_s/COUT</td>
</tr>
<tr>
<td>3.292</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][A]</td>
<td>n6563_s/CIN</td>
</tr>
<tr>
<td>3.327</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][A]</td>
<td style=" background: #97FFFF;">n6563_s/COUT</td>
</tr>
<tr>
<td>3.327</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[0][B]</td>
<td>n6562_s/CIN</td>
</tr>
<tr>
<td>3.362</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[0][B]</td>
<td style=" background: #97FFFF;">n6562_s/COUT</td>
</tr>
<tr>
<td>3.362</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][A]</td>
<td>n6561_s/CIN</td>
</tr>
<tr>
<td>3.397</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][A]</td>
<td style=" background: #97FFFF;">n6561_s/COUT</td>
</tr>
<tr>
<td>3.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[1][B]</td>
<td>n6560_s/CIN</td>
</tr>
<tr>
<td>3.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[1][B]</td>
<td style=" background: #97FFFF;">n6560_s/COUT</td>
</tr>
<tr>
<td>3.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][A]</td>
<td>n6559_s/CIN</td>
</tr>
<tr>
<td>3.468</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td style=" background: #97FFFF;">n6559_s/COUT</td>
</tr>
<tr>
<td>3.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C29[2][B]</td>
<td>n6558_s/CIN</td>
</tr>
<tr>
<td>3.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C29[2][B]</td>
<td style=" background: #97FFFF;">n6558_s/COUT</td>
</tr>
<tr>
<td>3.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][A]</td>
<td>n6557_s/CIN</td>
</tr>
<tr>
<td>3.538</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][A]</td>
<td style=" background: #97FFFF;">n6557_s/COUT</td>
</tr>
<tr>
<td>3.538</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[0][B]</td>
<td>n6556_s/CIN</td>
</tr>
<tr>
<td>3.573</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[0][B]</td>
<td style=" background: #97FFFF;">n6556_s/COUT</td>
</tr>
<tr>
<td>3.573</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][A]</td>
<td>n6555_s/CIN</td>
</tr>
<tr>
<td>3.608</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][A]</td>
<td style=" background: #97FFFF;">n6555_s/COUT</td>
</tr>
<tr>
<td>3.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[1][B]</td>
<td>n6554_s/CIN</td>
</tr>
<tr>
<td>3.644</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[1][B]</td>
<td style=" background: #97FFFF;">n6554_s/COUT</td>
</tr>
<tr>
<td>3.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][A]</td>
<td>n6553_s/CIN</td>
</tr>
<tr>
<td>3.679</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][A]</td>
<td style=" background: #97FFFF;">n6553_s/COUT</td>
</tr>
<tr>
<td>3.679</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C30[2][B]</td>
<td>n6552_s/CIN</td>
</tr>
<tr>
<td>3.714</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C30[2][B]</td>
<td style=" background: #97FFFF;">n6552_s/COUT</td>
</tr>
<tr>
<td>3.714</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][A]</td>
<td>n6551_s/CIN</td>
</tr>
<tr>
<td>3.749</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][A]</td>
<td style=" background: #97FFFF;">n6551_s/COUT</td>
</tr>
<tr>
<td>3.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C31[0][B]</td>
<td>n6550_s/CIN</td>
</tr>
<tr>
<td>4.219</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C31[0][B]</td>
<td style=" background: #97FFFF;">n6550_s/SUM</td>
</tr>
<tr>
<td>5.174</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td style=" font-weight:bold;">mult_4710_s4/B[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.926</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4/CLK</td>
</tr>
<tr>
<td>6.889</td>
<td>-4.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R37[3][A]</td>
<td>mult_4710_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.850, 43.537%; route: 2.167, 51.002%; tC2Q: 0.232, 5.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 73.717%; route: 0.243, 26.283%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[0]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>h_40[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">h_40[0]_0_s2/Q</td>
</tr>
<tr>
<td>1.069</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>h_40[0]_0_s32/I0</td>
</tr>
<tr>
<td>1.301</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" background: #97FFFF;">h_40[0]_0_s32/F</td>
</tr>
<tr>
<td>1.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">h_40[0]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>h_40[0]_0_s2/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>h_40[0]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.472</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.343</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[0]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[0]_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[0][A]</td>
<td>h_40[0]_0_s2/CLK</td>
</tr>
<tr>
<td>1.062</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>19</td>
<td>R40C16[0][A]</td>
<td style=" font-weight:bold;">h_40[0]_0_s2/Q</td>
</tr>
<tr>
<td>1.343</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20</td>
<td style=" font-weight:bold;">h_40[0]_0_s10/AD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C20</td>
<td>h_40[0]_0_s10/CLK</td>
</tr>
<tr>
<td>0.872</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R41C20</td>
<td>h_40[0]_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.282, 58.229%; tC2Q: 0.202, 41.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_in_en_r3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_en_r4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>data_in_en_r3_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td style=" font-weight:bold;">data_in_en_r3_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td style=" font-weight:bold;">data_in_en_r4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>data_in_en_r4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[1][A]</td>
<td>data_in_en_r4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.410</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>data_in_en_r2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>data_in_en_r3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td>data_in_en_r2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R40C16[1][B]</td>
<td style=" font-weight:bold;">data_in_en_r2_s0/Q</td>
</tr>
<tr>
<td>1.410</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td style=" font-weight:bold;">data_in_en_r3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>data_in_en_r3_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R40C16[2][A]</td>
<td>data_in_en_r3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.349, 63.453%; tC2Q: 0.201, 36.547%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[1][B]</td>
<td>h_40[37]_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C13[1][B]</td>
<td style=" font-weight:bold;">h_40[37]_2_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td style=" font-weight:bold;">h_40[38]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>h_40[38]_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C13[0][B]</td>
<td>h_40[38]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[2][B]</td>
<td>h_40[37]_5_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C14[2][B]</td>
<td style=" font-weight:bold;">h_40[37]_5_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td style=" font-weight:bold;">h_40[38]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>h_40[38]_5_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C14[1][A]</td>
<td>h_40[38]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][B]</td>
<td>h_40[37]_8_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C14[0][B]</td>
<td style=" font-weight:bold;">h_40[37]_8_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td style=" font-weight:bold;">h_40[38]_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>h_40[38]_8_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C14[0][A]</td>
<td>h_40[38]_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[0][B]</td>
<td>h_40[37]_9_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C14[0][B]</td>
<td style=" font-weight:bold;">h_40[37]_9_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td style=" font-weight:bold;">h_40[38]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>h_40[38]_9_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C14[1][B]</td>
<td>h_40[38]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][B]</td>
<td>h_40[37]_15_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C15[0][B]</td>
<td style=" font-weight:bold;">h_40[37]_15_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td style=" font-weight:bold;">h_40[38]_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[0][A]</td>
<td>h_40[38]_15_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C15[0][A]</td>
<td>h_40[38]_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[1][B]</td>
<td>h_40[37]_17_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C16[1][B]</td>
<td style=" font-weight:bold;">h_40[37]_17_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td style=" font-weight:bold;">h_40[38]_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>h_40[38]_17_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[2][B]</td>
<td>h_40[38]_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][B]</td>
<td>h_40[37]_18_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C16[0][B]</td>
<td style=" font-weight:bold;">h_40[37]_18_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td style=" font-weight:bold;">h_40[38]_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>h_40[38]_18_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C16[0][A]</td>
<td>h_40[38]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][B]</td>
<td>h_40[37]_20_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C15[1][B]</td>
<td style=" font-weight:bold;">h_40[37]_20_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td style=" font-weight:bold;">h_40[38]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>h_40[38]_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[0][A]</td>
<td>h_40[38]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[2][A]</td>
<td>h_40[37]_22_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C16[2][A]</td>
<td style=" font-weight:bold;">h_40[37]_22_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td style=" font-weight:bold;">h_40[38]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>h_40[38]_22_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C16[0][A]</td>
<td>h_40[38]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][B]</td>
<td>h_40[37]_25_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C17[1][B]</td>
<td style=" font-weight:bold;">h_40[37]_25_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td style=" font-weight:bold;">h_40[38]_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>h_40[38]_25_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>h_40[38]_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[2][B]</td>
<td>h_40[37]_28_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C17[2][B]</td>
<td style=" font-weight:bold;">h_40[37]_28_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td style=" font-weight:bold;">h_40[38]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>h_40[38]_28_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>h_40[38]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[37]_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[38]_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[2][B]</td>
<td>h_40[37]_30_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C18[2][B]</td>
<td style=" font-weight:bold;">h_40[37]_30_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td style=" font-weight:bold;">h_40[38]_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>h_40[38]_30_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C18[0][A]</td>
<td>h_40[38]_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[34]_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[35]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][B]</td>
<td>h_40[34]_4_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C27[0][B]</td>
<td style=" font-weight:bold;">h_40[34]_4_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td style=" font-weight:bold;">h_40[35]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>h_40[35]_4_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C27[0][A]</td>
<td>h_40[35]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[34]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[35]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[2][A]</td>
<td>h_40[34]_11_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R20C29[2][A]</td>
<td style=" font-weight:bold;">h_40[34]_11_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td style=" font-weight:bold;">h_40[35]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>h_40[35]_11_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C29[0][A]</td>
<td>h_40[35]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[34]_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[35]_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][B]</td>
<td>h_40[34]_27_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C35[1][B]</td>
<td style=" font-weight:bold;">h_40[34]_27_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td style=" font-weight:bold;">h_40[35]_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>h_40[35]_27_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[0][A]</td>
<td>h_40[35]_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[33]_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[34]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[1][B]</td>
<td>h_40[33]_23_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R22C34[1][B]</td>
<td style=" font-weight:bold;">h_40[33]_23_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td style=" font-weight:bold;">h_40[34]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>h_40[34]_23_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C34[2][B]</td>
<td>h_40[34]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[32]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[33]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[2][B]</td>
<td>h_40[32]_2_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C29[2][B]</td>
<td style=" font-weight:bold;">h_40[32]_2_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td style=" font-weight:bold;">h_40[33]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>h_40[33]_2_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][A]</td>
<td>h_40[33]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[32]_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[33]_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][B]</td>
<td>h_40[32]_20_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C33[1][B]</td>
<td style=" font-weight:bold;">h_40[32]_20_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">h_40[33]_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>h_40[33]_20_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>h_40[33]_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[31]_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[32]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[0][B]</td>
<td>h_40[31]_21_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C35[0][B]</td>
<td style=" font-weight:bold;">h_40[31]_21_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td style=" font-weight:bold;">h_40[32]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>h_40[32]_21_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C35[2][A]</td>
<td>h_40[32]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[31]_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[32]_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][A]</td>
<td>h_40[31]_25_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R24C35[2][A]</td>
<td style=" font-weight:bold;">h_40[31]_25_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td style=" font-weight:bold;">h_40[32]_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>h_40[32]_25_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C35[2][B]</td>
<td>h_40[32]_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.542</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.413</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>h_40[31]_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>h_40[32]_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>m_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>m_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>h_40[31]_31_s0/CLK</td>
</tr>
<tr>
<td>1.061</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R24C34[1][B]</td>
<td style=" font-weight:bold;">h_40[31]_31_s0/Q</td>
</tr>
<tr>
<td>1.413</td>
<td>0.352</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" font-weight:bold;">h_40[32]_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1251</td>
<td>IOL29[A]</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>0.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>h_40[32]_31_s0/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>h_40[32]_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.352, 63.669%; tC2Q: 0.201, 36.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 78.568%; route: 0.184, 21.432%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[2]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[2]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[2]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[2]_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[2]_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[2]_29_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[2]_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[2]_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[2]_25_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[2]_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[2]_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[2]_17_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[2]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[2]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[2]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[3]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[3]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[3]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[5]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[5]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[5]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[9]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[9]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[9]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[17]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[17]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[17]_1_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.911</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.911</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>m_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>h_40[33]_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>5.949</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>h_40[33]_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>m_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>m_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>m_clk_ibuf/O</td>
</tr>
<tr>
<td>10.860</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>h_40[33]_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1251</td>
<td>m_clk_d</td>
<td>1.075</td>
<td>0.261</td>
</tr>
<tr>
<td>32</td>
<td>h_40[0]_0_9</td>
<td>4.258</td>
<td>0.558</td>
</tr>
<tr>
<td>32</td>
<td>h_40[0]_0_11</td>
<td>4.247</td>
<td>0.553</td>
</tr>
<tr>
<td>21</td>
<td>n2950_4</td>
<td>2.777</td>
<td>0.934</td>
</tr>
<tr>
<td>19</td>
<td>h_40[0]_0_5</td>
<td>8.166</td>
<td>0.959</td>
</tr>
<tr>
<td>14</td>
<td>mul_40[5][49]</td>
<td>2.402</td>
<td>0.671</td>
</tr>
<tr>
<td>12</td>
<td>n7773_3</td>
<td>2.147</td>
<td>1.405</td>
</tr>
<tr>
<td>11</td>
<td>n7832_3</td>
<td>2.261</td>
<td>1.694</td>
</tr>
<tr>
<td>10</td>
<td>n7891_3</td>
<td>2.080</td>
<td>2.405</td>
</tr>
<tr>
<td>10</td>
<td>mul_40[11][49]</td>
<td>4.288</td>
<td>0.687</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C29</td>
<td>87.50%</td>
</tr>
<tr>
<td>R20C30</td>
<td>87.50%</td>
</tr>
<tr>
<td>R18C26</td>
<td>86.11%</td>
</tr>
<tr>
<td>R18C27</td>
<td>86.11%</td>
</tr>
<tr>
<td>R21C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C22</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C23</td>
<td>84.72%</td>
</tr>
<tr>
<td>R18C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C25</td>
<td>84.72%</td>
</tr>
<tr>
<td>R23C24</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
