$date
	Thu Jul 21 06:13:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_half_adder $end
$var wire 1 ! sum $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#5000
1!
1$
#10000
1#
0$
#15000
0!
1"
1$
