# ğŸ‘¨â€ğŸ’» CHILLIMUNTHA UPENDRA SAI | VLSI Enthusiast ğŸš€

ğŸ“ **+91 6301117529** | ğŸ“§ **upendra.20bev7001@gmail.com** | ğŸ”— [LinkedIn](#) | ğŸ  **Hyderabad, Telangana, IN**

---

## ğŸ¯ OBJECTIVE  
A passionate **VLSI enthusiast** eager to embrace dynamic challenges and innovate cutting-edge solutions in semiconductor technologies. Committed to continuous learning and contributing to organizational growth.  

---

## ğŸ“ EDUCATION  

- **Vellore Institute of Technology, Chennai**  
  ï¿½ **Master of Technology in VLSI Design** | *2024 - Present*  
  â­ **CGPA: 8.76**  

- **Vellore Institute of Technology, Amaravati**  
  ğŸ“ **Bachelor of Technology in ECE (VLSI Specialization)** | *2020 - 2024*  
  â­ **CGPA: 9.29**  

- **SRI GAYATRI JR COLLEGE, Hyderabad**  
  ğŸ“š **Intermediate (MPC)** | *2018 - 2020* | **Marks: 927/1000**  

- **BHASHYAM PUBLIC HIGH SCHOOL, Hyderabad**  
  ğŸ« **10th Class** | *2018* | **CGPA: 9.2**  

---

## ğŸ› ï¸ TECHNICAL SKILLS  

### ğŸ”§ **Tools & EDA Software**  
- Cadence (Virtuoso, Genus)  
- Synopsys (Design Compiler, VCS, Verdi)  
- Mentor Graphics (QuestaSim), ModelSim  
- Vivado, Quartus Prime, Altera  
- Linux | Scripting: **Perl, TCL**  

### ğŸ“ **Design & Verification**  
- RTL Design (Verilog, SystemVerilog)  
- ASIC/FPGA Design Flow  
- Static Timing Analysis (STA), Synthesis  
- Low Power Design, DFT  

---

## ğŸ† ACHIEVEMENTS  
- **GATE Qualified - 2023 (EC)** | **AIR 6869** | Valid till *March 2026*  

---

## ğŸ“‚ ACADEMIC PROJECTS  

### 1. **Full Custom â€“ Dynamic Comparator Design in 45 nm**  
   - Designed a high-performance dynamic comparator with optimized power, delay, and noise rejection.  
   - **Tools:** Cadence Virtuoso (Schematic, Layout, Post-layout Sims)  

### 2. **Digital Stopwatch Using FPGA**  
   - Implemented in Verilog HDL with 7-segment display control.  
   - **Tools:** Quartus Prime, ModelSim, Altera DE2-115 Kit  

### 3. **Pipeline Architecture for Complex Number Multiplication**  
   - Achieved real/imaginary results in 3rd/5th clock cycles using FSM.  
   - **Tools:** Synopsys DC, VCS, Verdi (32 nm)  

---

## ğŸ… POSITIONS OF RESPONSIBILITY  
- **GATE Scholar @ Cadence Lab, VIT Chennai** (*2024 - Present*)  
  - Managed lab access and assisted students with tool guidance.  

---

## ğŸŒŸ WHY COLLABORATE WITH ME?  
- Strong foundation in **VLSI design, verification, and EDA tools**.  
- Hands-on experience with **ASIC/FPGA flows** and **low-power techniques**.  
- Passionate about solving real-world problems with **innovative RTL solutions**.  

ğŸ“« **Letâ€™s connect!** [Email](#) | [LinkedIn](#)  
