
---------- Begin Simulation Statistics ----------
final_tick                                 8428285000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 198940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674500                       # Number of bytes of host memory used
host_op_rate                                   378262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.47                       # Real time elapsed on the host
host_tick_rate                            17747165350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       94389                       # Number of instructions simulated
sim_ops                                        179612                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008428                       # Number of seconds simulated
sim_ticks                                  8428285000                       # Number of ticks simulated
system.cpu.Branches                             18947                       # Number of branches fetched
system.cpu.committedInsts                       94389                       # Number of instructions committed
system.cpu.committedOps                        179612                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       23846                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            23                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       15138                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            15                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      126974                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           105                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          8428285                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               8428284.999000                       # Number of busy cycles
system.cpu.num_cc_register_reads                93850                       # number of times the CC registers were read
system.cpu.num_cc_register_writes               54531                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        13819                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   5444                       # Number of float alu accesses
system.cpu.num_fp_insts                          5444                       # number of float instructions
system.cpu.num_fp_register_reads                 7340                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3766                       # number of times the floating registers were written
system.cpu.num_func_calls                        3798                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.001000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                174016                       # Number of integer alu accesses
system.cpu.num_int_insts                       174016                       # number of integer instructions
system.cpu.num_int_register_reads              338328                       # number of times the integer registers were read
system.cpu.num_int_register_writes             139301                       # number of times the integer registers were written
system.cpu.num_load_insts                       23830                       # Number of load instructions
system.cpu.num_mem_refs                         38960                       # number of memory refs
system.cpu.num_store_insts                      15130                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2819      1.57%      1.57% # Class of executed instruction
system.cpu.op_class::IntAlu                    134765     75.03%     76.60% # Class of executed instruction
system.cpu.op_class::IntMult                        6      0.00%     76.60% # Class of executed instruction
system.cpu.op_class::IntDiv                        28      0.02%     76.62% # Class of executed instruction
system.cpu.op_class::FloatAdd                     341      0.19%     76.81% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.81% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.01%     76.82% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.82% # Class of executed instruction
system.cpu.op_class::SimdAlu                      996      0.55%     77.37% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     77.37% # Class of executed instruction
system.cpu.op_class::SimdCvt                      546      0.30%     77.68% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1134      0.63%     78.31% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     78.31% # Class of executed instruction
system.cpu.op_class::MemRead                    23102     12.86%     91.17% # Class of executed instruction
system.cpu.op_class::MemWrite                   13854      7.71%     98.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 728      0.41%     99.29% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1276      0.71%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     179617                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1813                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1218                       # Transaction distribution
system.membus.trans_dist::ReadExReq               289                       # Transaction distribution
system.membus.trans_dist::ReadExResp              289                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1218                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         3014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         3014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        96448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        96448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   96448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1507                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1507    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1507                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1507000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            8093750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1233                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               290                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                289                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               289                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1233                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2371                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          964                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3335                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        66880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        30592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    97472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1522                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1522    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1522                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1815000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy             1431000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3135000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.icache.demand_hits::.cpu.inst       125929                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           125929                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       125929                       # number of overall hits
system.cpu.icache.overall_hits::total          125929                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1045                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1045                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1045                       # number of overall misses
system.cpu.icache.overall_misses::total          1045                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    140532000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140532000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    140532000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140532000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       126974                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       126974                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       126974                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       126974                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008230                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008230                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008230                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008230                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 134480.382775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 134480.382775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 134480.382775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 134480.382775                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1045                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1045                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1045                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1045                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    138442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    138442000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    138442000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    138442000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.008230                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.008230                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.008230                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.008230                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 132480.382775                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 132480.382775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 132480.382775                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 132480.382775                       # average overall mshr miss latency
system.cpu.icache.replacements                    281                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       125929                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          125929                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1045                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1045                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    140532000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140532000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       126974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       126974                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008230                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 134480.382775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 134480.382775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1045                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1045                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    138442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    138442000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.008230                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 132480.382775                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 132480.382775                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           538.647628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              126974                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1045                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            121.506220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            137000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   538.647628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.526023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.526023                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          764                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          605                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.746094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            254993                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           254993                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        38502                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            38502                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        38502                       # number of overall hits
system.cpu.dcache.overall_hits::total           38502                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          477                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          477                       # number of overall misses
system.cpu.dcache.overall_misses::total           477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     67385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     67385000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     67385000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     67385000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        38979                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        38979                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        38979                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        38979                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012237                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012237                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012237                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012237                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 141268.343816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 141268.343816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 141268.343816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 141268.343816                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          477                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          477                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          477                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     66431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     66431000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     66431000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     66431000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012237                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012237                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012237                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012237                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 139268.343816                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 139268.343816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 139268.343816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 139268.343816                       # average overall mshr miss latency
system.cpu.dcache.replacements                     10                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        23657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           23657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           188                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26713000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26713000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        23845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        23845                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 142090.425532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 142090.425532                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          188                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     26337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     26337000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007884                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007884                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 140090.425532                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 140090.425532                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        14845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          14845                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          289                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40672000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        15134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        15134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019096                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 140733.564014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 140733.564014                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          289                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     40094000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40094000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 138733.564014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 138733.564014                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           351.057486                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               38979                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               477                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             81.716981                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            476000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   351.057486                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.342830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.342830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          438                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.456055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             78435                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            78435                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   8428285000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  15                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             15                       # number of overall hits
system.l2cache.overall_hits::total                 15                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1030                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           477                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1507                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1030                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          477                       # number of overall misses
system.l2cache.overall_misses::total             1507                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     85102000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     42104000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    127206000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     85102000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     42104000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    127206000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1045                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          477                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1522                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1045                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          477                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1522                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.985646                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.990145                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.985646                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.990145                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 82623.300971                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 88268.343816                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 84410.086264                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 82623.300971                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 88268.343816                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 84410.086264                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst         1030                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          477                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1507                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1030                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          477                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1507                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     64502000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     32564000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     97066000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     64502000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     32564000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     97066000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.985646                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.990145                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.985646                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.990145                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62623.300971                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 68268.343816                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 64410.086264                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62623.300971                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 68268.343816                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64410.086264                       # average overall mshr miss latency
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_misses::.cpu.data          289                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            289                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     25355000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     25355000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          289                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          289                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 87733.564014                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 87733.564014                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data          289                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          289                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     19575000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     19575000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67733.564014                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 67733.564014                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1030                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          188                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1218                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     85102000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     16749000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    101851000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1045                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          188                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1233                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.985646                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.987835                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 82623.300971                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89090.425532                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83621.510673                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1030                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          188                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1218                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     64502000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     12989000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     77491000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.985646                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.987835                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62623.300971                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69090.425532                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63621.510673                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              991.665135                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1813                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1507                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.203052                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               116000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   634.643922                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   357.021213                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.038736                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.021791                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.060526                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         1507                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1321                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.091980                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                16011                       # Number of tag accesses
system.l2cache.tags.data_accesses               16011                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           65920                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           30528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               96448                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        65920                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          65920                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1030                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              477                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 1507                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            7821283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            3622089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               11443372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       7821283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           7821283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           7821283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           3622089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              11443372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1030.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       477.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000578000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5178                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         1507                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       1507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 43                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 88                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                104                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                115                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 59                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 49                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                118                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 81                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                122                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               105                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               185                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                77                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               108                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               106                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                52                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      18520000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                     7535000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                 46776250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      12289.32                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31039.32                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                       795                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  52.75                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   1507                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1507                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          709                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     135.672779                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    109.870246                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    102.691382                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127          352     49.65%     49.65% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          164     23.13%     72.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255           76     10.72%     83.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319           57      8.04%     91.54% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           32      4.51%     96.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447            9      1.27%     97.32% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511            9      1.27%     98.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575            5      0.71%     99.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639            4      0.56%     99.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-959            1      0.14%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           709                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   96448                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    96448                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         11.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      11.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.09                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     8428060000                       # Total gap between requests
system.mem_ctrl.avgGap                     5592607.83                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        65920                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        30528                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 7821282.740201594308                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 3622089.191336078104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1030                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          477                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     30142750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     16633500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     29264.81                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     34871.07                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     52.75                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               2941680                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1559745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy              5969040                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      665040480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         695724900                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2650587840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          4021823685                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         477.181738                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   6884150250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    281320000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1262814750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               2142000                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               1130910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy              4790940                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      665040480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         596236530                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2734367520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          4003708380                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         475.032392                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   7102990250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    281320000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1043974750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   8428285000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
