// Seed: 4222259190
module module_0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(1'b0 or posedge "") begin
    $display;
  end
  module_0();
endmodule
module module_2 (
    output wire id_0
);
  wire id_3;
  module_0();
  wire id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4[1] = 1;
  module_0();
  assign id_3[1] = ~id_2;
endmodule
