Running PRESTO HDLC
Compiling Package Declaration SUBTYPES_PKG
Compiling Package Body SUBTYPES_PKG
Presto compilation completed successfully.
Loading db file '/h/dk/w/ael10jso/mips_project/vhdl/mem/SPHDL100823_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/synopsys/syn2011/libraries/syn/standard.sldb'
Loading db file '/usr/local-eit/cad2/synopsys/syn2011/libraries/syn/dw_foundation.sldb'
Running PRESTO HDLC
Compiling Package Declaration RECORDS_PKG
Compiling Package Body RECORDS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration CONSTANTS_PKG
Compiling Package Body CONSTANTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Package Declaration COMPONENTS_PKG
Compiling Package Body COMPONENTS_PKG
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration PC
Compiling Architecture BEHAVIORAL of PC
Warning:  ./vhdl/if/pc.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration IF_TOP
Compiling Architecture BEHAVIORAL of IF_TOP
Warning:  ./vhdl/if/if_top.vhd:20: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration REGFILE
Compiling Architecture BEHAVIORAL of REGFILE
Warning:  ./vhdl/id/regfile.vhd:19: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ID_TOP
Compiling Architecture BEHAVIORAL of ID_TOP
Warning:  ./vhdl/id/id_top.vhd:20: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU_CTRL
Compiling Architecture BEHAVIORAL of ALU_CTRL
Warning:  ./vhdl/exe/alu_ctrl.vhd:16: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration ALU
Compiling Architecture BEHAVIORAL of ALU
Warning:  ./vhdl/exe/alu.vhd:19: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration EXE_TOP
Compiling Architecture BEHAVIORAL of EXE_TOP
Warning:  ./vhdl/exe/exe_top.vhd:20: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration CONTROLLER
Compiling Architecture BEHAVIORAL of CONTROLLER
Warning:  ./vhdl/controller.vhd:15: The architecture behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Running PRESTO HDLC
Compiling Entity Declaration MINI_MIPS
Compiling Architecture BEHAVIORAL of MINI_MIPS
Warning:  ./vhdl/mini_mips.vhd:17: The architecture Behavioral has already been analyzed. It is being replaced. (VHD-4)
Presto compilation completed successfully.
Loading db file '/usr/local-eit/cad2/synopsys/syn2011/libraries/syn/gtech.db'
  Loading link library 'SPHDL100823'
  Loading link library 'IO65LPHVT_SF_1V8_50A_7M4X0Y2Z'
  Loading link library 'CORE65LPHVT'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ./vhdl/mini_mips.vhd:42: The initial value for signal 'dummy_zero' is not supported for synthesis. Presto ignores it.  (ELAB-130)

Statistics for case statements in always block at line 61 in file
	'./vhdl/mini_mips.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            61            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mini_mips line 46 in file
		'./vhdl/mini_mips.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   mini_mips_o_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mini_mips'.
Information: Building the design 'if_top'. (HDL-193)

Statistics for case statements in always block at line 40 in file
	'./vhdl/if/if_top.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            40            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'id_top'. (HDL-193)

Statistics for case statements in always block at line 27 in file
	'./vhdl/id/id_top.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            27            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'exe_top'. (HDL-193)

Statistics for case statements in always block at line 34 in file
	'./vhdl/exe/exe_top.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            34            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'controller'. (HDL-193)

Statistics for case statements in always block at line 19 in file
	'./vhdl/controller.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            22            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine controller line 19 in file
		'./vhdl/controller.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     ctrl_o_reg      | Latch |  10   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Information: Building the design 'pc'. (HDL-193)

Inferred memory devices in process
	in routine pc line 24 in file
		'./vhdl/if/pc.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      pc_o_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'regfile'. (HDL-193)

Statistics for case statements in always block at line 47 in file
	'./vhdl/id/regfile.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            47            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 51 in file
	'./vhdl/id/regfile.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            51            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine regfile line 27 in file
		'./vhdl/id/regfile.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    registers_reg    | Flip-flop | 1024  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alu'. (HDL-193)

Statistics for case statements in always block at line 49 in file
	'./vhdl/exe/alu.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            62            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu line 33 in file
		'./vhdl/exe/alu.vhd'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     HI_LO_c_reg     | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_ctrl'. (HDL-193)

Statistics for case statements in always block at line 46 in file
	'./vhdl/exe/alu_ctrl.vhd'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            48            |    auto/auto     |
|            50            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine alu_ctrl line 46 in file
		'./vhdl/exe/alu_ctrl.vhd'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|   alu_ctrl_o_reg    | Latch |   5   |  Y  | N  | N  | N  | -  | -  | -  |
===========================================================================
Presto compilation completed successfully.
Warning: Can't find objects matching '*pad*' in design 'mini_mips'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find object 'clk_pad_in' in design 'mini_mips'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Warning: Can't find objects matching 'alu_result*' in design 'mini_mips'. (UID-95)
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | F-2011.09-DWBB_201109.3 |     *     |
| Licensed DW Building Blocks        | F-2011.09-DWBB_201109.3 |     *     |
============================================================================


Information: There are 89 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition nom_1.20V_25C set on design mini_mips has different process,
voltage and temperatures parameters than the parameters at which target library 
IO65LPHVT_SF_1V8_50A_7M4X0Y2Z is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'controller'
Information: The register 'ctrl_o_reg[CALU_OP][3]' is a constant and will be removed. (OPT-1206)
  Processing 'alu_ctrl'
  Processing 'alu'
  Processing 'exe_top'
  Processing 'regfile'
  Processing 'id_top'
  Processing 'pc'
  Processing 'if_top'
  Processing 'mini_mips'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	U32/A U32/Z id_top_inst/regfile_inst/U1299/A id_top_inst/regfile_inst/U1299/Z id_top_inst/regfile_inst/U1059/A id_top_inst/regfile_inst/U1059/Z exe_top_inst/alu_inst/U383/A exe_top_inst/alu_inst/U383/Z exe_top_inst/alu_inst/U376/A exe_top_inst/alu_inst/U376/Z exe_top_inst/alu_inst/U365/A exe_top_inst/alu_inst/U365/Z 
Information: Timing loop detected. (OPT-150)
	exe_top_inst/alu_inst/U111/D2 exe_top_inst/alu_inst/U111/Z exe_top_inst/alu_inst/U107/A exe_top_inst/alu_inst/U107/Z U7/A U7/Z id_top_inst/regfile_inst/U1305/A id_top_inst/regfile_inst/U1305/Z id_top_inst/regfile_inst/U99/B id_top_inst/regfile_inst/U99/Z exe_top_inst/U7/C exe_top_inst/U7/Z 
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1059'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U99'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U659'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U355'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U403'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U83'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U643'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U323'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U179'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U387'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U67'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U627'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U435'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U995'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U291'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U307'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U675'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U115'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U483'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1043'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U131'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U371'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U339'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U899'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U515'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1075'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U51'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U611'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U275'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U531'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U419'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U35'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U595'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U259'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U467'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1027'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U243'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U163'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U803'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U451'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1011'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U147'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U227'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U787'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U195'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U211'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U755'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U771'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U707'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U723'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U819'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1091'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U979'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U835'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U691'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U931'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U867'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U851'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U739'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U947'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U915'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U963'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U883'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U499'
         to break a timing loop (originally by case_analysis). (OPT-314)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'exe_top_DW01_add_0'
  Mapping 'alu_DW_cmp_0'
  Processing 'alu_DW01_sub_0'
  Processing 'alu_DW01_cmp6_0'
  Processing 'alu_DW01_add_0'
  Processing 'if_top_DW01_inc_0'
  Mapping 'alu_DW_mult_uns_0'

  Beginning Mapping Optimizations  (High effort)
  -------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18   46644.0      0.00       0.0    2926.6                          
    0:00:18   46644.0      0.00       0.0    2926.6                          
    0:00:22   65393.6      0.00       0.0     266.7                          
IIS is disabled on 'exe_top_inst/alu_inst/r321' ('alu_DW01_add_0'). It contains loop breaker cells.
    0:00:24   67729.0      0.00       0.0       5.5                          
    0:00:24   67729.0      0.00       0.0       5.5                          
    0:00:24   67729.0      0.00       0.0       5.5                          
    0:00:25   67729.0      0.00       0.0       5.5                          
    0:00:25   67729.0      0.00       0.0       5.5                          
    0:00:29   31715.3      0.00       0.0       3.0                          
    0:00:29   31632.6      0.00       0.0       3.0                          
    0:00:32   31646.7      0.00       0.0       3.0                          
    0:00:32   31644.6      0.00       0.0       3.0                          
    0:00:33   31644.6      0.00       0.0       3.0                          
    0:00:33   31644.6      0.00       0.0       3.0                          
    0:00:33   31644.6      0.00       0.0       3.0                          
    0:00:33   31644.6      0.00       0.0       3.0                          
    0:00:33   31646.2      0.00       0.0       1.0                          
    0:00:33   31647.7      0.00       0.0       0.0                          
    0:00:33   31647.7      0.00       0.0       0.0                          
    0:00:33   31647.7      0.00       0.0       0.0                          
    0:00:33   31647.7      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:33   31647.7      0.00       0.0       0.0                          
    0:00:33   31647.7      0.00       0.0       0.0                          
    0:00:39   31323.2      0.00       0.0     413.1                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:39   31323.2      0.00       0.0     413.1                          
    0:00:39   31468.3      0.00       0.0      96.0 id_top_inst/regfile_inst/n10
    0:00:40   31580.6      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

   ELAPSED            WORST NEG TOTAL NEG  DESIGN                            
    TIME      AREA      SLACK     SLACK   RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:40   31580.6      0.00       0.0       0.0                          
    0:00:40   31580.6      0.00       0.0       0.0                          
    0:00:42   31404.4      0.00       0.0       0.0                          
    0:00:43   31295.2      0.00       0.0       0.0                          
    0:00:44   31219.8      0.00       0.0       0.0                          
    0:00:44   31208.3      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
    0:00:44   31202.1      0.00       0.0       0.0                          
Loading db file '/h/dk/w/ael10jso/mips_project/vhdl/mem/SPHDL100823_nom_1.20V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_7.0/libs/IO65LPHVT_SF_1V8_50A_7M4X0Y2Z_nom_1.00V_1.80V_25C.db'
Loading db file '/usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db'

  Optimization Complete
  ---------------------
Warning: Design 'mini_mips' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'exe_top_inst/alu_inst/clk': 1116 load(s), 1 driver(s)
Writing ddc file './netlists/mips.ddc'.
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/h/dk/w/ael10jso/mips_project/netlists/mips.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'mini_mips' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	U61/A U61/Z id_top_inst/regfile_inst/U485/A id_top_inst/regfile_inst/U485/Z id_top_inst/regfile_inst/U1059/A id_top_inst/regfile_inst/U1059/Z exe_top_inst/alu_inst/U129/A exe_top_inst/alu_inst/U129/Z exe_top_inst/alu_inst/U506/A exe_top_inst/alu_inst/U506/Z exe_top_inst/alu_inst/U505/A exe_top_inst/alu_inst/U505/Z 
Information: Timing loop detected. (OPT-150)
	id_top_inst/regfile_inst/U883/A id_top_inst/regfile_inst/U883/Z exe_top_inst/alu_inst/r321/U1_21/A0 exe_top_inst/alu_inst/r321/U1_21/S0 exe_top_inst/alu_inst/U447/D2 exe_top_inst/alu_inst/U447/Z exe_top_inst/alu_inst/U463/A exe_top_inst/alu_inst/U463/Z U59/A U59/Z id_top_inst/regfile_inst/U505/A id_top_inst/regfile_inst/U505/Z 
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1059'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U883'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U323'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U899'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U339'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U931'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U371'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U947'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U387'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U963'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U403'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U979'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U419'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U435'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U995'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U851'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U291'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U867'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U307'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U83'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U643'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U451'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1011'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U835'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U275'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U51'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U611'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U675'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U115'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U483'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1043'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U755'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U195'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U771'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U211'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U787'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U227'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U803'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U243'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U819'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U259'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U35'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U595'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U99'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U659'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U467'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1027'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U723'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U163'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U515'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1075'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U131'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U691'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U739'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U179'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U915'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U355'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U1091'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U67'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U627'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U531'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A' and 'Z' on cell 'id_top_inst/regfile_inst/U707'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U147'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'S0' on cell 'exe_top_inst/alu_inst/r321/U1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'S0' on cell 'exe_top_inst/alu_inst/r321/U1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'S0' on cell 'exe_top_inst/alu_inst/r321/U1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'S0' on cell 'exe_top_inst/alu_inst/r321/U1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'S0' on cell 'exe_top_inst/alu_inst/r321/U1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'A0' and 'S0' on cell 'exe_top_inst/alu_inst/r321/U1_0'
         to break a timing loop (originally by case_analysis). (OPT-314)
Warning: Disabling timing arc between pins 'B' and 'Z' on cell 'id_top_inst/regfile_inst/U499'
         to break a timing loop (originally by case_analysis). (OPT-314)
Writing vhdl file '/h/dk/w/ael10jso/mips_project/netlists/mips.vhdl'.
Warning: A dummy net 'n_1000' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1001' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1002' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1003' is created to connect open pin 'GT'. (VHDL-290)
Warning: A dummy net 'n_1004' is created to connect open pin 'LE'. (VHDL-290)
Warning: A dummy net 'n_1005' is created to connect open pin 'GE'. (VHDL-290)
Warning: A dummy net 'n_1006' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1007' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1008' is created to connect open pin 'TC'. (VHDL-290)
Warning: A dummy net 'n_1009' is created to connect open pin 'GE_LT'. (VHDL-290)
Warning: A dummy net 'n_1010' is created to connect open pin 'GE_GT_EQ'. (VHDL-290)
Warning: A dummy net 'n_1011' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1012' is created to connect open pin 'CI'. (VHDL-290)
Warning: A dummy net 'n_1013' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1014' is created to connect open pin 'EQ_NE'. (VHDL-290)
Warning: A dummy net 'n_1015' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1016' is created to connect open pin 'GT'. (VHDL-290)
Warning: A dummy net 'n_1017' is created to connect open pin 'LE'. (VHDL-290)
Warning: A dummy net 'n_1018' is created to connect open pin 'GE'. (VHDL-290)
Warning: A dummy net 'n_1019' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1020' is created to connect open pin 'CO'. (VHDL-290)
Warning: A dummy net 'n_1021' is created to connect open pin 'ctrl_o[BRANCH]'. (VHDL-290)
Warning: A dummy net 'n_1022' is created to connect open pin 'ctrl_o[CALU_OP][3]'. (VHDL-290)
Writing verilog file '/h/dk/w/ael10jso/mips_project/netlists/mips.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module mini_mips using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
 
****************************************
Report : area
Design : mini_mips
Version: F-2011.09-SP3
Date   : Tue May 27 11:06:10 2014
****************************************

Library(s) Used:

    CORE65LPHVT (File: /usr/local-eit/cad2/cmpstm/stm065v536/CORE65LPHVT_5.1/libs/CORE65LPHVT_nom_1.20V_25C.db)

Number of ports:                          139
Number of nets:                           311
Number of cells:                           57
Number of combinational cells:             37
Number of sequential cells:                16
Number of macros:                           0
Number of buf/inv:                          5
Number of references:                       8

Combinational area:       19490.119765
Noncombinational area:    11711.959722
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:          31202.079487
Total area:                 undefined
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mini_mips
Version: F-2011.09-SP3
Date   : Tue May 27 11:06:10 2014
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: nom_1.20V_25C   Library: SPHDL100823
Wire Load Model Mode: top

  Startpoint: id_top_inst/regfile_inst/registers_reg[26][0]
              (rising edge-triggered flip-flop clocked by myclk)
  Endpoint: exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]
            (rising edge-triggered flip-flop clocked by myclk)
  Path Group: myclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock myclk (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_top_inst/regfile_inst/registers_reg[26][0]/CP (HS65_LH_DFPHQNX9)
                                                          0.00 #     0.00 r
  id_top_inst/regfile_inst/registers_reg[26][0]/QN (HS65_LH_DFPHQNX9)
                                                          0.19       0.19 r
  id_top_inst/regfile_inst/U547/Z (HS65_LH_OAI22X6)       0.04       0.23 f
  id_top_inst/regfile_inst/U546/Z (HS65_LH_AOI212X4)      0.09       0.32 r
  id_top_inst/regfile_inst/U629/Z (HS65_LH_NAND4ABX3)     0.08       0.40 f
  id_top_inst/regfile_inst/U626/Z (HS65_LH_OAI21X3)       0.11       0.52 r
  id_top_inst/regfile_inst/U531/Z (HS65_LH_OAI12X18)      0.08       0.60 f
  id_top_inst/regfile_inst/regfile_o[READ_DATA1][0] (regfile)
                                                          0.00       0.60 f
  id_top_inst/id_top_o[REG_B][0] (id_top)                 0.00       0.60 f
  exe_top_inst/exe_top_i[REGS_B][0] (exe_top)             0.00       0.60 f
  exe_top_inst/U8/Z (HS65_LH_AO22X9)                      0.10       0.69 f
  exe_top_inst/alu_inst/alu_i[SRC_B][0] (alu)             0.00       0.69 f
  exe_top_inst/alu_inst/U303/Z (HS65_LH_BFX9)             0.10       0.80 f
  exe_top_inst/alu_inst/mult_71/b[0] (alu_DW_mult_uns_0)
                                                          0.00       0.80 f
  exe_top_inst/alu_inst/mult_71/U2101/Z (HS65_LH_BFX9)
                                                          0.10       0.89 f
  exe_top_inst/alu_inst/mult_71/U1989/Z (HS65_LH_BFX9)
                                                          0.09       0.98 f
  exe_top_inst/alu_inst/mult_71/U1988/CO (HS65_LH_HA1X4)
                                                          0.10       1.09 f
  exe_top_inst/alu_inst/mult_71/U1937/CO (HS65_LH_FA1X4)
                                                          0.14       1.23 f
  exe_top_inst/alu_inst/mult_71/U1936/CO (HS65_LH_FA1X4)
                                                          0.15       1.38 f
  exe_top_inst/alu_inst/mult_71/U1935/CO (HS65_LH_FA1X4)
                                                          0.15       1.53 f
  exe_top_inst/alu_inst/mult_71/U1934/CO (HS65_LH_FA1X4)
                                                          0.15       1.68 f
  exe_top_inst/alu_inst/mult_71/U1933/CO (HS65_LH_FA1X4)
                                                          0.15       1.83 f
  exe_top_inst/alu_inst/mult_71/U1932/CO (HS65_LH_FA1X4)
                                                          0.15       1.98 f
  exe_top_inst/alu_inst/mult_71/U1931/CO (HS65_LH_FA1X4)
                                                          0.15       2.14 f
  exe_top_inst/alu_inst/mult_71/U1930/CO (HS65_LH_FA1X4)
                                                          0.15       2.29 f
  exe_top_inst/alu_inst/mult_71/U1929/CO (HS65_LH_FA1X4)
                                                          0.15       2.44 f
  exe_top_inst/alu_inst/mult_71/U1928/CO (HS65_LH_FA1X4)
                                                          0.15       2.59 f
  exe_top_inst/alu_inst/mult_71/U1927/CO (HS65_LH_FA1X4)
                                                          0.15       2.74 f
  exe_top_inst/alu_inst/mult_71/U1926/CO (HS65_LH_FA1X4)
                                                          0.15       2.89 f
  exe_top_inst/alu_inst/mult_71/U1925/S0 (HS65_LH_FA1X4)
                                                          0.27       3.16 r
  exe_top_inst/alu_inst/mult_71/U2236/Z (HS65_LH_MX41X4)
                                                          0.16       3.33 r
  exe_top_inst/alu_inst/mult_71/U2235/Z (HS65_LHS_XOR2X3)
                                                          0.12       3.45 f
  exe_top_inst/alu_inst/mult_71/U276/CO (HS65_LH_FA1X4)
                                                          0.19       3.63 f
  exe_top_inst/alu_inst/mult_71/U275/CO (HS65_LH_FA1X4)
                                                          0.15       3.78 f
  exe_top_inst/alu_inst/mult_71/U274/CO (HS65_LH_FA1X4)
                                                          0.15       3.94 f
  exe_top_inst/alu_inst/mult_71/U273/CO (HS65_LH_FA1X4)
                                                          0.15       4.09 f
  exe_top_inst/alu_inst/mult_71/U272/CO (HS65_LH_FA1X4)
                                                          0.15       4.24 f
  exe_top_inst/alu_inst/mult_71/U271/CO (HS65_LH_FA1X4)
                                                          0.15       4.39 f
  exe_top_inst/alu_inst/mult_71/U270/CO (HS65_LH_FA1X4)
                                                          0.15       4.54 f
  exe_top_inst/alu_inst/mult_71/U269/CO (HS65_LH_FA1X4)
                                                          0.15       4.69 f
  exe_top_inst/alu_inst/mult_71/U268/CO (HS65_LH_FA1X4)
                                                          0.15       4.84 f
  exe_top_inst/alu_inst/mult_71/U267/CO (HS65_LH_FA1X4)
                                                          0.15       4.99 f
  exe_top_inst/alu_inst/mult_71/U266/CO (HS65_LH_FA1X4)
                                                          0.15       5.14 f
  exe_top_inst/alu_inst/mult_71/U265/CO (HS65_LH_FA1X4)
                                                          0.15       5.29 f
  exe_top_inst/alu_inst/mult_71/U264/CO (HS65_LH_FA1X4)
                                                          0.15       5.45 f
  exe_top_inst/alu_inst/mult_71/U263/CO (HS65_LH_FA1X4)
                                                          0.15       5.60 f
  exe_top_inst/alu_inst/mult_71/U262/CO (HS65_LH_FA1X4)
                                                          0.15       5.75 f
  exe_top_inst/alu_inst/mult_71/U261/CO (HS65_LH_FA1X4)
                                                          0.15       5.90 f
  exe_top_inst/alu_inst/mult_71/U260/CO (HS65_LH_FA1X4)
                                                          0.15       6.05 f
  exe_top_inst/alu_inst/mult_71/U259/CO (HS65_LH_FA1X4)
                                                          0.15       6.20 f
  exe_top_inst/alu_inst/mult_71/U258/CO (HS65_LH_FA1X4)
                                                          0.15       6.35 f
  exe_top_inst/alu_inst/mult_71/U257/CO (HS65_LH_FA1X4)
                                                          0.15       6.50 f
  exe_top_inst/alu_inst/mult_71/U256/CO (HS65_LH_FA1X4)
                                                          0.15       6.65 f
  exe_top_inst/alu_inst/mult_71/U255/CO (HS65_LH_FA1X4)
                                                          0.15       6.80 f
  exe_top_inst/alu_inst/mult_71/U254/CO (HS65_LH_FA1X4)
                                                          0.15       6.95 f
  exe_top_inst/alu_inst/mult_71/U253/CO (HS65_LH_FA1X4)
                                                          0.15       7.11 f
  exe_top_inst/alu_inst/mult_71/U252/CO (HS65_LH_FA1X4)
                                                          0.15       7.26 f
  exe_top_inst/alu_inst/mult_71/U251/CO (HS65_LH_FA1X4)
                                                          0.15       7.41 f
  exe_top_inst/alu_inst/mult_71/U250/CO (HS65_LH_FA1X4)
                                                          0.15       7.56 f
  exe_top_inst/alu_inst/mult_71/U249/CO (HS65_LH_FA1X4)
                                                          0.15       7.71 f
  exe_top_inst/alu_inst/mult_71/U248/CO (HS65_LH_FA1X4)
                                                          0.15       7.86 f
  exe_top_inst/alu_inst/mult_71/U247/CO (HS65_LH_FA1X4)
                                                          0.15       8.01 f
  exe_top_inst/alu_inst/mult_71/U246/CO (HS65_LH_FA1X4)
                                                          0.15       8.16 f
  exe_top_inst/alu_inst/mult_71/U245/CO (HS65_LH_FA1X4)
                                                          0.15       8.31 f
  exe_top_inst/alu_inst/mult_71/U244/CO (HS65_LH_FA1X4)
                                                          0.15       8.46 f
  exe_top_inst/alu_inst/mult_71/U243/CO (HS65_LH_FA1X4)
                                                          0.15       8.62 f
  exe_top_inst/alu_inst/mult_71/U242/CO (HS65_LH_FA1X4)
                                                          0.15       8.77 f
  exe_top_inst/alu_inst/mult_71/U241/CO (HS65_LH_FA1X4)
                                                          0.15       8.92 f
  exe_top_inst/alu_inst/mult_71/U240/CO (HS65_LH_FA1X4)
                                                          0.15       9.07 f
  exe_top_inst/alu_inst/mult_71/U239/CO (HS65_LH_FA1X4)
                                                          0.15       9.22 f
  exe_top_inst/alu_inst/mult_71/U238/CO (HS65_LH_FA1X4)
                                                          0.15       9.37 f
  exe_top_inst/alu_inst/mult_71/U237/CO (HS65_LH_FA1X4)
                                                          0.15       9.52 f
  exe_top_inst/alu_inst/mult_71/U236/CO (HS65_LH_FA1X4)
                                                          0.15       9.67 f
  exe_top_inst/alu_inst/mult_71/U235/CO (HS65_LH_FA1X4)
                                                          0.15       9.82 f
  exe_top_inst/alu_inst/mult_71/U234/CO (HS65_LH_FA1X4)
                                                          0.15       9.97 f
  exe_top_inst/alu_inst/mult_71/U233/CO (HS65_LH_FA1X4)
                                                          0.15      10.12 f
  exe_top_inst/alu_inst/mult_71/U232/CO (HS65_LH_FA1X4)
                                                          0.15      10.28 f
  exe_top_inst/alu_inst/mult_71/U231/CO (HS65_LH_FA1X4)
                                                          0.15      10.43 f
  exe_top_inst/alu_inst/mult_71/U230/CO (HS65_LH_FA1X4)
                                                          0.15      10.58 f
  exe_top_inst/alu_inst/mult_71/U229/CO (HS65_LH_FA1X4)
                                                          0.15      10.73 f
  exe_top_inst/alu_inst/mult_71/U228/CO (HS65_LH_FA1X4)
                                                          0.16      10.88 f
  exe_top_inst/alu_inst/mult_71/U2191/Z (HS65_LHS_XOR3X2)
                                                          0.15      11.03 f
  exe_top_inst/alu_inst/mult_71/product[63] (alu_DW_mult_uns_0)
                                                          0.00      11.03 f
  exe_top_inst/alu_inst/U304/Z (HS65_LH_AO22X9)           0.13      11.16 f
  exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/D (HS65_LH_DFPRQX9)
                                                          0.00      11.16 f
  data arrival time                                                 11.16

  clock myclk (rise edge)                                15.00      15.00
  clock network delay (ideal)                             0.00      15.00
  clock uncertainty                                      -1.00      14.00
  exe_top_inst/alu_inst/HI_LO_c_reg[HI][31]/CP (HS65_LH_DFPRQX9)
                                                          0.00      14.00 r
  library setup time                                     -0.13      13.87
  data required time                                                13.87
  --------------------------------------------------------------------------
  data required time                                                13.87
  data arrival time                                                -11.16
  --------------------------------------------------------------------------
  slack (MET)                                                        2.71


1
