#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* Rx_1 */
Rx_1__0__DR EQU CYREG_GPIO_PRT1_DR
Rx_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Rx_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Rx_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Rx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Rx_1__0__HSIOM_MASK EQU 0x0F000000
Rx_1__0__HSIOM_SHIFT EQU 24
Rx_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Rx_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Rx_1__0__MASK EQU 0x40
Rx_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rx_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rx_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rx_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rx_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rx_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rx_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rx_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rx_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rx_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rx_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rx_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rx_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rx_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rx_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rx_1__0__PC EQU CYREG_GPIO_PRT1_PC
Rx_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Rx_1__0__PORT EQU 1
Rx_1__0__PS EQU CYREG_GPIO_PRT1_PS
Rx_1__0__SHIFT EQU 6
Rx_1__DR EQU CYREG_GPIO_PRT1_DR
Rx_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Rx_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Rx_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Rx_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__INTR EQU CYREG_GPIO_PRT1_INTR
Rx_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Rx_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Rx_1__MASK EQU 0x40
Rx_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Rx_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Rx_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Rx_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Rx_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Rx_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Rx_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Rx_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Rx_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Rx_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Rx_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Rx_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Rx_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Rx_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Rx_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Rx_1__PC EQU CYREG_GPIO_PRT1_PC
Rx_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Rx_1__PORT EQU 1
Rx_1__PS EQU CYREG_GPIO_PRT1_PS
Rx_1__SHIFT EQU 6

/* Tx_1 */
Tx_1__0__DR EQU CYREG_GPIO_PRT1_DR
Tx_1__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Tx_1__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Tx_1__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Tx_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Tx_1__0__HSIOM_MASK EQU 0x00F00000
Tx_1__0__HSIOM_SHIFT EQU 20
Tx_1__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__0__INTR EQU CYREG_GPIO_PRT1_INTR
Tx_1__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Tx_1__0__MASK EQU 0x20
Tx_1__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
Tx_1__0__OUT_SEL_SHIFT EQU 10
Tx_1__0__OUT_SEL_VAL EQU 1
Tx_1__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tx_1__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tx_1__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tx_1__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tx_1__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tx_1__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tx_1__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tx_1__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tx_1__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tx_1__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tx_1__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tx_1__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tx_1__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tx_1__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tx_1__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tx_1__0__PC EQU CYREG_GPIO_PRT1_PC
Tx_1__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Tx_1__0__PORT EQU 1
Tx_1__0__PS EQU CYREG_GPIO_PRT1_PS
Tx_1__0__SHIFT EQU 5
Tx_1__DR EQU CYREG_GPIO_PRT1_DR
Tx_1__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Tx_1__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Tx_1__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Tx_1__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__INTR EQU CYREG_GPIO_PRT1_INTR
Tx_1__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Tx_1__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Tx_1__MASK EQU 0x20
Tx_1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Tx_1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Tx_1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Tx_1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Tx_1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Tx_1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Tx_1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Tx_1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Tx_1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Tx_1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Tx_1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Tx_1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Tx_1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Tx_1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Tx_1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Tx_1__PC EQU CYREG_GPIO_PRT1_PC
Tx_1__PC2 EQU CYREG_GPIO_PRT1_PC2
Tx_1__PORT EQU 1
Tx_1__PS EQU CYREG_GPIO_PRT1_PS
Tx_1__SHIFT EQU 5

/* UART_BUART */
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_UDB_W8_CTL3
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_UDB_W8_CTL3
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_UDB_W8_MSK3
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_UDB_W8_MSK3
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_UDB_W8_ST3
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A3
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_UDB_W8_A03
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_UDB_W8_A13
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D3
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_UDB_W8_D03
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_UDB_W8_D13
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F3
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_UDB_W8_F03
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_UDB_W8_F13
UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_UDB_W8_MSK2
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_UDB_W8_ST2
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_UDB_W16_A01
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_UDB_W16_A11
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_UDB_W16_D01
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_UDB_W16_D11
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_UDB_W16_F01
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_UDB_W16_F11
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_UDB_CAT16_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_UDB_W8_A01
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_UDB_W8_A11
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_UDB_CAT16_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_UDB_W8_D01
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_UDB_W8_D11
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_UDB_CAT16_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_UDB_W8_F01
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_UDB_W8_F11
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A00
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A10
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D00
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D10
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F00
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F10
UART_BUART_sTX_TxShifter_u0__32BIT_A0_REG EQU CYREG_UDB_W32_A0
UART_BUART_sTX_TxShifter_u0__32BIT_A1_REG EQU CYREG_UDB_W32_A1
UART_BUART_sTX_TxShifter_u0__32BIT_D0_REG EQU CYREG_UDB_W32_D0
UART_BUART_sTX_TxShifter_u0__32BIT_D1_REG EQU CYREG_UDB_W32_D1
UART_BUART_sTX_TxShifter_u0__32BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
UART_BUART_sTX_TxShifter_u0__32BIT_F0_REG EQU CYREG_UDB_W32_F0
UART_BUART_sTX_TxShifter_u0__32BIT_F1_REG EQU CYREG_UDB_W32_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A0
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_UDB_W8_A00
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_UDB_W8_A10
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D0
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_UDB_W8_D00
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_UDB_W8_D10
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F0
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_UDB_W8_F00
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_UDB_W8_F10
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL0
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST0
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__32BIT_MASK_REG EQU CYREG_UDB_W32_MSK
UART_BUART_sTX_TxSts__32BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W32_ACTL
UART_BUART_sTX_TxSts__32BIT_STATUS_REG EQU CYREG_UDB_W32_ST
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_UDB_W8_MSK0
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL0
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_UDB_W8_ST0

/* UART_IntClock */
UART_IntClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
UART_IntClock__DIV_ID EQU 0x00000040
UART_IntClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
UART_IntClock__PA_DIV_ID EQU 0x000000FF

/* Clock */
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL7
Clock__DIV_ID EQU 0x00000042
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock__PA_DIV_ID EQU 0x000000FF

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL8
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Pin_red */
Pin_red__0__DR EQU CYREG_GPIO_PRT2_DR
Pin_red__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_red__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_red__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Pin_red__0__HSIOM_MASK EQU 0x0F000000
Pin_red__0__HSIOM_SHIFT EQU 24
Pin_red__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_red__0__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_red__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_red__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_red__0__MASK EQU 0x40
Pin_red__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_red__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_red__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_red__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_red__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_red__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_red__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_red__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_red__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_red__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_red__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_red__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_red__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_red__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_red__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_red__0__PC EQU CYREG_GPIO_PRT2_PC
Pin_red__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_red__0__PORT EQU 2
Pin_red__0__PS EQU CYREG_GPIO_PRT2_PS
Pin_red__0__SHIFT EQU 6
Pin_red__DR EQU CYREG_GPIO_PRT2_DR
Pin_red__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Pin_red__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Pin_red__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Pin_red__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_red__INTR EQU CYREG_GPIO_PRT2_INTR
Pin_red__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Pin_red__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Pin_red__MASK EQU 0x40
Pin_red__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Pin_red__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Pin_red__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Pin_red__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Pin_red__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Pin_red__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Pin_red__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Pin_red__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Pin_red__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Pin_red__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Pin_red__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Pin_red__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Pin_red__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Pin_red__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Pin_red__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Pin_red__PC EQU CYREG_GPIO_PRT2_PC
Pin_red__PC2 EQU CYREG_GPIO_PRT2_PC2
Pin_red__PORT EQU 2
Pin_red__PS EQU CYREG_GPIO_PRT2_PS
Pin_red__SHIFT EQU 6

/* Pin_blue */
Pin_blue__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_blue__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_blue__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_blue__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_blue__0__HSIOM_MASK EQU 0xF0000000
Pin_blue__0__HSIOM_SHIFT EQU 28
Pin_blue__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_blue__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_blue__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_blue__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_blue__0__MASK EQU 0x80
Pin_blue__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_blue__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_blue__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_blue__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_blue__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_blue__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_blue__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_blue__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_blue__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_blue__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_blue__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_blue__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_blue__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_blue__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_blue__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_blue__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_blue__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_blue__0__PORT EQU 3
Pin_blue__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_blue__0__SHIFT EQU 7
Pin_blue__DR EQU CYREG_GPIO_PRT3_DR
Pin_blue__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_blue__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_blue__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_blue__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_blue__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_blue__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_blue__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_blue__MASK EQU 0x80
Pin_blue__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_blue__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_blue__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_blue__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_blue__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_blue__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_blue__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_blue__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_blue__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_blue__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_blue__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_blue__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_blue__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_blue__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_blue__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_blue__PC EQU CYREG_GPIO_PRT3_PC
Pin_blue__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_blue__PORT EQU 3
Pin_blue__PS EQU CYREG_GPIO_PRT3_PS
Pin_blue__SHIFT EQU 7

/* isr_stop */
isr_stop__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_stop__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_stop__INTC_MASK EQU 0x02
isr_stop__INTC_NUMBER EQU 1
isr_stop__INTC_PRIOR_MASK EQU 0xC000
isr_stop__INTC_PRIOR_NUM EQU 3
isr_stop__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_stop__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_stop__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_uart */
isr_uart__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_uart__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_uart__INTC_MASK EQU 0x40000
isr_uart__INTC_NUMBER EQU 18
isr_uart__INTC_PRIOR_MASK EQU 0xC00000
isr_uart__INTC_PRIOR_NUM EQU 3
isr_uart__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_uart__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_uart__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_wire */
isr_wire__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_wire__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_wire__INTC_MASK EQU 0x20000
isr_wire__INTC_NUMBER EQU 17
isr_wire__INTC_PRIOR_MASK EQU 0xC000
isr_wire__INTC_PRIOR_NUM EQU 3
isr_wire__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
isr_wire__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_wire__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* pin_wire */
pin_wire__0__DR EQU CYREG_GPIO_PRT1_DR
pin_wire__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pin_wire__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pin_wire__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pin_wire__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
pin_wire__0__HSIOM_MASK EQU 0x0000000F
pin_wire__0__HSIOM_SHIFT EQU 0
pin_wire__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pin_wire__0__INTR EQU CYREG_GPIO_PRT1_INTR
pin_wire__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pin_wire__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pin_wire__0__MASK EQU 0x01
pin_wire__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pin_wire__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pin_wire__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pin_wire__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pin_wire__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pin_wire__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pin_wire__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pin_wire__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pin_wire__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pin_wire__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pin_wire__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pin_wire__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pin_wire__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pin_wire__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pin_wire__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pin_wire__0__PC EQU CYREG_GPIO_PRT1_PC
pin_wire__0__PC2 EQU CYREG_GPIO_PRT1_PC2
pin_wire__0__PORT EQU 1
pin_wire__0__PS EQU CYREG_GPIO_PRT1_PS
pin_wire__0__SHIFT EQU 0
pin_wire__DR EQU CYREG_GPIO_PRT1_DR
pin_wire__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
pin_wire__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
pin_wire__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
pin_wire__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
pin_wire__INTR EQU CYREG_GPIO_PRT1_INTR
pin_wire__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
pin_wire__INTSTAT EQU CYREG_GPIO_PRT1_INTR
pin_wire__MASK EQU 0x01
pin_wire__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
pin_wire__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
pin_wire__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
pin_wire__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
pin_wire__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
pin_wire__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
pin_wire__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
pin_wire__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
pin_wire__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
pin_wire__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
pin_wire__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
pin_wire__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
pin_wire__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
pin_wire__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
pin_wire__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
pin_wire__PC EQU CYREG_GPIO_PRT1_PC
pin_wire__PC2 EQU CYREG_GPIO_PRT1_PC2
pin_wire__PORT EQU 1
pin_wire__PS EQU CYREG_GPIO_PRT1_PS
pin_wire__SHIFT EQU 0

/* Pin_green */
Pin_green__0__DR EQU CYREG_GPIO_PRT3_DR
Pin_green__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_green__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_green__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Pin_green__0__HSIOM_MASK EQU 0x0F000000
Pin_green__0__HSIOM_SHIFT EQU 24
Pin_green__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_green__0__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_green__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_green__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_green__0__MASK EQU 0x40
Pin_green__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_green__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_green__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_green__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_green__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_green__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_green__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_green__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_green__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_green__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_green__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_green__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_green__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_green__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_green__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_green__0__PC EQU CYREG_GPIO_PRT3_PC
Pin_green__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_green__0__PORT EQU 3
Pin_green__0__PS EQU CYREG_GPIO_PRT3_PS
Pin_green__0__SHIFT EQU 6
Pin_green__DR EQU CYREG_GPIO_PRT3_DR
Pin_green__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Pin_green__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Pin_green__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Pin_green__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_green__INTR EQU CYREG_GPIO_PRT3_INTR
Pin_green__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Pin_green__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Pin_green__MASK EQU 0x40
Pin_green__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Pin_green__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Pin_green__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Pin_green__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Pin_green__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Pin_green__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Pin_green__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Pin_green__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Pin_green__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Pin_green__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Pin_green__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Pin_green__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Pin_green__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Pin_green__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Pin_green__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Pin_green__PC EQU CYREG_GPIO_PRT3_PC
Pin_green__PC2 EQU CYREG_GPIO_PRT3_PC2
Pin_green__PORT EQU 3
Pin_green__PS EQU CYREG_GPIO_PRT3_PS
Pin_green__SHIFT EQU 6

/* butt_stop */
butt_stop__0__DR EQU CYREG_GPIO_PRT2_DR
butt_stop__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
butt_stop__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
butt_stop__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
butt_stop__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
butt_stop__0__HSIOM_MASK EQU 0xF0000000
butt_stop__0__HSIOM_SHIFT EQU 28
butt_stop__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
butt_stop__0__INTR EQU CYREG_GPIO_PRT2_INTR
butt_stop__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
butt_stop__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
butt_stop__0__MASK EQU 0x80
butt_stop__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
butt_stop__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
butt_stop__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
butt_stop__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
butt_stop__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
butt_stop__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
butt_stop__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
butt_stop__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
butt_stop__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
butt_stop__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
butt_stop__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
butt_stop__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
butt_stop__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
butt_stop__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
butt_stop__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
butt_stop__0__PC EQU CYREG_GPIO_PRT2_PC
butt_stop__0__PC2 EQU CYREG_GPIO_PRT2_PC2
butt_stop__0__PORT EQU 2
butt_stop__0__PS EQU CYREG_GPIO_PRT2_PS
butt_stop__0__SHIFT EQU 7
butt_stop__DR EQU CYREG_GPIO_PRT2_DR
butt_stop__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
butt_stop__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
butt_stop__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
butt_stop__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
butt_stop__INTR EQU CYREG_GPIO_PRT2_INTR
butt_stop__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
butt_stop__INTSTAT EQU CYREG_GPIO_PRT2_INTR
butt_stop__MASK EQU 0x80
butt_stop__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
butt_stop__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
butt_stop__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
butt_stop__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
butt_stop__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
butt_stop__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
butt_stop__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
butt_stop__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
butt_stop__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
butt_stop__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
butt_stop__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
butt_stop__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
butt_stop__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
butt_stop__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
butt_stop__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
butt_stop__PC EQU CYREG_GPIO_PRT2_PC
butt_stop__PC2 EQU CYREG_GPIO_PRT2_PC2
butt_stop__PORT EQU 2
butt_stop__PS EQU CYREG_GPIO_PRT2_PS
butt_stop__SHIFT EQU 7

/* Timer_uart_cy_m0s8_tcpwm_1 */
Timer_uart_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_uart_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_uart_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_uart_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_uart_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_uart_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_uart_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_uart_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_uart_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_uart_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_uart_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_uart_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_uart_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_uart_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_uart_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* Timer_wire_cy_m0s8_tcpwm_1 */
Timer_wire_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
Timer_wire_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
Timer_wire_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
Timer_wire_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
Timer_wire_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
Timer_wire_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
Timer_wire_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
Timer_wire_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
Timer_wire_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
Timer_wire_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
Timer_wire_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
Timer_wire_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
Timer_wire_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
Timer_wire_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
Timer_wire_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* isr_ustart */
isr_ustart__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_ustart__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_ustart__INTC_MASK EQU 0x04
isr_ustart__INTC_NUMBER EQU 2
isr_ustart__INTC_PRIOR_MASK EQU 0xC00000
isr_ustart__INTC_PRIOR_NUM EQU 3
isr_ustart__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_ustart__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_ustart__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* isr_wstart */
isr_wstart__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
isr_wstart__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
isr_wstart__INTC_MASK EQU 0x08
isr_wstart__INTC_NUMBER EQU 3
isr_wstart__INTC_PRIOR_MASK EQU 0xC0000000
isr_wstart__INTC_PRIOR_NUM EQU 3
isr_wstart__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
isr_wstart__INTC_SET_EN_REG EQU CYREG_CM0_ISER
isr_wstart__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x0E34119E
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4F
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4F_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDR_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8bless_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
