{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678699596037 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678699596037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 02:26:35 2023 " "Processing started: Mon Mar 13 02:26:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678699596037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678699596037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX32_1_32bit -c MUX32_1_32bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off MUX32_1_32bit -c MUX32_1_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678699596037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678699596474 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1678699596474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/university/architecture/exc1/mux32_1.sv 7 7 " "Found 7 design units, including 7 entities, in source file //vboxsvr/university/architecture/exc1/mux32_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_assign " "Found entity 1: mux2_assign" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_if " "Found entity 2: mux2_if" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux2_case " "Found entity 3: mux2_case" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux4 " "Found entity 4: mux4" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux8 " "Found entity 5: mux8" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""} { "Info" "ISGN_ENTITY_NAME" "6 mux16 " "Found entity 6: mux16" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""} { "Info" "ISGN_ENTITY_NAME" "7 mux32_1_32bit " "Found entity 7: mux32_1_32bit" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678699617709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//vboxsvr/university/architecture/exc1/mux32_1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file //vboxsvr/university/architecture/exc1/mux32_1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux32_1_tb " "Found entity 1: mux32_1_tb" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1_tb.sv" "" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678699617709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678699617709 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mux32_1_32bit " "Elaborating entity \"mux32_1_32bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678699617740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 mux16:lowmux " "Elaborating entity \"mux16\" for hierarchy \"mux16:lowmux\"" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "lowmux" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699617771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux16:lowmux\|mux8:lowmux " "Elaborating entity \"mux8\" for hierarchy \"mux16:lowmux\|mux8:lowmux\"" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "lowmux" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699617787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux16:lowmux\|mux8:lowmux\|mux4:lowmux " "Elaborating entity \"mux4\" for hierarchy \"mux16:lowmux\|mux8:lowmux\|mux4:lowmux\"" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "lowmux" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699617802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_case mux16:lowmux\|mux8:lowmux\|mux4:lowmux\|mux2_case:lowmux " "Elaborating entity \"mux2_case\" for hierarchy \"mux16:lowmux\|mux8:lowmux\|mux4:lowmux\|mux2_case:lowmux\"" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "lowmux" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699617818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_assign mux16:lowmux\|mux8:lowmux\|mux4:lowmux\|mux2_assign:himux " "Elaborating entity \"mux2_assign\" for hierarchy \"mux16:lowmux\|mux8:lowmux\|mux4:lowmux\|mux2_assign:himux\"" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "himux" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699617818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_if mux16:lowmux\|mux8:lowmux\|mux4:lowmux\|mux2_if:outmux " "Elaborating entity \"mux2_if\" for hierarchy \"mux16:lowmux\|mux8:lowmux\|mux4:lowmux\|mux2_if:outmux\"" {  } { { "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" "outmux" { Text "//VBOXSVR/University/Architecture/exc1/MUX32_1.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699617834 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678699618662 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678699619177 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678699619177 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "165 " "Implemented 165 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678699619271 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678699619271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678699619271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678699619271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "686 " "Peak virtual memory: 686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678699619318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 02:26:59 2023 " "Processing ended: Mon Mar 13 02:26:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678699619318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678699619318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678699619318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678699619318 ""}
