5 a 1 * 0
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t main -vcd race2.2.vcd -o race2.2.cdd -v race2.2.v
3 0 $root $root NA 0 0 1
3 0 main main race2.2.v 1 23 1
2 1 6 90009 3 1 c 0 0 x
2 2 6 90009 0 2a 20000 0 0 1 2 2
2 3 6 90009 7 29 2100a 1 2 1 2 2
2 4 6 120012 3 1 c 0 0 x
2 5 6 c000c 0 1 400 0 0 a
2 6 6 c0012 3 37 600e 4 5
1 x 3 30005 1 0 0 0 1 1 1102
1 a 4 830005 1 0 0 0 1 1 1102
1 b 4 30008 1 0 0 0 1 1 1102
4 6 3 3
4 3 6 0
7 1 7 7
3 1 main.$u0 main.$u0 race2.2.v 0 21 1
