# rtl-snn_desnse
This project, implements an snn processor to simulate data flow of two dense spiking neural network. the RTL model is described in Verilog-hdl and also a variation of it described in SystemVerilog is also available
