TimeQuest Timing Analyzer report for UA3REO
Tue Oct 23 19:45:20 2018
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 36. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Report TCCS
 48. Report RSKM
 49. Unconstrained Paths Summary
 50. Clock Status Summary
 51. Unconstrained Input Ports
 52. Unconstrained Output Ports
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+-----------------------+------------------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest                                                        ;
; Revision Name         ; UA3REO                                                           ;
; Device Family         ; Cyclone IV E                                                     ;
; Device Name           ; EP4CE22E22C8                                                     ;
; Timing Models         ; Final                                                            ;
; Delay Model           ; Combined                                                         ;
; Rise/Fall Delays      ; Enabled                                                          ;
+-----------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.44        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.4%      ;
;     Processor 3            ;  14.2%      ;
;     Processor 4            ;  12.3%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; SDC.sdc       ; OK     ; Tue Oct 23 19:45:14 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+
; Clock Name                                             ; Type      ; Period  ; Frequency ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                   ; Targets                                                    ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+
; clk_sys                                                ; Base      ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                          ; { clk_sys }                                                ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.833  ; 48.0 MHz  ; 0.000 ; 10.416  ; 50.00      ; 25        ; 24          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] } ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 520.833 ; 1.92 MHz  ; 0.000 ; 260.416 ; 50.00      ; 625       ; 24          ;       ;        ;           ;            ; false    ; clk_sys ; SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0] ; { SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------------+-----------+---------+-----------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+----------------------------------------------------------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 39.11 MHz ; 39.11 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 81.71 MHz ; 81.71 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 8.594  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 16.042 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.402 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.500 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.927   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.973   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.109 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 8.594 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.793     ;
; 8.607 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.780     ;
; 8.607 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.780     ;
; 8.618 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.769     ;
; 8.618 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.772     ;
; 8.620 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.767     ;
; 8.629 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.763     ;
; 8.631 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.756     ;
; 8.631 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.759     ;
; 8.642 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.750     ;
; 8.740 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.647     ;
; 8.753 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.634     ;
; 8.753 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.634     ;
; 8.764 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.623     ;
; 8.764 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.626     ;
; 8.766 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.621     ;
; 8.775 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.617     ;
; 8.777 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.610     ;
; 8.777 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.613     ;
; 8.788 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.604     ;
; 8.794 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.598     ;
; 8.807 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.585     ;
; 8.825 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.565     ;
; 8.838 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.552     ;
; 8.886 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.501     ;
; 8.897 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.493     ;
; 8.899 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.488     ;
; 8.899 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.488     ;
; 8.910 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.477     ;
; 8.910 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.480     ;
; 8.910 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.480     ;
; 8.912 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.475     ;
; 8.912 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.475     ;
; 8.921 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.471     ;
; 8.923 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.464     ;
; 8.923 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.467     ;
; 8.925 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.462     ;
; 8.934 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.458     ;
; 8.940 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.452     ;
; 8.941 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.449     ;
; 8.953 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.439     ;
; 8.954 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.436     ;
; 8.971 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.419     ;
; 8.984 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.406     ;
; 9.032 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.355     ;
; 9.043 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.347     ;
; 9.045 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.342     ;
; 9.045 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.342     ;
; 9.053 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.339     ;
; 9.056 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.331     ;
; 9.056 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.334     ;
; 9.056 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.334     ;
; 9.058 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.329     ;
; 9.058 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.329     ;
; 9.066 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.326     ;
; 9.067 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.325     ;
; 9.069 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.318     ;
; 9.069 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.321     ;
; 9.071 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.316     ;
; 9.080 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.312     ;
; 9.086 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.306     ;
; 9.087 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.303     ;
; 9.099 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.293     ;
; 9.100 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.290     ;
; 9.106 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.286     ;
; 9.117 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.273     ;
; 9.119 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.273     ;
; 9.130 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.260     ;
; 9.178 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.209     ;
; 9.189 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.201     ;
; 9.191 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.196     ;
; 9.191 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.196     ;
; 9.199 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.193     ;
; 9.202 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.185     ;
; 9.202 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.188     ;
; 9.202 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.188     ;
; 9.204 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.183     ;
; 9.204 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.183     ;
; 9.212 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.180     ;
; 9.213 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.179     ;
; 9.215 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.172     ;
; 9.215 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.175     ;
; 9.217 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.170     ;
; 9.226 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.166     ;
; 9.232 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.160     ;
; 9.233 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.157     ;
; 9.245 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.147     ;
; 9.246 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.144     ;
; 9.252 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.140     ;
; 9.263 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.127     ;
; 9.265 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.127     ;
; 9.276 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.114     ;
; 9.324 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.063     ;
; 9.335 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.055     ;
; 9.337 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.050     ;
; 9.337 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.050     ;
; 9.345 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.442     ; 11.047     ;
; 9.348 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.447     ; 11.039     ;
; 9.348 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.042     ;
; 9.348 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.444     ; 11.042     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                             ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 16.042  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.514     ; 4.286      ;
; 16.226  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 4.112      ;
; 16.456  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.510     ; 3.876      ;
; 16.800  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.508     ; 3.534      ;
; 16.834  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.487     ; 3.521      ;
; 16.899  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.504     ; 3.439      ;
; 17.186  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.493     ; 3.163      ;
; 17.223  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.513     ; 3.106      ;
; 17.309  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.519     ; 3.014      ;
; 17.463  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.507     ; 2.872      ;
; 17.488  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.491     ; 2.863      ;
; 17.592  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.502     ; 2.748      ;
; 17.641  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 2.696      ;
; 17.742  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.514     ; 2.586      ;
; 17.755  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.496     ; 2.591      ;
; 17.762  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.510     ; 2.570      ;
; 17.791  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.482     ; 2.569      ;
; 17.805  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.506     ; 2.531      ;
; 17.814  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.500     ; 2.528      ;
; 17.835  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.489     ; 2.518      ;
; 17.842  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.490     ; 2.510      ;
; 18.111  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.481     ; 2.250      ;
; 18.170  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.513     ; 2.159      ;
; 18.172  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 2.165      ;
; 18.176  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.509     ; 2.157      ;
; 18.257  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.481     ; 2.104      ;
; 18.287  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.489     ; 2.066      ;
; 18.419  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.505     ; 1.918      ;
; 18.456  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.503     ; 1.883      ;
; 18.507  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.501     ; 1.834      ;
; 18.952  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 1.372      ;
; 19.191  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.518     ; 1.133      ;
; 495.266 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.471     ;
; 495.347 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.390     ;
; 495.412 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.325     ;
; 495.442 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.295     ;
; 495.493 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.244     ;
; 495.523 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.214     ;
; 495.558 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.179     ;
; 495.559 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.178     ;
; 495.588 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.149     ;
; 495.639 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.098     ;
; 495.669 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.068     ;
; 495.704 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.033     ;
; 495.705 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.032     ;
; 495.734 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.003     ;
; 495.735 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 25.002     ;
; 495.785 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.952     ;
; 495.815 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.922     ;
; 495.850 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.887     ;
; 495.851 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.886     ;
; 495.880 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.857     ;
; 495.881 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.856     ;
; 495.887 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.850     ;
; 495.931 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.806     ;
; 495.961 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.776     ;
; 495.968 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.769     ;
; 495.996 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.741     ;
; 495.997 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.740     ;
; 496.026 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.711     ;
; 496.027 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.710     ;
; 496.033 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.704     ;
; 496.063 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.674     ;
; 496.077 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.660     ;
; 496.107 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.630     ;
; 496.114 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.623     ;
; 496.142 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.595     ;
; 496.143 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.594     ;
; 496.144 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.593     ;
; 496.172 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.565     ;
; 496.173 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.564     ;
; 496.179 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.558     ;
; 496.209 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.528     ;
; 496.213 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.524     ;
; 496.223 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.514     ;
; 496.253 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.484     ;
; 496.260 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.477     ;
; 496.288 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.449     ;
; 496.289 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.448     ;
; 496.290 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.447     ;
; 496.318 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.419     ;
; 496.319 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.418     ;
; 496.325 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.412     ;
; 496.355 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.382     ;
; 496.359 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.378     ;
; 496.369 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.368     ;
; 496.389 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.348     ;
; 496.399 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.338     ;
; 496.406 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.331     ;
; 496.435 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.096     ; 24.303     ;
; 496.435 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.302     ;
; 496.436 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.301     ;
; 496.465 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.096     ; 24.273     ;
; 496.465 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.272     ;
; 496.471 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.266     ;
; 496.501 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.236     ;
; 496.505 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.232     ;
; 496.516 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.096     ; 24.222     ;
; 496.535 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.097     ; 24.202     ;
; 496.546 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.096     ; 24.192     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.138      ;
; 0.404 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.140      ;
; 0.405 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.142      ;
; 0.406 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.143      ;
; 0.408 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.145      ;
; 0.409 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.146      ;
; 0.410 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.147      ;
; 0.413 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.149      ;
; 0.415 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.151      ;
; 0.416 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.153      ;
; 0.417 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.154      ;
; 0.418 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.155      ;
; 0.420 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.156      ;
; 0.422 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.159      ;
; 0.424 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.160      ;
; 0.428 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.165      ;
; 0.430 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.166      ;
; 0.430 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.166      ;
; 0.431 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.168      ;
; 0.432 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.169      ;
; 0.433 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.169      ;
; 0.436 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.172      ;
; 0.437 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.174      ;
; 0.439 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.175      ;
; 0.439 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.165      ;
; 0.440 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.176      ;
; 0.441 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.177      ;
; 0.444 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.181      ;
; 0.445 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                                                                                                          ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.171      ;
; 0.447 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                        ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.183      ;
; 0.448 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                               ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.185      ;
; 0.453 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[10]                                                                                                                                        ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.475      ; 1.182      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                    ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                           ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[0]                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1] ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|low_addressa[1]                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff        ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|full_dff                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]       ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]       ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]       ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]       ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]       ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                               ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|usedw_is_1_dff                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|usedw_is_1_dff                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                           ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                             ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.746      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                 ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.500 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][11] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; ciccomp:CICCOMP_I|int_delay_pipe[3]             ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.796      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-----------+-----------------+--------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                             ; Note ;
+-----------+-----------------+--------------------------------------------------------+------+
; 41.57 MHz ; 41.57 MHz       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 88.4 MHz  ; 88.4 MHz        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+--------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.521  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 16.320 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.385 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.470 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.937   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 9.987   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.111 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 9.521  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.923     ;
; 9.542  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.902     ;
; 9.546  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.900     ;
; 9.558  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.886     ;
; 9.560  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.884     ;
; 9.561  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.886     ;
; 9.581  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.863     ;
; 9.585  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.861     ;
; 9.597  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.847     ;
; 9.600  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.847     ;
; 9.647  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.797     ;
; 9.668  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.776     ;
; 9.672  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.774     ;
; 9.684  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.760     ;
; 9.686  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.758     ;
; 9.687  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.760     ;
; 9.707  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.737     ;
; 9.711  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.735     ;
; 9.717  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.730     ;
; 9.723  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.721     ;
; 9.726  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.721     ;
; 9.750  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.696     ;
; 9.756  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.691     ;
; 9.773  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.671     ;
; 9.789  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.657     ;
; 9.794  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.650     ;
; 9.798  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.648     ;
; 9.810  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.634     ;
; 9.812  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.632     ;
; 9.813  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.634     ;
; 9.824  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.622     ;
; 9.832  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.612     ;
; 9.833  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.611     ;
; 9.837  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.609     ;
; 9.843  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.604     ;
; 9.849  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.595     ;
; 9.852  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.595     ;
; 9.863  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.583     ;
; 9.865  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.581     ;
; 9.871  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.573     ;
; 9.876  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.570     ;
; 9.882  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.565     ;
; 9.899  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.545     ;
; 9.904  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.542     ;
; 9.915  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.531     ;
; 9.920  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.524     ;
; 9.924  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.522     ;
; 9.936  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.508     ;
; 9.938  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.506     ;
; 9.939  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.508     ;
; 9.950  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.496     ;
; 9.958  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.486     ;
; 9.959  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.485     ;
; 9.963  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.483     ;
; 9.963  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.484     ;
; 9.969  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.478     ;
; 9.975  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.469     ;
; 9.978  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.469     ;
; 9.989  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.457     ;
; 9.991  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.455     ;
; 9.997  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.447     ;
; 10.002 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.444     ;
; 10.002 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.445     ;
; 10.008 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.439     ;
; 10.025 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.419     ;
; 10.030 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.416     ;
; 10.033 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.413     ;
; 10.041 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.405     ;
; 10.046 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.398     ;
; 10.050 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.396     ;
; 10.062 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.382     ;
; 10.064 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.380     ;
; 10.065 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.382     ;
; 10.072 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.374     ;
; 10.076 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.370     ;
; 10.084 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.360     ;
; 10.085 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.359     ;
; 10.089 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.357     ;
; 10.089 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.358     ;
; 10.095 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.352     ;
; 10.101 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.343     ;
; 10.104 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.343     ;
; 10.115 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.331     ;
; 10.117 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.329     ;
; 10.123 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.321     ;
; 10.128 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.318     ;
; 10.128 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.319     ;
; 10.134 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.313     ;
; 10.151 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.293     ;
; 10.156 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.290     ;
; 10.159 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.287     ;
; 10.167 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.279     ;
; 10.172 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.272     ;
; 10.176 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.270     ;
; 10.188 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.256     ;
; 10.190 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.254     ;
; 10.191 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.388     ; 10.256     ;
; 10.198 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.248     ;
; 10.202 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.389     ; 10.244     ;
; 10.210 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.391     ; 10.234     ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 16.320  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 4.080      ;
; 16.497  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 3.908      ;
; 16.698  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.444     ; 3.701      ;
; 17.032  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.442     ; 3.369      ;
; 17.055  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.425     ; 3.363      ;
; 17.144  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.440     ; 3.259      ;
; 17.412  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 3.002      ;
; 17.449  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 2.951      ;
; 17.530  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.865      ;
; 17.670  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.435     ; 2.738      ;
; 17.686  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.429     ; 2.728      ;
; 17.810  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.600      ;
; 17.847  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.435     ; 2.561      ;
; 17.950  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.434     ; 2.459      ;
; 17.956  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 2.439      ;
; 17.957  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.443     ; 2.443      ;
; 17.980  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.420     ; 2.443      ;
; 18.000  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.433     ; 2.410      ;
; 18.001  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.435     ; 2.407      ;
; 18.014  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.427     ; 2.402      ;
; 18.021  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.428     ; 2.394      ;
; 18.291  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.419     ; 2.133      ;
; 18.343  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.445     ; 2.055      ;
; 18.350  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.437     ; 2.056      ;
; 18.364  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 2.041      ;
; 18.429  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.419     ; 1.995      ;
; 18.464  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.427     ; 1.952      ;
; 18.593  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.439     ; 1.811      ;
; 18.609  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.441     ; 1.793      ;
; 18.665  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.438     ; 1.740      ;
; 19.112  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 1.283      ;
; 19.330  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.448     ; 1.065      ;
; 496.775 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.974     ;
; 496.842 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.907     ;
; 496.901 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.848     ;
; 496.940 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.809     ;
; 496.968 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.781     ;
; 497.007 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.742     ;
; 497.026 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.723     ;
; 497.027 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.722     ;
; 497.066 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.683     ;
; 497.094 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.655     ;
; 497.133 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.616     ;
; 497.152 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.597     ;
; 497.153 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.596     ;
; 497.191 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.558     ;
; 497.192 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.557     ;
; 497.220 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.529     ;
; 497.259 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.490     ;
; 497.278 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.471     ;
; 497.279 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.470     ;
; 497.317 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.432     ;
; 497.318 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.431     ;
; 497.335 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.416     ;
; 497.346 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.403     ;
; 497.385 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.364     ;
; 497.402 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.349     ;
; 497.404 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.345     ;
; 497.405 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.344     ;
; 497.443 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.306     ;
; 497.444 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.305     ;
; 497.461 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.290     ;
; 497.472 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.277     ;
; 497.500 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.251     ;
; 497.511 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.238     ;
; 497.528 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.223     ;
; 497.530 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.219     ;
; 497.531 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.218     ;
; 497.567 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.184     ;
; 497.569 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.180     ;
; 497.570 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.179     ;
; 497.587 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.164     ;
; 497.598 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.151     ;
; 497.614 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.137     ;
; 497.626 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.125     ;
; 497.637 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.112     ;
; 497.654 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.097     ;
; 497.656 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.093     ;
; 497.657 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.092     ;
; 497.693 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.058     ;
; 497.695 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.054     ;
; 497.696 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.053     ;
; 497.713 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.038     ;
; 497.724 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 23.025     ;
; 497.740 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 23.011     ;
; 497.752 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.999     ;
; 497.763 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 22.986     ;
; 497.779 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.972     ;
; 497.780 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.971     ;
; 497.782 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 22.967     ;
; 497.784 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 22.966     ;
; 497.819 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.932     ;
; 497.821 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.086     ; 22.928     ;
; 497.823 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 22.927     ;
; 497.839 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.912     ;
; 497.851 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 22.899     ;
; 497.866 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.885     ;
; 497.878 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.873     ;
; 497.890 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.085     ; 22.860     ;
; 497.905 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.084     ; 22.846     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                               ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.385 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.041      ;
; 0.388 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.044      ;
; 0.392 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.048      ;
; 0.393 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.049      ;
; 0.394 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.050      ;
; 0.395 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.051      ;
; 0.396 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.052      ;
; 0.397 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.053      ;
; 0.399 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.055      ;
; 0.400 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                        ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.056      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]          ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                      ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                       ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                     ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.058      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                         ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.058      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1] ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[1]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2] ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[2]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3] ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[3]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4] ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[4]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                   ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                   ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                              ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|usedw_is_1_dff                    ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|usedw_is_1_dff                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|state[0]                                                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                     ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|sample_state[0]                                                                                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[1]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[3]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[2]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|counter_module:latency_cnt_inst|count[0]                                                                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[1][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[3][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                    ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                           ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                       ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                              ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                              ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|dffe_nae                                                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                      ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|state[0]                                                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[1]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[3]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[2]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|counter_module:latency_cnt_inst|count[0]                                                                                                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                             ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|first_in_ready                                                                                                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]           ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]           ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]           ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]           ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]             ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]             ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]              ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]              ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]              ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                     ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|dffe_nae                                                                            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]             ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]             ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[0]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]           ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[5][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]           ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[4][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]           ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[0][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]           ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_array[2][0]                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[2]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|wr_addr_ptr[1]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[2]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[1]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]              ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|fifo_usedw[0]                                                     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[1]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]             ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_controller:avalon_controller|auk_dspip_avalon_streaming_small_fifo:ready_FIFO|rd_addr_ptr[2]                                                    ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0] ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; ciccomp:CICCOMP_I|int_delay_pipe[27]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][10] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][15]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[24]            ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 15.271 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 18.599 ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.135 ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.191 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                 ;
+--------------------------------------------------------+---------+---------------+
; Clock                                                  ; Slack   ; End Point TNS ;
+--------------------------------------------------------+---------+---------------+
; clk_sys                                                ; 9.585   ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 10.164  ; 0.000         ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 260.200 ; 0.000         ;
+--------------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                            ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                   ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 15.271 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.334      ;
; 15.278 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.327      ;
; 15.290 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.315      ;
; 15.293 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.314      ;
; 15.303 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.306      ;
; 15.333 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.276      ;
; 15.335 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.270      ;
; 15.339 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.266      ;
; 15.342 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.263      ;
; 15.345 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.262      ;
; 15.346 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.259      ;
; 15.354 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.251      ;
; 15.357 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.250      ;
; 15.358 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.247      ;
; 15.361 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.246      ;
; 15.367 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.242      ;
; 15.371 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.238      ;
; 15.397 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.212      ;
; 15.400 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.209      ;
; 15.401 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.208      ;
; 15.402 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.205      ;
; 15.403 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.202      ;
; 15.407 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.198      ;
; 15.409 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.198      ;
; 15.410 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.195      ;
; 15.410 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.195      ;
; 15.413 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.194      ;
; 15.414 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.191      ;
; 15.422 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.183      ;
; 15.425 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.182      ;
; 15.426 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.179      ;
; 15.426 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.181      ;
; 15.429 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.178      ;
; 15.435 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.174      ;
; 15.439 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.170      ;
; 15.464 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.145      ;
; 15.465 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.144      ;
; 15.466 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.141      ;
; 15.468 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.141      ;
; 15.469 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.140      ;
; 15.470 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.137      ;
; 15.471 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.134      ;
; 15.474 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.131      ;
; 15.475 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.130      ;
; 15.477 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.130      ;
; 15.478 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.127      ;
; 15.478 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.127      ;
; 15.481 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.126      ;
; 15.482 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.123      ;
; 15.490 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.115      ;
; 15.490 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.117      ;
; 15.493 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.114      ;
; 15.494 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.111      ;
; 15.494 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.113      ;
; 15.497 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.110      ;
; 15.503 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.106      ;
; 15.507 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.102      ;
; 15.532 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.077      ;
; 15.533 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.076      ;
; 15.534 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.073      ;
; 15.536 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.073      ;
; 15.536 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 5.072      ;
; 15.537 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.072      ;
; 15.538 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.069      ;
; 15.539 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.066      ;
; 15.542 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.063      ;
; 15.543 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.062      ;
; 15.545 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.062      ;
; 15.546 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.059      ;
; 15.546 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.059      ;
; 15.549 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.058      ;
; 15.550 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.055      ;
; 15.558 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.047      ;
; 15.558 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[20] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.049      ;
; 15.561 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.046      ;
; 15.562 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 5.043      ;
; 15.562 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[19] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.045      ;
; 15.565 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.042      ;
; 15.571 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.038      ;
; 15.575 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[2]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.034      ;
; 15.580 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[0]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[23] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.029      ;
; 15.600 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.009      ;
; 15.600 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[22] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 5.008      ;
; 15.601 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.008      ;
; 15.602 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.005      ;
; 15.604 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[3]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.005      ;
; 15.604 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|q_a[7]    ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[21] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.212     ; 5.004      ;
; 15.605 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[1]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.211     ; 5.004      ;
; 15.606 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[4]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 5.001      ;
; 15.607 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.998      ;
; 15.610 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.995      ;
; 15.611 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[8]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.994      ;
; 15.613 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[16] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.994      ;
; 15.614 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[9]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[17] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.991      ;
; 15.614 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.991      ;
; 15.617 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[7]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.990      ;
; 15.618 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[11] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.987      ;
; 15.626 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[10] ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.215     ; 4.979      ;
; 15.626 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[6]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[18] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.981      ;
; 15.629 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|q_a[5]  ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_madx_cen:m1|out[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 20.833       ; -0.213     ; 4.978      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                              ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                                                             ; To Node                              ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 18.599  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_I|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.992      ;
; 18.600  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_I|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.242     ; 1.986      ;
; 18.844  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_I|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.243     ; 1.741      ;
; 18.881  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_I|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.241     ; 1.706      ;
; 18.962  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_Q|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.627      ;
; 19.023  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_Q|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.226     ; 1.579      ;
; 19.128  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_I|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.461      ;
; 19.176  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_Q|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.230     ; 1.422      ;
; 19.210  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_I|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.247     ; 1.371      ;
; 19.294  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[10] ; ciccomp:CICCOMP_Q|input_register[10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.229     ; 1.305      ;
; 19.295  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_I|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.294      ;
; 19.352  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[9]  ; ciccomp:CICCOMP_I|input_register[9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.237     ; 1.239      ;
; 19.354  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[11] ; ciccomp:CICCOMP_I|input_register[11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 1.238      ;
; 19.390  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_Q|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.232     ; 1.206      ;
; 19.413  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[12] ; ciccomp:CICCOMP_Q|input_register[12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.240     ; 1.175      ;
; 19.425  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_I|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.239     ; 1.164      ;
; 19.446  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[5]  ; ciccomp:CICCOMP_I|input_register[5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.235     ; 1.147      ;
; 19.455  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_I|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.238     ; 1.135      ;
; 19.464  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[13] ; ciccomp:CICCOMP_Q|input_register[13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.136      ;
; 19.492  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[6]  ; ciccomp:CICCOMP_Q|input_register[6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 1.108      ;
; 19.502  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_Q|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.223     ; 1.103      ;
; 19.589  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[8]  ; ciccomp:CICCOMP_Q|input_register[8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.222     ; 1.017      ;
; 19.616  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_I|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.241     ; 0.971      ;
; 19.645  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[15] ; ciccomp:CICCOMP_Q|input_register[15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 0.950      ;
; 19.648  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_I|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 0.944      ;
; 19.686  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[0]  ; ciccomp:CICCOMP_Q|input_register[0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.222     ; 0.920      ;
; 19.705  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[1]  ; ciccomp:CICCOMP_Q|input_register[1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.228     ; 0.895      ;
; 19.729  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[3]  ; ciccomp:CICCOMP_Q|input_register[3]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.236     ; 0.863      ;
; 19.738  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[14] ; ciccomp:CICCOMP_Q|input_register[14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 0.857      ;
; 19.774  ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[7]  ; ciccomp:CICCOMP_Q|input_register[7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.233     ; 0.821      ;
; 20.007  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[2]  ; ciccomp:CICCOMP_I|input_register[2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.241     ; 0.580      ;
; 20.092  ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|q_b[4]  ; ciccomp:CICCOMP_I|input_register[4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 20.841       ; -0.241     ; 0.495      ;
; 509.276 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.495     ;
; 509.280 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.491     ;
; 509.344 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.427     ;
; 509.348 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.423     ;
; 509.370 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.401     ;
; 509.374 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.397     ;
; 509.405 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.366     ;
; 509.409 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.362     ;
; 509.412 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.359     ;
; 509.416 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.355     ;
; 509.438 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.333     ;
; 509.442 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.329     ;
; 509.473 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.298     ;
; 509.477 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.294     ;
; 509.480 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.291     ;
; 509.484 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.287     ;
; 509.506 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.265     ;
; 509.510 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.261     ;
; 509.541 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.230     ;
; 509.545 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.226     ;
; 509.548 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.223     ;
; 509.552 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.219     ;
; 509.574 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.197     ;
; 509.578 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.193     ;
; 509.609 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.162     ;
; 509.610 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.160     ;
; 509.613 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.158     ;
; 509.614 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.156     ;
; 509.616 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.155     ;
; 509.620 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.151     ;
; 509.642 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.129     ;
; 509.646 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.125     ;
; 509.677 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.094     ;
; 509.678 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.092     ;
; 509.681 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.090     ;
; 509.682 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.088     ;
; 509.684 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.087     ;
; 509.688 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.083     ;
; 509.704 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.066     ;
; 509.708 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.062     ;
; 509.710 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.061     ;
; 509.714 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.057     ;
; 509.745 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[19]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.026     ;
; 509.746 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.024     ;
; 509.749 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[18]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.022     ;
; 509.750 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 11.020     ;
; 509.752 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.019     ;
; 509.756 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 11.015     ;
; 509.772 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[27]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.998     ;
; 509.776 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[26]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.994     ;
; 509.778 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.993     ;
; 509.782 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.989     ;
; 509.813 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[17]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.958     ;
; 509.814 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[23]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.956     ;
; 509.817 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[16]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.954     ;
; 509.818 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[22]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.952     ;
; 509.820 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[13]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.951     ;
; 509.824 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[12]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.947     ;
; 509.836 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[29]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.934     ;
; 509.840 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[28]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.930     ;
; 509.840 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[25]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.930     ;
; 509.844 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[24]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.926     ;
; 509.846 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.925     ;
; 509.850 ; ciccomp:CICCOMP_I|cur_count[4]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.921     ;
; 509.881 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[15]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.890     ;
; 509.882 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[21]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.888     ;
; 509.885 ; ciccomp:CICCOMP_I|cur_count[3]                                                                                                                                                                        ; ciccomp:CICCOMP_I|accreg_out[14]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.049     ; 10.886     ;
; 509.886 ; ciccomp:CICCOMP_I|cur_count[2]                                                                                                                                                                        ; ciccomp:CICCOMP_Q|accreg_out[20]     ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 520.833      ; -0.050     ; 10.884     ;
+---------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                       ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.135 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.463      ;
; 0.136 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.464      ;
; 0.137 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.465      ;
; 0.139 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.467      ;
; 0.140 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.468      ;
; 0.141 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[12]                                                                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.469      ;
; 0.142 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.470      ;
; 0.142 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.470      ;
; 0.143 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.143 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.471      ;
; 0.144 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[13]                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.146 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.146 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.474      ;
; 0.147 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[14]                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.147 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.475      ;
; 0.148 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[9]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[11]                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.148 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.476      ;
; 0.149 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.149 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.477      ;
; 0.150 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cs[10]                                                                                                                                                           ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[8]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.478      ;
; 0.151 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[1]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[2]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.151 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.474      ;
; 0.151 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.152 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[5]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.152 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[15]                                                                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.154 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[7]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.482      ;
; 0.154 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[3]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.477      ;
; 0.155 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.156 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[3]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.484      ;
; 0.156 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[5]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.477      ;
; 0.156 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.483      ;
; 0.157 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.482      ;
; 0.158 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[0]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.159 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.480      ;
; 0.160 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[10]                                                                                          ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.488      ;
; 0.161 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_roundsat:output_rounding_inst|dataout[6]                                                                                           ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.487      ;
; 0.162 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.162 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[10]                                                                                                                                                      ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.489      ;
; 0.163 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.486      ;
; 0.163 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.488      ;
; 0.163 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_int_siso:int_one|auk_dspip_roundsat:output_rounding_inst|dataout[4]                                                                                  ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_datain_reg0         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.491      ;
; 0.164 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.485      ;
; 0.164 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.164 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.490      ;
; 0.165 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[1] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.167 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[1]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[2]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_au91:auto_generated|ram_block1a4~porta_address_reg0                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|altsyncram_l7h1:FIFOram|ram_block1a0~porta_address_reg0                 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.496      ;
; 0.169 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[2]                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.492      ;
; 0.170 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[4]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.170 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[1]                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.171 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[0]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.172 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.497      ;
; 0.172 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.499      ;
; 0.173 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.173 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.496      ;
; 0.173 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[9]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.500      ;
; 0.175 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[0]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|cntr_u9b:wr_ptr|counter_reg_bit[4]       ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|altsyncram_hah1:FIFOram|ram_block1a0~porta_address_reg0        ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.175 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.500      ;
; 0.176 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                         ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.499      ;
; 0.177 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.177 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.178 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[0] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a72~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[8]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.499      ;
; 0.179 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[0] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.512      ;
; 0.179 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.502      ;
; 0.180 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[7]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.501      ;
; 0.180 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.507      ;
; 0.181 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[6]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a8~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.506      ;
; 0.182 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.507      ;
; 0.182 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_f[8]                                                                                                                                                             ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_fu91:auto_generated|ram_block1a4~porta_address_reg0                                                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.506      ;
; 0.183 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[1]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a4~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.183 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~portb_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.506      ;
; 0.184 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[1] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a27~porta_address_reg0 ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.517      ;
; 0.184 ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_gam_dp:ux008|rom_add_cc_temp[3]                                                                                                                                                       ; nco:NCO|nco_nco_ii_0:nco_ii_0|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_h982:auto_generated|ram_block1a0~porta_address_reg0                                                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.505      ;
; 0.184 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|cntr_s9b:wr_ptr|counter_reg_bit[0]                         ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|altsyncram_j7h1:FIFOram|ram_block1a0~porta_address_reg0                          ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.507      ;
; 0.186 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|cntr_r9b:wr_ptr|counter_reg_bit[0] ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|alt_cic_dec_siso:dec_one|auk_dspip_channel_buffer:fifo_regulator|scfifo:buffer_FIFO|scfifo_rm51:auto_generated|a_dpfifo_6ku:dpfifo|altsyncram_n7h1:FIFOram|ram_block1a0~porta_address_reg0  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.519      ;
; 0.186 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[1]                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                   ; tx_cic:TX_CIC_I|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_gf71:auto_generated|a_dpfifo_1lv:dpfifo|low_addressa[2]                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                   ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                         ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                          ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                          ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|low_addressa[0]                                                ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                 ; tx_cic:TX_CIC_Q|tx_cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_source:output_source_0|scfifo:source_FIFO|scfifo_ci71:auto_generated|a_dpfifo_9qv:dpfifo|full_dff                                                       ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[1]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                            ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[2]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|usedw_is_1_dff                                             ; cic:CIC_I|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|usedw_is_1_dff                                                                   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                            ; cic:CIC_Q|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:sink_FIFO|scfifo_ff71:auto_generated|a_dpfifo_0lv:dpfifo|low_addressa[0]                                                                  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                  ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.191 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][11] ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][11] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.191 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][5]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][5]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][12]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][13]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][2]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][2]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][5]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][5]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][10]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; ciccomp:CICCOMP_I|int_delay_pipe[1]             ; ciccomp:CICCOMP_I|int_delay_pipe[2]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][8]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][8]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][1]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][1]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][3]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][3]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][12] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][12] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][12]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][12]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][0]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][0]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][2]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][4]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[4][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][6]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][6]   ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][7]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][7]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][7]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[15][9]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][9]   ; ciccomp:CICCOMP_I|input_pipeline_phase0[3][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[8][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[9][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[5][10]  ; ciccomp:CICCOMP_I|input_pipeline_phase1[6][10]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase0[6][11]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[7][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; ciccomp:CICCOMP_I|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_I|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][4]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][4]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][4]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][4]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][5]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][5]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[12][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[13][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[5][6]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][6]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][6]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][6]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][9]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][9]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][10] ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][10] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[5][11]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][11]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[1][13]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[2][13]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][13] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][13] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][15] ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][15] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; ciccomp:CICCOMP_I|int_delay_pipe[38]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; ciccomp:CICCOMP_I|int_delay_pipe[37]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[35]            ; ciccomp:CICCOMP_I|int_delay_pipe[36]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[33]            ; ciccomp:CICCOMP_I|int_delay_pipe[34]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[28]            ; ciccomp:CICCOMP_I|int_delay_pipe[29]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[25]            ; ciccomp:CICCOMP_I|int_delay_pipe[26]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[22]            ; ciccomp:CICCOMP_I|int_delay_pipe[23]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; ciccomp:CICCOMP_I|int_delay_pipe[20]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; ciccomp:CICCOMP_I|int_delay_pipe[19]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[17]            ; ciccomp:CICCOMP_I|int_delay_pipe[18]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[15]            ; ciccomp:CICCOMP_I|int_delay_pipe[16]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; ciccomp:CICCOMP_I|int_delay_pipe[12]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[10]            ; ciccomp:CICCOMP_I|int_delay_pipe[11]            ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[7]             ; ciccomp:CICCOMP_I|int_delay_pipe[8]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; ciccomp:CICCOMP_I|int_delay_pipe[6]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; ciccomp:CICCOMP_I|int_delay_pipe[4]             ; ciccomp:CICCOMP_I|int_delay_pipe[5]             ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][8]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][8]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[14][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[6][15]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[7][15]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[16][14] ; ciccomp:CICCOMP_I|input_pipeline_phase0[17][14] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_I|input_pipeline_phase0[1][14]  ; ciccomp:CICCOMP_I|input_pipeline_phase0[2][14]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][0]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[17][0]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[3][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[4][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[6][2]   ; ciccomp:CICCOMP_Q|input_pipeline_phase1[7][2]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase1[12][7]  ; ciccomp:CICCOMP_Q|input_pipeline_phase1[13][7]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[15][8]  ; ciccomp:CICCOMP_Q|input_pipeline_phase0[16][8]  ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; ciccomp:CICCOMP_Q|input_pipeline_phase0[8][9]   ; ciccomp:CICCOMP_Q|input_pipeline_phase0[9][9]   ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
+-------+-------------------------------------------------+-------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; 8.594  ; 0.135 ; N/A      ; N/A     ; 9.585               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 8.594  ; 0.135 ; N/A      ; N/A     ; 9.973               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 16.042 ; 0.191 ; N/A      ; N/A     ; 260.109             ;
;  clk_sys                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 9.585               ;
; Design-wide TNS                                         ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_sys                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PREAMP            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------------+
; Input Transition Times                                              ;
+------------------+--------------+-----------------+-----------------+
; Pin              ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------------+--------------+-----------------+-----------------+
; clk_sys          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; STM32_DATA_IN[2] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_CLK        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_SYNC       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_OTR          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[3] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[0] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STM32_DATA_IN[1] ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[0]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[1]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[2]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[3]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[4]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[5]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[6]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[7]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[8]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[9]     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[10]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ADC_INPUT[11]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PREAMP            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DAC_OUTPUT[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DAC_OUTPUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DAC_OUTPUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; STM32_DATA_OUT[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; STM32_DATA_OUT[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 263823   ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1843664  ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; 263823   ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 32       ; 0        ; 0        ; 0        ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; 1843664  ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 323   ; 323  ;
; Unconstrained Output Ports      ; 21    ; 21   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; Target                                                 ; Clock                                                  ; Type      ; Status        ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
; STM32_CLK                                              ;                                                        ; Base      ; Unconstrained ;
; clk_sys                                                ; clk_sys                                                ; Base      ; Constrained   ;
+--------------------------------------------------------+--------------------------------------------------------+-----------+---------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; ADC_INPUT[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_INPUT[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ADC_OTR          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_IN[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_SYNC       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                ;
+-------------------+---------------------------------------------------------------------------------------+
; Output Port       ; Comment                                                                               ;
+-------------------+---------------------------------------------------------------------------------------+
; ADC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_CLK           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DAC_OUTPUT[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PREAMP            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STM32_DATA_OUT[3] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Tue Oct 23 19:45:12 2018
Info: Command: quartus_sta UA3REO -c UA3REO
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'SDC.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk_sys clk_sys
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {SECOND_PLL|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 625 -multiply_by 24 -duty_cycle 50.00 -name {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]} {SECOND_PLL|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|preamp_enable is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 8.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.594               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.042               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.500               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.927
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.927               0.000 clk_sys 
    Info (332119):     9.973               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.109               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|preamp_enable is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 9.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.521               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.320               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.470               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.937
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.937               0.000 clk_sys 
    Info (332119):     9.987               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.111               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: STM32_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register stm32_interface:STM32_INTERFACE|preamp_enable is being clocked by STM32_CLK
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.271               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    18.599               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.191               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.585               0.000 clk_sys 
    Info (332119):    10.164               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   260.200               0.000 SECOND_PLL|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4870 megabytes
    Info: Processing ended: Tue Oct 23 19:45:20 2018
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


