;redcode
;assert 1
	SPL -9, @-72
	MOV -1, <-26
	SUB 12, @10
	SUB -12, @10
	SPL 0, <-54
	MOV -7, <-20
	MOV 107, <70
	SPL 0, <-742
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-121, 103
	SUB @-121, 103
	SUB @-121, 103
	SUB @121, 103
	SUB @121, 103
	SPL <-12, 12
	SPL 12
	SUB #12, @100
	SUB @121, 103
	SPL -9, @-72
	SUB @121, 103
	SLT 101, 0
	SUB @121, 103
	DJN -1, @-20
	SPL 0, #0
	ADD #702, @220
	ADD #702, @220
	SPL 0, #0
	SUB <27, -6
	SLT 121, 0
	SPL 12
	SPL 12
	ADD #117, @120
	SLT 121, 0
	JMN @12, #200
	SLT 121, 0
	SUB -12, @10
	JMN @12, #200
	SUB #0, 7
	SUB @791, 106
	SUB @121, 103
	JMN @12, #200
	SUB 12, @10
	SPL -9, @-72
	SPL -9, @-72
	SUB -12, @10
	SUB 12, @10
	SUB -12, @10
	SUB -12, @10
	MOV 107, <70
