/*******************************************************************************
* Copyright (c) 2018-2022 Cadence Design Systems, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining
* a copy of this software and associated documentation files (the
* "Software"), to use this Software with Cadence processor cores only and
* not with any other processors and platforms, subject to
* the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.
* IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY
* CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
* TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
* SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

******************************************************************************/
#include <string.h>

#include "xa_type_def.h"
#include "common.h"
#include "xa_nnlib_kernels_api.h"
#include "xa_nnlib_common_macros.h"
#include "xa_nnlib_err_chk.h"

#include "xa_nnlib_common.h"

WORD32 xa_nn_space_to_batch_nd_8_8(
    WORD8 *__restrict__ p_out,
    const WORD32 *const p_out_shape,
    const WORD8 *__restrict__ p_inp,
    const WORD32 *const p_inp_shape,
    const WORD32 *const p_block_sizes,
    const WORD32 *const p_pad_sizes,
    WORD32  num_out_dims,
    WORD32  num_inp_dims,
    WORD32  pad_value)
{
  int i;

  /* NULL pointer checks */
  XA_NNLIB_ARG_CHK_PTR(p_out, -1);
  XA_NNLIB_ARG_CHK_PTR(p_out_shape, -1);
  XA_NNLIB_ARG_CHK_PTR(p_inp, -1);
  XA_NNLIB_ARG_CHK_PTR(p_inp_shape, -1);
  XA_NNLIB_ARG_CHK_PTR(p_block_sizes, -1);
  XA_NNLIB_ARG_CHK_PTR(p_pad_sizes, -1);

  /* Pointer alignment checks */
  XA_NNLIB_ARG_CHK_ALIGN(p_out_shape, sizeof(WORD32), -1);
  XA_NNLIB_ARG_CHK_ALIGN(p_inp_shape, sizeof(WORD32), -1);
  XA_NNLIB_ARG_CHK_ALIGN(p_block_sizes, sizeof(WORD32), -1);
  XA_NNLIB_ARG_CHK_ALIGN(p_pad_sizes, sizeof(WORD32), -1);

  /* Basic Parameter checks */
  XA_NNLIB_ARG_CHK_COND((num_out_dims < 3 || num_out_dims > 4), -1);
  XA_NNLIB_ARG_CHK_COND((num_inp_dims < 3 || num_inp_dims > 4), -1);
  XA_NNLIB_ARG_CHK_COND((pad_value < -128 || pad_value > 127), -1);

  /* Shapes/Dimensions related checks */
  for(i = 0; i < num_out_dims; i++)
    XA_NNLIB_ARG_CHK_COND((p_out_shape[i] <= 0), -1);
  for(i = 0; i < num_inp_dims; i++)
    XA_NNLIB_ARG_CHK_COND((p_inp_shape[i] <= 0), -1);
  for(i = 0; i < (num_inp_dims - 2); i++)
    XA_NNLIB_ARG_CHK_COND((p_block_sizes[i] <= 0), -1);
  for(i = 0; i < 2*(num_inp_dims - 2); i++)
    XA_NNLIB_ARG_CHK_COND((p_pad_sizes[i] < 0), -1);

  int input_batch, input_height, input_width, input_channels;
  int out_batch, out_height, out_width, out_channels;
  int block_size_h, block_size_w;
  int pad_top, pad_left;

  input_batch = p_inp_shape[0];
  input_height = p_inp_shape[1];
  input_width = 1;
  input_channels = p_inp_shape[num_inp_dims - 1];

  out_batch = p_out_shape[0];
  out_height = p_out_shape[1];
  out_width = 1;
  out_channels = p_out_shape[num_out_dims - 1];

  block_size_h = p_block_sizes[0];
  block_size_w = 1;

  pad_top = p_pad_sizes[0];
  pad_left = 0;

  if(num_inp_dims == 4)
  {
    input_width = p_inp_shape[2];
    out_width = p_out_shape[2];
    block_size_w = p_block_sizes[1];
    pad_left = p_pad_sizes[2];
  }

  XA_NNLIB_ARG_CHK_COND((input_batch * block_size_h * block_size_w != out_batch), -1);
  XA_NNLIB_ARG_CHK_COND((input_channels != out_channels), -1);

  int itr_bh, itr_bw, itr_ih, itr_iw, itr_ib;
  int itr_ob, itr_oh, itr_ow;

  WORD8 *ptmp_inp, *ptmp_out;

  memset(p_out, pad_value, out_batch * out_height * out_width * out_channels);

  for(itr_bh = 0; itr_bh < block_size_h; itr_bh++)
  {
    for(itr_bw = 0; itr_bw < block_size_w; itr_bw++)
    {
      for(itr_ib = 0; itr_ib < input_batch; itr_ib++)
      {
        itr_ob = (itr_bh * block_size_w + itr_bw) * input_batch + itr_ib;
        for(itr_oh = 0; itr_oh < out_height; itr_oh++)
        {
          itr_ih = itr_oh * block_size_h + itr_bh - pad_top;
          if(itr_ih < 0 || itr_ih >= input_height)
            continue;
          for(itr_ow = 0; itr_ow < out_width; itr_ow++)
          {
            itr_iw = itr_ow * block_size_w + itr_bw - pad_left;
            if(itr_iw < 0 || itr_iw >= input_width)
              continue;
            ptmp_inp = (WORD8 *)(&p_inp[((itr_ib * input_height + itr_ih) * input_width + itr_iw) * input_channels]);
            ptmp_out = (WORD8 *)(&p_out[((itr_ob * out_height + itr_oh) * out_width + itr_ow) * out_channels]);
            MEMCPY_8b(ptmp_out, ptmp_inp, out_channels);
          }
        }
      }
    }
  }

  return 0;
}
