# DDR4 Throughput Enhancement

Libero SoC v2021.1 adds bank group interleaving to the DDR4 interface to improve the throughput.

For more details, see the *Microchip PolarFire FPGA Memory Controller User Guide*.

**Parent topic:**[PolarFire, RT PolarFire, and PolarFire SoC](GUID-0DF426A6-97DD-4626-83B9-A155BAC489D8.md)

