<dec f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2262' type='llvm::VectorType *'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2306' u='w' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2307' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2307' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2308' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2311' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2316' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2316' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2316' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriterC1ERKNS_10DataLayoutERNS0_12AllocaSlicesERNS_4SROAERNS_10AllocaInstESA_mmbPNS_10VectorTypeERNS_14SmallSetVectorIPNS_10401369'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2347' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter5visitEPKN12_GLOBAL__N_15SliceE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2415' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter8getIndexEm'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2478' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter13visitLoadInstERNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2570' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter26rewriteVectorizedStoreInstEPNS_5ValueERNS_9StoreInstES3_NS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2575' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter26rewriteVectorizedStoreInstEPNS_5ValueERNS_9StoreInstES3_NS_9AAMDNodesE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2645' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter14visitStoreInstERNS_9StoreInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2751' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter15visitMemSetInstERNS_10MemSetInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2787' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter15visitMemSetInstERNS_10MemSetInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2795' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter15visitMemSetInstERNS_10MemSetInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2892' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2986' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2987' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2995' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2997' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2999' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='3018' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<use f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='3036' u='r' c='_ZN4llvm4sroa19AllocaSliceRewriter20visitMemTransferInstERNS_15MemTransferInstE'/>
<offset>576</offset>
<doc f='llvm/llvm/lib/Transforms/Scalar/SROA.cpp' l='2253'>// If we are rewriting an alloca partition which can be written as pure
  // vector operations, we stash extra information here. When VecTy is
  // non-null, we have some strict guarantees about the rewritten alloca:
  //   - The new alloca is exactly the size of the vector type here.
  //   - The accesses all either map to the entire vector or to a single
  //     element.
  //   - The set of accessing instructions is only one of those handled above
  //     in isVectorPromotionViable. Generally these are the same access kinds
  //     which are promotable via mem2reg.</doc>
