Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/mika/Projects/projects_workspace/VHDL_processor/VHDL_computer/data_ram_tb_isim_beh.exe -prj /home/mika/Projects/projects_workspace/VHDL_processor/VHDL_computer/data_ram_tb_beh.prj work.data_ram_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/mika/Projects/projects_workspace/VHDL_processor/VHDL_computer/data_ram.vhd" into library work
Parsing VHDL file "/home/mika/Projects/projects_workspace/VHDL_processor/VHDL_computer/data_ram_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96416 KB
Fuse CPU Usage: 940 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity data_ram [\data_ram(16,5,32)\]
Compiling architecture behavior of entity data_ram_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/mika/Projects/projects_workspace/VHDL_processor/VHDL_computer/data_ram_tb_isim_beh.exe
Fuse Memory Usage: 1193040 KB
Fuse CPU Usage: 1030 ms
GCC CPU Usage: 1380 ms
