// Seed: 3853454495
module module_0 (
    output wire id_0,
    output wor id_1,
    input supply0 id_2,
    input wor id_3,
    input tri0 id_4,
    input tri1 id_5,
    output tri0 id_6,
    output wire id_7
    , id_10,
    input supply0 id_8
);
  wire id_11;
  ;
  specify
    specparam id_12 = 1;
  endspecify
endmodule
module module_1 #(
    parameter id_0 = 32'd49,
    parameter id_6 = 32'd37
) (
    input uwire _id_0,
    output wire id_1,
    output tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    output uwire id_5,
    input supply1 _id_6,
    input uwire id_7,
    input wand id_8,
    inout wor id_9
);
  logic [id_6 : id_0] id_11;
  module_0 modCall_1 (
      id_1,
      id_9,
      id_4,
      id_9,
      id_3,
      id_3,
      id_5,
      id_1,
      id_3
  );
endmodule
