
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//cal_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401ef8 <.init>:
  401ef8:	stp	x29, x30, [sp, #-16]!
  401efc:	mov	x29, sp
  401f00:	bl	40339c <tigetstr@plt+0xe3c>
  401f04:	ldp	x29, x30, [sp], #16
  401f08:	ret

Disassembly of section .plt:

0000000000401f10 <mbrtowc@plt-0x20>:
  401f10:	stp	x16, x30, [sp, #-16]!
  401f14:	adrp	x16, 41b000 <tigetstr@plt+0x18aa0>
  401f18:	ldr	x17, [x16, #4088]
  401f1c:	add	x16, x16, #0xff8
  401f20:	br	x17
  401f24:	nop
  401f28:	nop
  401f2c:	nop

0000000000401f30 <mbrtowc@plt>:
  401f30:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f34:	ldr	x17, [x16]
  401f38:	add	x16, x16, #0x0
  401f3c:	br	x17

0000000000401f40 <memcpy@plt>:
  401f40:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f44:	ldr	x17, [x16, #8]
  401f48:	add	x16, x16, #0x8
  401f4c:	br	x17

0000000000401f50 <_exit@plt>:
  401f50:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f54:	ldr	x17, [x16, #16]
  401f58:	add	x16, x16, #0x10
  401f5c:	br	x17

0000000000401f60 <strtoul@plt>:
  401f60:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f64:	ldr	x17, [x16, #24]
  401f68:	add	x16, x16, #0x18
  401f6c:	br	x17

0000000000401f70 <strlen@plt>:
  401f70:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f74:	ldr	x17, [x16, #32]
  401f78:	add	x16, x16, #0x20
  401f7c:	br	x17

0000000000401f80 <fputs@plt>:
  401f80:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f84:	ldr	x17, [x16, #40]
  401f88:	add	x16, x16, #0x28
  401f8c:	br	x17

0000000000401f90 <mbstowcs@plt>:
  401f90:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401f94:	ldr	x17, [x16, #48]
  401f98:	add	x16, x16, #0x30
  401f9c:	br	x17

0000000000401fa0 <exit@plt>:
  401fa0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401fa4:	ldr	x17, [x16, #56]
  401fa8:	add	x16, x16, #0x38
  401fac:	br	x17

0000000000401fb0 <dup@plt>:
  401fb0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401fb4:	ldr	x17, [x16, #64]
  401fb8:	add	x16, x16, #0x40
  401fbc:	br	x17

0000000000401fc0 <setupterm@plt>:
  401fc0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401fc4:	ldr	x17, [x16, #72]
  401fc8:	add	x16, x16, #0x48
  401fcc:	br	x17

0000000000401fd0 <strtoimax@plt>:
  401fd0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401fd4:	ldr	x17, [x16, #80]
  401fd8:	add	x16, x16, #0x50
  401fdc:	br	x17

0000000000401fe0 <getegid@plt>:
  401fe0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401fe4:	ldr	x17, [x16, #88]
  401fe8:	add	x16, x16, #0x58
  401fec:	br	x17

0000000000401ff0 <strtoll@plt>:
  401ff0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  401ff4:	ldr	x17, [x16, #96]
  401ff8:	add	x16, x16, #0x60
  401ffc:	br	x17

0000000000402000 <strtod@plt>:
  402000:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402004:	ldr	x17, [x16, #104]
  402008:	add	x16, x16, #0x68
  40200c:	br	x17

0000000000402010 <geteuid@plt>:
  402010:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402014:	ldr	x17, [x16, #112]
  402018:	add	x16, x16, #0x70
  40201c:	br	x17

0000000000402020 <ttyname@plt>:
  402020:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402024:	ldr	x17, [x16, #120]
  402028:	add	x16, x16, #0x78
  40202c:	br	x17

0000000000402030 <localtime_r@plt>:
  402030:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402034:	ldr	x17, [x16, #128]
  402038:	add	x16, x16, #0x80
  40203c:	br	x17

0000000000402040 <putp@plt>:
  402040:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402044:	ldr	x17, [x16, #136]
  402048:	add	x16, x16, #0x88
  40204c:	br	x17

0000000000402050 <sprintf@plt>:
  402050:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402054:	ldr	x17, [x16, #144]
  402058:	add	x16, x16, #0x90
  40205c:	br	x17

0000000000402060 <getuid@plt>:
  402060:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402064:	ldr	x17, [x16, #152]
  402068:	add	x16, x16, #0x98
  40206c:	br	x17

0000000000402070 <opendir@plt>:
  402070:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402074:	ldr	x17, [x16, #160]
  402078:	add	x16, x16, #0xa0
  40207c:	br	x17

0000000000402080 <strftime@plt>:
  402080:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402084:	ldr	x17, [x16, #168]
  402088:	add	x16, x16, #0xa8
  40208c:	br	x17

0000000000402090 <__cxa_atexit@plt>:
  402090:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402094:	ldr	x17, [x16, #176]
  402098:	add	x16, x16, #0xb0
  40209c:	br	x17

00000000004020a0 <fputc@plt>:
  4020a0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4020a4:	ldr	x17, [x16, #184]
  4020a8:	add	x16, x16, #0xb8
  4020ac:	br	x17

00000000004020b0 <qsort@plt>:
  4020b0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4020b4:	ldr	x17, [x16, #192]
  4020b8:	add	x16, x16, #0xc0
  4020bc:	br	x17

00000000004020c0 <asprintf@plt>:
  4020c0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4020c4:	ldr	x17, [x16, #200]
  4020c8:	add	x16, x16, #0xc8
  4020cc:	br	x17

00000000004020d0 <strptime@plt>:
  4020d0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4020d4:	ldr	x17, [x16, #208]
  4020d8:	add	x16, x16, #0xd0
  4020dc:	br	x17

00000000004020e0 <snprintf@plt>:
  4020e0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4020e4:	ldr	x17, [x16, #216]
  4020e8:	add	x16, x16, #0xd8
  4020ec:	br	x17

00000000004020f0 <localeconv@plt>:
  4020f0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4020f4:	ldr	x17, [x16, #224]
  4020f8:	add	x16, x16, #0xe0
  4020fc:	br	x17

0000000000402100 <fileno@plt>:
  402100:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402104:	ldr	x17, [x16, #232]
  402108:	add	x16, x16, #0xe8
  40210c:	br	x17

0000000000402110 <localtime@plt>:
  402110:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402114:	ldr	x17, [x16, #240]
  402118:	add	x16, x16, #0xf0
  40211c:	br	x17

0000000000402120 <fclose@plt>:
  402120:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402124:	ldr	x17, [x16, #248]
  402128:	add	x16, x16, #0xf8
  40212c:	br	x17

0000000000402130 <getpid@plt>:
  402130:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402134:	ldr	x17, [x16, #256]
  402138:	add	x16, x16, #0x100
  40213c:	br	x17

0000000000402140 <nl_langinfo@plt>:
  402140:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402144:	ldr	x17, [x16, #264]
  402148:	add	x16, x16, #0x108
  40214c:	br	x17

0000000000402150 <fopen@plt>:
  402150:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402154:	ldr	x17, [x16, #272]
  402158:	add	x16, x16, #0x110
  40215c:	br	x17

0000000000402160 <time@plt>:
  402160:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402164:	ldr	x17, [x16, #280]
  402168:	add	x16, x16, #0x118
  40216c:	br	x17

0000000000402170 <malloc@plt>:
  402170:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402174:	ldr	x17, [x16, #288]
  402178:	add	x16, x16, #0x120
  40217c:	br	x17

0000000000402180 <wcwidth@plt>:
  402180:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402184:	ldr	x17, [x16, #296]
  402188:	add	x16, x16, #0x128
  40218c:	br	x17

0000000000402190 <strncmp@plt>:
  402190:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402194:	ldr	x17, [x16, #304]
  402198:	add	x16, x16, #0x130
  40219c:	br	x17

00000000004021a0 <bindtextdomain@plt>:
  4021a0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4021a4:	ldr	x17, [x16, #312]
  4021a8:	add	x16, x16, #0x138
  4021ac:	br	x17

00000000004021b0 <__libc_start_main@plt>:
  4021b0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4021b4:	ldr	x17, [x16, #320]
  4021b8:	add	x16, x16, #0x140
  4021bc:	br	x17

00000000004021c0 <strcat@plt>:
  4021c0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4021c4:	ldr	x17, [x16, #328]
  4021c8:	add	x16, x16, #0x148
  4021cc:	br	x17

00000000004021d0 <fgetc@plt>:
  4021d0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4021d4:	ldr	x17, [x16, #336]
  4021d8:	add	x16, x16, #0x150
  4021dc:	br	x17

00000000004021e0 <memset@plt>:
  4021e0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4021e4:	ldr	x17, [x16, #344]
  4021e8:	add	x16, x16, #0x158
  4021ec:	br	x17

00000000004021f0 <gettimeofday@plt>:
  4021f0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4021f4:	ldr	x17, [x16, #352]
  4021f8:	add	x16, x16, #0x160
  4021fc:	br	x17

0000000000402200 <gmtime_r@plt>:
  402200:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402204:	ldr	x17, [x16, #360]
  402208:	add	x16, x16, #0x168
  40220c:	br	x17

0000000000402210 <calloc@plt>:
  402210:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402214:	ldr	x17, [x16, #368]
  402218:	add	x16, x16, #0x170
  40221c:	br	x17

0000000000402220 <bsearch@plt>:
  402220:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402224:	ldr	x17, [x16, #376]
  402228:	add	x16, x16, #0x178
  40222c:	br	x17

0000000000402230 <strcasecmp@plt>:
  402230:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402234:	ldr	x17, [x16, #384]
  402238:	add	x16, x16, #0x180
  40223c:	br	x17

0000000000402240 <readdir@plt>:
  402240:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402244:	ldr	x17, [x16, #392]
  402248:	add	x16, x16, #0x188
  40224c:	br	x17

0000000000402250 <realloc@plt>:
  402250:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402254:	ldr	x17, [x16, #400]
  402258:	add	x16, x16, #0x190
  40225c:	br	x17

0000000000402260 <strdup@plt>:
  402260:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402264:	ldr	x17, [x16, #408]
  402268:	add	x16, x16, #0x198
  40226c:	br	x17

0000000000402270 <closedir@plt>:
  402270:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402274:	ldr	x17, [x16, #416]
  402278:	add	x16, x16, #0x1a0
  40227c:	br	x17

0000000000402280 <close@plt>:
  402280:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402284:	ldr	x17, [x16, #424]
  402288:	add	x16, x16, #0x1a8
  40228c:	br	x17

0000000000402290 <strrchr@plt>:
  402290:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402294:	ldr	x17, [x16, #432]
  402298:	add	x16, x16, #0x1b0
  40229c:	br	x17

00000000004022a0 <__gmon_start__@plt>:
  4022a0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4022a4:	ldr	x17, [x16, #440]
  4022a8:	add	x16, x16, #0x1b8
  4022ac:	br	x17

00000000004022b0 <mktime@plt>:
  4022b0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4022b4:	ldr	x17, [x16, #448]
  4022b8:	add	x16, x16, #0x1c0
  4022bc:	br	x17

00000000004022c0 <strtoumax@plt>:
  4022c0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4022c4:	ldr	x17, [x16, #456]
  4022c8:	add	x16, x16, #0x1c8
  4022cc:	br	x17

00000000004022d0 <abort@plt>:
  4022d0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4022d4:	ldr	x17, [x16, #464]
  4022d8:	add	x16, x16, #0x1d0
  4022dc:	br	x17

00000000004022e0 <feof@plt>:
  4022e0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4022e4:	ldr	x17, [x16, #472]
  4022e8:	add	x16, x16, #0x1d8
  4022ec:	br	x17

00000000004022f0 <puts@plt>:
  4022f0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4022f4:	ldr	x17, [x16, #480]
  4022f8:	add	x16, x16, #0x1e0
  4022fc:	br	x17

0000000000402300 <memcmp@plt>:
  402300:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402304:	ldr	x17, [x16, #488]
  402308:	add	x16, x16, #0x1e8
  40230c:	br	x17

0000000000402310 <textdomain@plt>:
  402310:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402314:	ldr	x17, [x16, #496]
  402318:	add	x16, x16, #0x1f0
  40231c:	br	x17

0000000000402320 <getopt_long@plt>:
  402320:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402324:	ldr	x17, [x16, #504]
  402328:	add	x16, x16, #0x1f8
  40232c:	br	x17

0000000000402330 <strcmp@plt>:
  402330:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402334:	ldr	x17, [x16, #512]
  402338:	add	x16, x16, #0x200
  40233c:	br	x17

0000000000402340 <warn@plt>:
  402340:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402344:	ldr	x17, [x16, #520]
  402348:	add	x16, x16, #0x208
  40234c:	br	x17

0000000000402350 <__ctype_b_loc@plt>:
  402350:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402354:	ldr	x17, [x16, #528]
  402358:	add	x16, x16, #0x210
  40235c:	br	x17

0000000000402360 <strtol@plt>:
  402360:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402364:	ldr	x17, [x16, #536]
  402368:	add	x16, x16, #0x218
  40236c:	br	x17

0000000000402370 <free@plt>:
  402370:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402374:	ldr	x17, [x16, #544]
  402378:	add	x16, x16, #0x220
  40237c:	br	x17

0000000000402380 <__ctype_get_mb_cur_max@plt>:
  402380:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402384:	ldr	x17, [x16, #552]
  402388:	add	x16, x16, #0x228
  40238c:	br	x17

0000000000402390 <getgid@plt>:
  402390:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402394:	ldr	x17, [x16, #560]
  402398:	add	x16, x16, #0x230
  40239c:	br	x17

00000000004023a0 <mempcpy@plt>:
  4023a0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4023a4:	ldr	x17, [x16, #568]
  4023a8:	add	x16, x16, #0x238
  4023ac:	br	x17

00000000004023b0 <strncasecmp@plt>:
  4023b0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4023b4:	ldr	x17, [x16, #576]
  4023b8:	add	x16, x16, #0x240
  4023bc:	br	x17

00000000004023c0 <vasprintf@plt>:
  4023c0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4023c4:	ldr	x17, [x16, #584]
  4023c8:	add	x16, x16, #0x248
  4023cc:	br	x17

00000000004023d0 <strndup@plt>:
  4023d0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4023d4:	ldr	x17, [x16, #592]
  4023d8:	add	x16, x16, #0x250
  4023dc:	br	x17

00000000004023e0 <strspn@plt>:
  4023e0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4023e4:	ldr	x17, [x16, #600]
  4023e8:	add	x16, x16, #0x258
  4023ec:	br	x17

00000000004023f0 <strchr@plt>:
  4023f0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4023f4:	ldr	x17, [x16, #608]
  4023f8:	add	x16, x16, #0x260
  4023fc:	br	x17

0000000000402400 <fflush@plt>:
  402400:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402404:	ldr	x17, [x16, #616]
  402408:	add	x16, x16, #0x268
  40240c:	br	x17

0000000000402410 <warnx@plt>:
  402410:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402414:	ldr	x17, [x16, #624]
  402418:	add	x16, x16, #0x270
  40241c:	br	x17

0000000000402420 <isatty@plt>:
  402420:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402424:	ldr	x17, [x16, #632]
  402428:	add	x16, x16, #0x278
  40242c:	br	x17

0000000000402430 <wcstombs@plt>:
  402430:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402434:	ldr	x17, [x16, #640]
  402438:	add	x16, x16, #0x280
  40243c:	br	x17

0000000000402440 <dcgettext@plt>:
  402440:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402444:	ldr	x17, [x16, #648]
  402448:	add	x16, x16, #0x288
  40244c:	br	x17

0000000000402450 <__isoc99_sscanf@plt>:
  402450:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402454:	ldr	x17, [x16, #656]
  402458:	add	x16, x16, #0x290
  40245c:	br	x17

0000000000402460 <strncpy@plt>:
  402460:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402464:	ldr	x17, [x16, #664]
  402468:	add	x16, x16, #0x298
  40246c:	br	x17

0000000000402470 <errx@plt>:
  402470:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402474:	ldr	x17, [x16, #672]
  402478:	add	x16, x16, #0x2a0
  40247c:	br	x17

0000000000402480 <iswprint@plt>:
  402480:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402484:	ldr	x17, [x16, #680]
  402488:	add	x16, x16, #0x2a8
  40248c:	br	x17

0000000000402490 <strcspn@plt>:
  402490:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402494:	ldr	x17, [x16, #688]
  402498:	add	x16, x16, #0x2b0
  40249c:	br	x17

00000000004024a0 <vfprintf@plt>:
  4024a0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4024a4:	ldr	x17, [x16, #696]
  4024a8:	add	x16, x16, #0x2b8
  4024ac:	br	x17

00000000004024b0 <printf@plt>:
  4024b0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4024b4:	ldr	x17, [x16, #704]
  4024b8:	add	x16, x16, #0x2c0
  4024bc:	br	x17

00000000004024c0 <__assert_fail@plt>:
  4024c0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4024c4:	ldr	x17, [x16, #712]
  4024c8:	add	x16, x16, #0x2c8
  4024cc:	br	x17

00000000004024d0 <__errno_location@plt>:
  4024d0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4024d4:	ldr	x17, [x16, #720]
  4024d8:	add	x16, x16, #0x2d0
  4024dc:	br	x17

00000000004024e0 <getenv@plt>:
  4024e0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4024e4:	ldr	x17, [x16, #728]
  4024e8:	add	x16, x16, #0x2d8
  4024ec:	br	x17

00000000004024f0 <tigetnum@plt>:
  4024f0:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  4024f4:	ldr	x17, [x16, #736]
  4024f8:	add	x16, x16, #0x2e0
  4024fc:	br	x17

0000000000402500 <fprintf@plt>:
  402500:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402504:	ldr	x17, [x16, #744]
  402508:	add	x16, x16, #0x2e8
  40250c:	br	x17

0000000000402510 <fgets@plt>:
  402510:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402514:	ldr	x17, [x16, #752]
  402518:	add	x16, x16, #0x2f0
  40251c:	br	x17

0000000000402520 <err@plt>:
  402520:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402524:	ldr	x17, [x16, #760]
  402528:	add	x16, x16, #0x2f8
  40252c:	br	x17

0000000000402530 <ioctl@plt>:
  402530:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402534:	ldr	x17, [x16, #768]
  402538:	add	x16, x16, #0x300
  40253c:	br	x17

0000000000402540 <setlocale@plt>:
  402540:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402544:	ldr	x17, [x16, #776]
  402548:	add	x16, x16, #0x308
  40254c:	br	x17

0000000000402550 <ferror@plt>:
  402550:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402554:	ldr	x17, [x16, #784]
  402558:	add	x16, x16, #0x310
  40255c:	br	x17

0000000000402560 <tigetstr@plt>:
  402560:	adrp	x16, 41c000 <tigetstr@plt+0x19aa0>
  402564:	ldr	x17, [x16, #792]
  402568:	add	x16, x16, #0x318
  40256c:	br	x17

Disassembly of section .text:

0000000000402570 <.text>:
  402570:	stp	x29, x30, [sp, #-208]!
  402574:	mov	x29, sp
  402578:	stp	x23, x24, [sp, #48]
  40257c:	adrp	x23, 408000 <tigetstr@plt+0x5aa0>
  402580:	add	x23, x23, #0x5a1
  402584:	stp	x19, x20, [sp, #16]
  402588:	mov	x20, x1
  40258c:	mov	x1, x23
  402590:	stp	x21, x22, [sp, #32]
  402594:	mov	w22, w0
  402598:	mov	w0, #0x6                   	// #6
  40259c:	stp	x25, x26, [sp, #64]
  4025a0:	adrp	x19, 408000 <tigetstr@plt+0x5aa0>
  4025a4:	add	x19, x19, #0x5b4
  4025a8:	stp	x27, x28, [sp, #80]
  4025ac:	str	xzr, [sp, #136]
  4025b0:	bl	402540 <setlocale@plt>
  4025b4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  4025b8:	add	x1, x1, #0x5a2
  4025bc:	mov	x0, x19
  4025c0:	bl	4021a0 <bindtextdomain@plt>
  4025c4:	mov	x0, x19
  4025c8:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  4025cc:	bl	402310 <textdomain@plt>
  4025d0:	add	x19, x19, #0x330
  4025d4:	adrp	x0, 403000 <tigetstr@plt+0xaa0>
  4025d8:	add	x0, x0, #0x4e4
  4025dc:	bl	408510 <tigetstr@plt+0x5fb0>
  4025e0:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  4025e4:	add	x0, x0, #0x5bf
  4025e8:	bl	4024e0 <getenv@plt>
  4025ec:	cbz	x0, 402648 <tigetstr@plt+0xe8>
  4025f0:	add	x2, sp, #0x90
  4025f4:	mov	w1, #0x1                   	// #1
  4025f8:	bl	401fc0 <setupterm@plt>
  4025fc:	cbnz	w0, 4026f8 <tigetstr@plt+0x198>
  402600:	ldr	w0, [sp, #144]
  402604:	cmp	w0, #0x1
  402608:	csetm	w0, ne  // ne = any
  40260c:	adrp	x21, 41c000 <tigetstr@plt+0x19aa0>
  402610:	add	w1, w0, #0x1
  402614:	str	w1, [x21, #1156]
  402618:	cbnz	w0, 402648 <tigetstr@plt+0xe8>
  40261c:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  402620:	add	x0, x0, #0x5c4
  402624:	bl	402560 <tigetstr@plt>
  402628:	sub	x1, x0, #0x1
  40262c:	cmn	x1, #0x2
  402630:	csel	x0, x23, x0, cs  // cs = hs, nlast
  402634:	str	x0, [x19, #280]
  402638:	ldr	w0, [x21, #1156]
  40263c:	cbnz	w0, 402700 <tigetstr@plt+0x1a0>
  402640:	mov	x0, x23
  402644:	str	x0, [x19, #272]
  402648:	mov	w0, #0x66                  	// #102
  40264c:	adrp	x27, 408000 <tigetstr@plt+0x5aa0>
  402650:	movk	w0, #0x2, lsl #16
  402654:	bl	402140 <nl_langinfo@plt>
  402658:	mov	w1, #0x64                  	// #100
  40265c:	mov	w3, #0x2710                	// #10000
  402660:	add	x27, x27, #0xb1b
  402664:	adrp	x28, 408000 <tigetstr@plt+0x5aa0>
  402668:	sdiv	w4, w0, w1
  40266c:	mov	w25, #0x0                   	// #0
  402670:	mov	w24, #0x0                   	// #0
  402674:	sdiv	w3, w0, w3
  402678:	sdiv	w2, w4, w1
  40267c:	msub	w2, w2, w1, w4
  402680:	msub	w1, w4, w1, w0
  402684:	ldr	w0, [x19, #192]
  402688:	bl	4035f4 <tigetstr@plt+0x1094>
  40268c:	mov	w21, w0
  402690:	mov	w0, #0x68                  	// #104
  402694:	movk	w0, #0x2, lsl #16
  402698:	bl	402140 <nl_langinfo@plt>
  40269c:	ldrsb	w1, [x0]
  4026a0:	mov	w2, #0x7                   	// #7
  4026a4:	add	w0, w1, w21
  4026a8:	adrp	x21, 408000 <tigetstr@plt+0x5aa0>
  4026ac:	sub	w0, w0, #0x1
  4026b0:	add	x21, x21, #0xcb0
  4026b4:	add	x26, x21, #0x2c8
  4026b8:	sdiv	w1, w0, w2
  4026bc:	msub	w0, w1, w2, w0
  4026c0:	str	w0, [x19, #212]
  4026c4:	add	x0, x28, #0xc70
  4026c8:	str	x0, [sp, #104]
  4026cc:	add	x3, x21, #0xc8
  4026d0:	mov	x2, x27
  4026d4:	mov	x1, x20
  4026d8:	mov	w0, w22
  4026dc:	mov	x4, #0x0                   	// #0
  4026e0:	bl	402320 <getopt_long@plt>
  4026e4:	cmn	w0, #0x1
  4026e8:	b.eq	402d8c <tigetstr@plt+0x82c>  // b.none
  4026ec:	add	x28, x21, #0x308
  4026f0:	add	x1, sp, #0x88
  4026f4:	b	40274c <tigetstr@plt+0x1ec>
  4026f8:	mov	w0, #0xffffffff            	// #-1
  4026fc:	b	40260c <tigetstr@plt+0xac>
  402700:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  402704:	add	x0, x0, #0x5c9
  402708:	bl	402560 <tigetstr@plt>
  40270c:	sub	x1, x0, #0x1
  402710:	cmn	x1, #0x3
  402714:	b.ls	402644 <tigetstr@plt+0xe4>  // b.plast
  402718:	b	402640 <tigetstr@plt+0xe0>
  40271c:	b.eq	402738 <tigetstr@plt+0x1d8>  // b.none
  402720:	add	x2, x2, #0x4
  402724:	ldr	w4, [x2]
  402728:	cbz	w4, 402744 <tigetstr@plt+0x1e4>
  40272c:	cmp	w0, w4
  402730:	b.ge	40271c <tigetstr@plt+0x1bc>  // b.tcont
  402734:	b	402744 <tigetstr@plt+0x1e4>
  402738:	ldr	w2, [x1]
  40273c:	cbnz	w2, 4027bc <tigetstr@plt+0x25c>
  402740:	str	w0, [x1]
  402744:	add	x28, x28, #0x40
  402748:	add	x1, x1, #0x4
  40274c:	ldr	w2, [x28]
  402750:	cbz	w2, 40275c <tigetstr@plt+0x1fc>
  402754:	cmp	w0, w2
  402758:	b.ge	40286c <tigetstr@plt+0x30c>  // b.tcont
  40275c:	cmp	w0, #0x82
  402760:	b.gt	402788 <tigetstr@plt+0x228>
  402764:	cmp	w0, #0x67
  402768:	b.gt	402874 <tigetstr@plt+0x314>
  40276c:	cmp	w0, #0x53
  402770:	b.eq	402920 <tigetstr@plt+0x3c0>  // b.none
  402774:	b.gt	402894 <tigetstr@plt+0x334>
  402778:	cmp	w0, #0x31
  40277c:	b.eq	4028ac <tigetstr@plt+0x34c>  // b.none
  402780:	cmp	w0, #0x33
  402784:	b.eq	4028b8 <tigetstr@plt+0x358>  // b.none
  402788:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  40278c:	mov	w2, #0x5                   	// #5
  402790:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402794:	add	x1, x1, #0xaf4
  402798:	ldr	x19, [x0, #1112]
  40279c:	mov	x0, #0x0                   	// #0
  4027a0:	bl	402440 <dcgettext@plt>
  4027a4:	adrp	x1, 41c000 <tigetstr@plt+0x19aa0>
  4027a8:	ldr	x2, [x1, #1144]
  4027ac:	mov	x1, x0
  4027b0:	mov	x0, x19
  4027b4:	bl	402500 <fprintf@plt>
  4027b8:	b	402864 <tigetstr@plt+0x304>
  4027bc:	cmp	w0, w2
  4027c0:	b.eq	402744 <tigetstr@plt+0x1e4>  // b.none
  4027c4:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  4027c8:	mov	w2, #0x5                   	// #5
  4027cc:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  4027d0:	mov	x0, #0x0                   	// #0
  4027d4:	ldr	x20, [x19, #1112]
  4027d8:	add	x1, x1, #0x5ce
  4027dc:	bl	402440 <dcgettext@plt>
  4027e0:	adrp	x23, 408000 <tigetstr@plt+0x5aa0>
  4027e4:	adrp	x1, 41c000 <tigetstr@plt+0x19aa0>
  4027e8:	adrp	x22, 408000 <tigetstr@plt+0x5aa0>
  4027ec:	add	x23, x23, #0x5f0
  4027f0:	add	x22, x22, #0xc24
  4027f4:	ldr	x2, [x1, #1144]
  4027f8:	mov	x1, x0
  4027fc:	mov	x0, x20
  402800:	mov	x20, #0x0                   	// #0
  402804:	bl	402500 <fprintf@plt>
  402808:	ldr	w0, [x28, x20]
  40280c:	cbz	w0, 402858 <tigetstr@plt+0x2f8>
  402810:	add	x1, x21, #0xc8
  402814:	b	402828 <tigetstr@plt+0x2c8>
  402818:	ldr	w4, [x1, #24]
  40281c:	cmp	w0, w4
  402820:	b.eq	40333c <tigetstr@plt+0xddc>  // b.none
  402824:	add	x1, x1, #0x20
  402828:	ldr	x2, [x1]
  40282c:	cbnz	x2, 402818 <tigetstr@plt+0x2b8>
  402830:	sub	w1, w0, #0x21
  402834:	cmp	w1, #0x5d
  402838:	b.hi	40284c <tigetstr@plt+0x2ec>  // b.pmore
  40283c:	mov	w2, w0
  402840:	mov	x1, x23
  402844:	ldr	x0, [x19, #1112]
  402848:	bl	402500 <fprintf@plt>
  40284c:	add	x20, x20, #0x4
  402850:	cmp	x20, #0x3c
  402854:	b.ne	402808 <tigetstr@plt+0x2a8>  // b.any
  402858:	ldr	x1, [x19, #1112]
  40285c:	mov	w0, #0xa                   	// #10
  402860:	bl	4020a0 <fputc@plt>
  402864:	mov	w0, #0x1                   	// #1
  402868:	b	402a80 <tigetstr@plt+0x520>
  40286c:	mov	x2, x28
  402870:	b	402724 <tigetstr@plt+0x1c4>
  402874:	sub	w0, w0, #0x68
  402878:	cmp	w0, #0x1a
  40287c:	b.hi	402788 <tigetstr@plt+0x228>  // b.pmore
  402880:	ldr	x1, [sp, #104]
  402884:	ldrh	w0, [x1, w0, uxtw #1]
  402888:	adr	x1, 402894 <tigetstr@plt+0x334>
  40288c:	add	x0, x1, w0, sxth #2
  402890:	br	x0
  402894:	cmp	w0, #0x56
  402898:	b.eq	402a54 <tigetstr@plt+0x4f4>  // b.none
  40289c:	cmp	w0, #0x59
  4028a0:	b.ne	402788 <tigetstr@plt+0x228>  // b.any
  4028a4:	mov	w25, #0x1                   	// #1
  4028a8:	b	4026cc <tigetstr@plt+0x16c>
  4028ac:	mov	w0, #0x1                   	// #1
  4028b0:	str	w0, [x19, #200]
  4028b4:	b	4026cc <tigetstr@plt+0x16c>
  4028b8:	mov	x0, #0x3                   	// #3
  4028bc:	movk	x0, #0x1, lsl #32
  4028c0:	str	x0, [x19, #200]
  4028c4:	b	4026cc <tigetstr@plt+0x16c>
  4028c8:	str	wzr, [x19, #212]
  4028cc:	b	4026cc <tigetstr@plt+0x16c>
  4028d0:	mov	w0, #0x1                   	// #1
  4028d4:	str	w0, [x19, #212]
  4028d8:	b	4026cc <tigetstr@plt+0x16c>
  4028dc:	ldrb	w0, [x19, #264]
  4028e0:	orr	w0, w0, #0x1
  4028e4:	strb	w0, [x19, #264]
  4028e8:	mov	x0, #0x4                   	// #4
  4028ec:	str	x0, [x19, #224]
  4028f0:	b	4026cc <tigetstr@plt+0x16c>
  4028f4:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4028f8:	mov	w2, #0x5                   	// #5
  4028fc:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402900:	add	x1, x1, #0x5f5
  402904:	ldr	x28, [x0, #1120]
  402908:	mov	x0, #0x0                   	// #0
  40290c:	bl	402440 <dcgettext@plt>
  402910:	mov	x1, x0
  402914:	mov	x0, x28
  402918:	bl	405478 <tigetstr@plt+0x2f18>
  40291c:	b	4028b0 <tigetstr@plt+0x350>
  402920:	mov	w0, #0x1                   	// #1
  402924:	str	w0, [x19, #204]
  402928:	b	4026cc <tigetstr@plt+0x16c>
  40292c:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  402930:	ldr	x28, [x0, #1120]
  402934:	cbz	x28, 402988 <tigetstr@plt+0x428>
  402938:	mov	w2, #0x5                   	// #5
  40293c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402940:	mov	x0, #0x0                   	// #0
  402944:	add	x1, x1, #0x60c
  402948:	bl	402440 <dcgettext@plt>
  40294c:	mov	x1, x0
  402950:	mov	x0, x28
  402954:	bl	405528 <tigetstr@plt+0x2fc8>
  402958:	str	w0, [x19, #256]
  40295c:	sub	w0, w0, #0x1
  402960:	cmp	w0, #0x35
  402964:	b.ls	402988 <tigetstr@plt+0x428>  // b.plast
  402968:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  40296c:	add	x1, x1, #0x622
  402970:	mov	w2, #0x5                   	// #5
  402974:	mov	x0, #0x0                   	// #0
  402978:	bl	402440 <dcgettext@plt>
  40297c:	mov	x1, x0
  402980:	mov	w0, #0x1                   	// #1
  402984:	bl	402470 <errx@plt>
  402988:	mov	w0, #0x200                 	// #512
  40298c:	str	w0, [x19, #216]
  402990:	b	4026cc <tigetstr@plt+0x16c>
  402994:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  402998:	str	wzr, [x19, #196]
  40299c:	ldr	x28, [x0, #1120]
  4029a0:	cbz	x28, 4026cc <tigetstr@plt+0x16c>
  4029a4:	mov	w2, #0x5                   	// #5
  4029a8:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  4029ac:	mov	x0, #0x0                   	// #0
  4029b0:	add	x1, x1, #0x63f
  4029b4:	bl	402440 <dcgettext@plt>
  4029b8:	mov	x1, x0
  4029bc:	mov	x0, x28
  4029c0:	bl	4083d8 <tigetstr@plt+0x5e78>
  4029c4:	str	w0, [x19, #196]
  4029c8:	b	4026cc <tigetstr@plt+0x16c>
  4029cc:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4029d0:	add	x5, sp, #0x90
  4029d4:	mov	x3, #0x0                   	// #0
  4029d8:	ldr	x28, [x0, #1120]
  4029dc:	ldp	x0, x1, [x26]
  4029e0:	stp	x0, x1, [sp, #144]
  4029e4:	ldp	x0, x1, [x26, #16]
  4029e8:	stp	x0, x1, [sp, #160]
  4029ec:	ldp	x0, x1, [x26, #32]
  4029f0:	stp	x0, x1, [sp, #176]
  4029f4:	ldp	x0, x1, [x26, #48]
  4029f8:	stp	x0, x1, [sp, #192]
  4029fc:	lsl	x4, x3, #4
  402a00:	mov	x0, x28
  402a04:	stp	x4, x3, [sp, #112]
  402a08:	ldr	x1, [x5, x4]
  402a0c:	bl	402230 <strcasecmp@plt>
  402a10:	add	x5, sp, #0x90
  402a14:	ldp	x4, x3, [sp, #112]
  402a18:	cbnz	w0, 402a2c <tigetstr@plt+0x4cc>
  402a1c:	add	x0, sp, #0x98
  402a20:	ldr	w0, [x0, x4]
  402a24:	str	w0, [x19, #192]
  402a28:	b	4026cc <tigetstr@plt+0x16c>
  402a2c:	add	x3, x3, #0x1
  402a30:	cmp	x3, #0x4
  402a34:	b.ne	4029fc <tigetstr@plt+0x49c>  // b.any
  402a38:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402a3c:	mov	x2, x28
  402a40:	add	x1, x1, #0x656
  402a44:	mov	w0, #0x1                   	// #1
  402a48:	bl	402470 <errx@plt>
  402a4c:	mov	w0, #0x80000000            	// #-2147483648
  402a50:	b	402a24 <tigetstr@plt+0x4c4>
  402a54:	mov	w2, #0x5                   	// #5
  402a58:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402a5c:	mov	x0, #0x0                   	// #0
  402a60:	add	x1, x1, #0x673
  402a64:	bl	402440 <dcgettext@plt>
  402a68:	adrp	x1, 41c000 <tigetstr@plt+0x19aa0>
  402a6c:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  402a70:	add	x2, x2, #0x67f
  402a74:	ldr	x1, [x1, #1144]
  402a78:	bl	4024b0 <printf@plt>
  402a7c:	mov	w0, #0x0                   	// #0
  402a80:	bl	401fa0 <exit@plt>
  402a84:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402a90:	add	x1, x1, #0x691
  402a94:	ldr	x19, [x0, #1136]
  402a98:	mov	x0, #0x0                   	// #0
  402a9c:	bl	402440 <dcgettext@plt>
  402aa0:	adrp	x20, 41c000 <tigetstr@plt+0x19aa0>
  402aa4:	mov	x1, x19
  402aa8:	bl	401f80 <fputs@plt>
  402aac:	mov	w2, #0x5                   	// #5
  402ab0:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402ab4:	mov	x0, #0x0                   	// #0
  402ab8:	add	x1, x1, #0x69a
  402abc:	bl	402440 <dcgettext@plt>
  402ac0:	mov	x1, x0
  402ac4:	ldr	x2, [x20, #1144]
  402ac8:	mov	x0, x19
  402acc:	bl	402500 <fprintf@plt>
  402ad0:	mov	w2, #0x5                   	// #5
  402ad4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402ad8:	mov	x0, #0x0                   	// #0
  402adc:	add	x1, x1, #0x6be
  402ae0:	bl	402440 <dcgettext@plt>
  402ae4:	mov	x1, x0
  402ae8:	ldr	x2, [x20, #1144]
  402aec:	mov	x0, x19
  402af0:	bl	402500 <fprintf@plt>
  402af4:	mov	x1, x19
  402af8:	mov	w0, #0xa                   	// #10
  402afc:	bl	4020a0 <fputc@plt>
  402b00:	mov	w2, #0x5                   	// #5
  402b04:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402b08:	mov	x0, #0x0                   	// #0
  402b0c:	add	x1, x1, #0x6e3
  402b10:	bl	402440 <dcgettext@plt>
  402b14:	mov	x1, x19
  402b18:	bl	401f80 <fputs@plt>
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402b24:	mov	x0, #0x0                   	// #0
  402b28:	add	x1, x1, #0x70c
  402b2c:	bl	402440 <dcgettext@plt>
  402b30:	mov	x1, x19
  402b34:	bl	401f80 <fputs@plt>
  402b38:	mov	w2, #0x5                   	// #5
  402b3c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402b40:	mov	x0, #0x0                   	// #0
  402b44:	add	x1, x1, #0x73f
  402b48:	bl	402440 <dcgettext@plt>
  402b4c:	mov	x1, x19
  402b50:	bl	401f80 <fputs@plt>
  402b54:	mov	w2, #0x5                   	// #5
  402b58:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402b5c:	mov	x0, #0x0                   	// #0
  402b60:	add	x1, x1, #0x74a
  402b64:	bl	402440 <dcgettext@plt>
  402b68:	mov	x1, x19
  402b6c:	bl	401f80 <fputs@plt>
  402b70:	mov	w2, #0x5                   	// #5
  402b74:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402b78:	mov	x0, #0x0                   	// #0
  402b7c:	add	x1, x1, #0x785
  402b80:	bl	402440 <dcgettext@plt>
  402b84:	mov	x1, x19
  402b88:	bl	401f80 <fputs@plt>
  402b8c:	mov	w2, #0x5                   	// #5
  402b90:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402b94:	mov	x0, #0x0                   	// #0
  402b98:	add	x1, x1, #0x7c1
  402b9c:	bl	402440 <dcgettext@plt>
  402ba0:	mov	x1, x19
  402ba4:	bl	401f80 <fputs@plt>
  402ba8:	mov	w2, #0x5                   	// #5
  402bac:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402bb0:	mov	x0, #0x0                   	// #0
  402bb4:	add	x1, x1, #0x804
  402bb8:	bl	402440 <dcgettext@plt>
  402bbc:	mov	x1, x19
  402bc0:	bl	401f80 <fputs@plt>
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402bcc:	mov	x0, #0x0                   	// #0
  402bd0:	add	x1, x1, #0x84a
  402bd4:	bl	402440 <dcgettext@plt>
  402bd8:	mov	x1, x19
  402bdc:	bl	401f80 <fputs@plt>
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402be8:	mov	x0, #0x0                   	// #0
  402bec:	add	x1, x1, #0x87e
  402bf0:	bl	402440 <dcgettext@plt>
  402bf4:	mov	x1, x19
  402bf8:	bl	401f80 <fputs@plt>
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402c04:	mov	x0, #0x0                   	// #0
  402c08:	add	x1, x1, #0x8b2
  402c0c:	bl	402440 <dcgettext@plt>
  402c10:	mov	x1, x19
  402c14:	bl	401f80 <fputs@plt>
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402c20:	mov	x0, #0x0                   	// #0
  402c24:	add	x1, x1, #0x8ec
  402c28:	bl	402440 <dcgettext@plt>
  402c2c:	mov	x1, x19
  402c30:	bl	401f80 <fputs@plt>
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402c3c:	mov	x0, #0x0                   	// #0
  402c40:	add	x1, x1, #0x936
  402c44:	bl	402440 <dcgettext@plt>
  402c48:	mov	x1, x19
  402c4c:	bl	401f80 <fputs@plt>
  402c50:	mov	w2, #0x5                   	// #5
  402c54:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402c58:	mov	x0, #0x0                   	// #0
  402c5c:	add	x1, x1, #0x965
  402c60:	bl	402440 <dcgettext@plt>
  402c64:	mov	x1, x19
  402c68:	bl	401f80 <fputs@plt>
  402c6c:	mov	w2, #0x5                   	// #5
  402c70:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402c74:	mov	x0, #0x0                   	// #0
  402c78:	add	x1, x1, #0x991
  402c7c:	bl	402440 <dcgettext@plt>
  402c80:	mov	x1, x19
  402c84:	bl	401f80 <fputs@plt>
  402c88:	mov	w2, #0x5                   	// #5
  402c8c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402c90:	mov	x0, #0x0                   	// #0
  402c94:	add	x1, x1, #0x9c5
  402c98:	bl	402440 <dcgettext@plt>
  402c9c:	mov	x1, x19
  402ca0:	bl	401f80 <fputs@plt>
  402ca4:	mov	w2, #0x5                   	// #5
  402ca8:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402cac:	mov	x0, #0x0                   	// #0
  402cb0:	add	x1, x1, #0x9fe
  402cb4:	bl	402440 <dcgettext@plt>
  402cb8:	mov	x1, x0
  402cbc:	adrp	x4, 408000 <tigetstr@plt+0x5aa0>
  402cc0:	adrp	x3, 408000 <tigetstr@plt+0x5aa0>
  402cc4:	add	x4, x4, #0xa37
  402cc8:	add	x3, x3, #0xa3d
  402ccc:	mov	x0, x19
  402cd0:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  402cd4:	add	x2, x2, #0xa44
  402cd8:	bl	402500 <fprintf@plt>
  402cdc:	mov	w2, #0x5                   	// #5
  402ce0:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402ce4:	mov	x0, #0x0                   	// #0
  402ce8:	add	x1, x1, #0xa49
  402cec:	bl	402440 <dcgettext@plt>
  402cf0:	mov	x2, x0
  402cf4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402cf8:	mov	x0, x19
  402cfc:	add	x1, x1, #0xa67
  402d00:	bl	402500 <fprintf@plt>
  402d04:	mov	x1, x19
  402d08:	mov	w0, #0xa                   	// #10
  402d0c:	bl	4020a0 <fputc@plt>
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402d18:	mov	x0, #0x0                   	// #0
  402d1c:	add	x1, x1, #0xa84
  402d20:	bl	402440 <dcgettext@plt>
  402d24:	mov	x19, x0
  402d28:	mov	w2, #0x5                   	// #5
  402d2c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402d30:	mov	x0, #0x0                   	// #0
  402d34:	add	x1, x1, #0xa96
  402d38:	bl	402440 <dcgettext@plt>
  402d3c:	mov	x4, x0
  402d40:	adrp	x3, 408000 <tigetstr@plt+0x5aa0>
  402d44:	add	x3, x3, #0xaa6
  402d48:	mov	x2, x19
  402d4c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402d50:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  402d54:	add	x1, x1, #0xab5
  402d58:	add	x0, x0, #0xac1
  402d5c:	bl	4024b0 <printf@plt>
  402d60:	mov	w2, #0x5                   	// #5
  402d64:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402d68:	mov	x0, #0x0                   	// #0
  402d6c:	add	x1, x1, #0xad2
  402d70:	bl	402440 <dcgettext@plt>
  402d74:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402d78:	add	x1, x1, #0xaed
  402d7c:	bl	4024b0 <printf@plt>
  402d80:	b	402a7c <tigetstr@plt+0x51c>
  402d84:	mov	w24, #0x1                   	// #1
  402d88:	b	4026cc <tigetstr@plt+0x16c>
  402d8c:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  402d90:	mov	x1, #0x7                   	// #7
  402d94:	ldr	w26, [x0, #1128]
  402d98:	ldr	x0, [x19, #224]
  402d9c:	sub	w22, w22, w26
  402da0:	sbfiz	x28, x26, #3, #32
  402da4:	add	x26, x20, w26, sxtw #3
  402da8:	mul	x0, x0, x1
  402dac:	ldr	w1, [x19, #216]
  402db0:	cbz	w1, 402dd8 <tigetstr@plt+0x878>
  402db4:	ldr	w2, [x19, #212]
  402db8:	mov	w3, #0x200                 	// #512
  402dbc:	ldrb	w1, [x19, #256]
  402dc0:	add	x0, x0, #0x3
  402dc4:	cmp	w2, #0x1
  402dc8:	mov	w2, #0x100                 	// #256
  402dcc:	csel	w2, w2, w3, eq  // eq = none
  402dd0:	orr	w1, w1, w2
  402dd4:	str	w1, [x19, #216]
  402dd8:	str	x0, [x19, #232]
  402ddc:	cmp	w22, #0x1
  402de0:	b.ne	402e88 <tigetstr@plt+0x928>  // b.any
  402de4:	ldr	x0, [x20, x28]
  402de8:	mov	x1, #0x0                   	// #0
  402dec:	bl	4051bc <tigetstr@plt+0x2c5c>
  402df0:	mov	w27, w0
  402df4:	cbnz	w0, 402e88 <tigetstr@plt+0x928>
  402df8:	ldr	x0, [x20, x28]
  402dfc:	add	x1, sp, #0x90
  402e00:	bl	4065d4 <tigetstr@plt+0x4074>
  402e04:	cbnz	w0, 402e48 <tigetstr@plt+0x8e8>
  402e08:	ldr	x0, [sp, #144]
  402e0c:	mov	x1, #0x4240                	// #16960
  402e10:	movk	x1, #0xf, lsl #16
  402e14:	udiv	x0, x0, x1
  402e18:	str	x0, [sp, #128]
  402e1c:	add	x0, sp, #0x80
  402e20:	bl	402110 <localtime@plt>
  402e24:	cmp	w27, #0x3
  402e28:	mov	x22, x0
  402e2c:	b.hi	403264 <tigetstr@plt+0xd04>  // b.pmore
  402e30:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  402e34:	add	x0, x0, #0xca8
  402e38:	ldrh	w0, [x0, w27, uxtw #1]
  402e3c:	adr	x1, 402e48 <tigetstr@plt+0x8e8>
  402e40:	add	x0, x1, w0, sxth #2
  402e44:	br	x0
  402e48:	ldr	x0, [x20, x28]
  402e4c:	bl	40418c <tigetstr@plt+0x1c2c>
  402e50:	str	w0, [x19, #248]
  402e54:	cmp	w0, #0x0
  402e58:	b.le	402e68 <tigetstr@plt+0x908>
  402e5c:	add	x0, sp, #0x80
  402e60:	bl	402160 <time@plt>
  402e64:	b	402e1c <tigetstr@plt+0x8bc>
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402e70:	mov	x0, #0x0                   	// #0
  402e74:	add	x1, x1, #0xb29
  402e78:	bl	402440 <dcgettext@plt>
  402e7c:	ldr	x2, [x20, x28]
  402e80:	mov	x1, x0
  402e84:	b	402a44 <tigetstr@plt+0x4e4>
  402e88:	add	x0, sp, #0x80
  402e8c:	mov	w27, w22
  402e90:	bl	402160 <time@plt>
  402e94:	b	402e1c <tigetstr@plt+0x8bc>
  402e98:	ldr	x20, [x20, x28]
  402e9c:	mov	w2, #0x5                   	// #5
  402ea0:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402ea4:	mov	x0, #0x0                   	// #0
  402ea8:	add	x1, x1, #0xb5d
  402eac:	bl	402440 <dcgettext@plt>
  402eb0:	mov	x1, x0
  402eb4:	mov	x0, x20
  402eb8:	bl	405528 <tigetstr@plt+0x2fc8>
  402ebc:	str	w0, [x19, #244]
  402ec0:	sub	w0, w0, #0x1
  402ec4:	add	x26, x26, #0x8
  402ec8:	cmp	w0, #0x1e
  402ecc:	b.ls	402ef4 <tigetstr@plt+0x994>  // b.plast
  402ed0:	mov	w2, #0x5                   	// #5
  402ed4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402ed8:	mov	x0, #0x0                   	// #0
  402edc:	add	x1, x1, #0xb6f
  402ee0:	bl	402440 <dcgettext@plt>
  402ee4:	mov	w2, #0x1f                  	// #31
  402ee8:	mov	x1, x0
  402eec:	mov	w0, #0x1                   	// #1
  402ef0:	bl	402470 <errx@plt>
  402ef4:	mov	x20, x26
  402ef8:	bl	402350 <__ctype_b_loc@plt>
  402efc:	ldr	x0, [x0]
  402f00:	ldr	x27, [x20], #8
  402f04:	ldrsb	x1, [x27]
  402f08:	ldrh	w0, [x0, x1, lsl #1]
  402f0c:	tbz	w0, #11, 402f58 <tigetstr@plt+0x9f8>
  402f10:	mov	w2, #0x5                   	// #5
  402f14:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402f18:	mov	x0, #0x0                   	// #0
  402f1c:	add	x1, x1, #0xb8b
  402f20:	mov	x26, x20
  402f24:	bl	402440 <dcgettext@plt>
  402f28:	mov	x1, x0
  402f2c:	mov	x0, x27
  402f30:	bl	405528 <tigetstr@plt+0x2fc8>
  402f34:	str	w0, [x19, #248]
  402f38:	ldr	w0, [x19, #248]
  402f3c:	sub	w0, w0, #0x1
  402f40:	cmp	w0, #0xb
  402f44:	b.ls	402f8c <tigetstr@plt+0xa2c>  // b.plast
  402f48:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402f4c:	mov	w2, #0x5                   	// #5
  402f50:	add	x1, x1, #0xb8b
  402f54:	b	402974 <tigetstr@plt+0x414>
  402f58:	mov	x0, x27
  402f5c:	bl	40418c <tigetstr@plt+0x1c2c>
  402f60:	str	w0, [x19, #248]
  402f64:	tbz	w0, #31, 402f84 <tigetstr@plt+0xa24>
  402f68:	mov	w2, #0x5                   	// #5
  402f6c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402f70:	mov	x0, #0x0                   	// #0
  402f74:	add	x1, x1, #0xb46
  402f78:	bl	402440 <dcgettext@plt>
  402f7c:	ldr	x2, [x26]
  402f80:	b	402e80 <tigetstr@plt+0x920>
  402f84:	mov	x26, x20
  402f88:	b	402f38 <tigetstr@plt+0x9d8>
  402f8c:	ldr	x26, [x26]
  402f90:	mov	w2, #0x5                   	// #5
  402f94:	adrp	x20, 408000 <tigetstr@plt+0x5aa0>
  402f98:	add	x20, x20, #0xba9
  402f9c:	mov	x1, x20
  402fa0:	mov	x0, #0x0                   	// #0
  402fa4:	bl	402440 <dcgettext@plt>
  402fa8:	mov	x1, x0
  402fac:	mov	x0, x26
  402fb0:	bl	405528 <tigetstr@plt+0x2fc8>
  402fb4:	str	w0, [x19, #252]
  402fb8:	mov	w3, w0
  402fbc:	cmp	w0, #0x0
  402fc0:	b.gt	402fd4 <tigetstr@plt+0xa74>
  402fc4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  402fc8:	mov	w2, #0x5                   	// #5
  402fcc:	add	x1, x1, #0xbbc
  402fd0:	b	402974 <tigetstr@plt+0x414>
  402fd4:	mov	w0, #0x7fffffff            	// #2147483647
  402fd8:	cmp	w3, w0
  402fdc:	b.ne	402fec <tigetstr@plt+0xa8c>  // b.any
  402fe0:	mov	x1, x20
  402fe4:	mov	w2, #0x5                   	// #5
  402fe8:	b	402974 <tigetstr@plt+0x414>
  402fec:	ldp	w4, w6, [x19, #244]
  402ff0:	cbz	w4, 403218 <tigetstr@plt+0xcb8>
  402ff4:	ldr	w0, [x19, #192]
  402ff8:	mov	w1, w3
  402ffc:	bl	403558 <tigetstr@plt+0xff8>
  403000:	sxtw	x0, w0
  403004:	mov	x1, #0xd                   	// #13
  403008:	mul	x0, x0, x1
  40300c:	add	x0, x0, w6, sxtw
  403010:	ldr	w20, [x21, x0, lsl #2]
  403014:	cmp	w4, w20
  403018:	b.le	403038 <tigetstr@plt+0xad8>
  40301c:	mov	w2, #0x5                   	// #5
  403020:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  403024:	mov	x0, #0x0                   	// #0
  403028:	add	x1, x1, #0xb6f
  40302c:	bl	402440 <dcgettext@plt>
  403030:	mov	w2, w20
  403034:	b	402ee8 <tigetstr@plt+0x988>
  403038:	mov	w2, w6
  40303c:	mov	w1, w4
  403040:	mov	x0, x19
  403044:	bl	4035a0 <tigetstr@plt+0x1040>
  403048:	str	w0, [x19, #244]
  40304c:	ldr	w2, [x19, #256]
  403050:	orr	w6, w6, w2
  403054:	cbnz	w6, 403070 <tigetstr@plt+0xb10>
  403058:	ldr	w0, [x22, #16]
  40305c:	add	w0, w0, #0x1
  403060:	str	w0, [x19, #248]
  403064:	ldr	w0, [x19, #200]
  403068:	cmp	w0, #0x0
  40306c:	csinc	w24, w24, wzr, ne  // ne = any
  403070:	ldr	w20, [x19, #256]
  403074:	cmp	w20, #0x0
  403078:	b.le	40311c <tigetstr@plt+0xbbc>
  40307c:	ldr	w6, [x19, #192]
  403080:	mov	w2, #0x1                   	// #1
  403084:	ldr	w5, [x19, #252]
  403088:	mov	w1, w2
  40308c:	mov	w0, w6
  403090:	mov	w3, w5
  403094:	bl	4035f4 <tigetstr@plt+0x1094>
  403098:	cmp	w5, w6
  40309c:	mov	w1, #0x7                   	// #7
  4030a0:	mul	w1, w20, w1
  4030a4:	sub	w1, w1, w0
  4030a8:	b.ne	4030b8 <tigetstr@plt+0xb58>  // b.any
  4030ac:	cmp	w1, #0x101
  4030b0:	b.le	4030b8 <tigetstr@plt+0xb58>
  4030b4:	add	w1, w1, #0xb
  4030b8:	ldr	w2, [x19, #216]
  4030bc:	and	w3, w2, #0x100
  4030c0:	tbz	w2, #8, 403280 <tigetstr@plt+0xd20>
  4030c4:	cmp	w0, #0x4
  4030c8:	mov	w4, #0xfffffffe            	// #-2
  4030cc:	mov	w0, #0x5                   	// #5
  4030d0:	csel	w4, w4, w0, gt
  4030d4:	sub	w1, w1, w4
  4030d8:	cmp	w1, #0x0
  4030dc:	mov	w0, w6
  4030e0:	csinc	w4, w1, wzr, gt
  4030e4:	mov	w1, w5
  4030e8:	mov	x22, #0x1                   	// #1
  4030ec:	bl	403558 <tigetstr@plt+0xff8>
  4030f0:	mov	w1, #0x34                  	// #52
  4030f4:	smaddl	x21, w0, w1, x21
  4030f8:	ldr	w0, [x21, x22, lsl #2]
  4030fc:	mov	w1, w22
  403100:	cmp	w0, w4
  403104:	b.lt	403288 <tigetstr@plt+0xd28>  // b.tstop
  403108:	ldr	w0, [x19, #248]
  40310c:	cbnz	w0, 40311c <tigetstr@plt+0xbbc>
  403110:	cmp	w1, #0xd
  403114:	csinc	w1, w1, wzr, ne  // ne = any
  403118:	str	w1, [x19, #248]
  40311c:	bl	404050 <tigetstr@plt+0x1af0>
  403120:	ldr	w0, [x19, #196]
  403124:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  403128:	add	x1, x1, #0xc20
  40312c:	bl	407fa8 <tigetstr@plt+0x5a48>
  403130:	cbnz	w0, 403154 <tigetstr@plt+0xbf4>
  403134:	ldr	x0, [x19, #280]
  403138:	ldrsb	w0, [x0]
  40313c:	cbnz	w0, 4032e4 <tigetstr@plt+0xd84>
  403140:	ldr	w0, [x19, #216]
  403144:	str	wzr, [x19, #244]
  403148:	and	w0, w0, #0xffffff00
  40314c:	str	w0, [x19, #216]
  403150:	stp	x23, x23, [x19, #272]
  403154:	orr	w25, w24, w25
  403158:	cbz	w25, 403318 <tigetstr@plt+0xdb8>
  40315c:	ldr	w0, [x19, #200]
  403160:	mov	w1, #0x3                   	// #3
  403164:	str	w1, [x19, #240]
  403168:	cbnz	w0, 403300 <tigetstr@plt+0xda0>
  40316c:	mov	w0, #0xc                   	// #12
  403170:	str	w0, [x19, #200]
  403174:	cbnz	w24, 403304 <tigetstr@plt+0xda4>
  403178:	ldr	w0, [x19, #208]
  40317c:	cbnz	w0, 4031e0 <tigetstr@plt+0xc80>
  403180:	mov	w0, #0x3                   	// #3
  403184:	str	w0, [x19, #208]
  403188:	mov	w0, #0x1                   	// #1
  40318c:	bl	402420 <isatty@plt>
  403190:	cbz	w0, 4031e0 <tigetstr@plt+0xc80>
  403194:	mov	w0, #0x50                  	// #80
  403198:	bl	406f38 <tigetstr@plt+0x49d8>
  40319c:	ldrb	w1, [x19, #264]
  4031a0:	mov	w2, #0x1b                  	// #27
  4031a4:	ldr	w3, [x19, #240]
  4031a8:	tst	x1, #0x1
  4031ac:	mov	w1, #0x14                  	// #20
  4031b0:	csel	w2, w2, w1, ne  // ne = any
  4031b4:	cmp	w2, w0
  4031b8:	csel	w1, w2, w0, ge  // ge = tcont
  4031bc:	udiv	w0, w1, w2
  4031c0:	sub	w0, w0, #0x1
  4031c4:	msub	w0, w0, w3, w1
  4031c8:	sdiv	w0, w0, w2
  4031cc:	cmp	w0, #0x2
  4031d0:	b.gt	4031e0 <tigetstr@plt+0xc80>
  4031d4:	cmp	w0, #0x0
  4031d8:	csinc	w0, w0, wzr, gt
  4031dc:	str	w0, [x19, #208]
  4031e0:	ldr	w0, [x19, #200]
  4031e4:	cbnz	w0, 4031f0 <tigetstr@plt+0xc90>
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	str	w0, [x19, #200]
  4031f0:	cbz	w25, 403334 <tigetstr@plt+0xdd4>
  4031f4:	bl	403fd8 <tigetstr@plt+0x1a78>
  4031f8:	mov	w0, #0x0                   	// #0
  4031fc:	ldp	x19, x20, [sp, #16]
  403200:	ldp	x21, x22, [sp, #32]
  403204:	ldp	x23, x24, [sp, #48]
  403208:	ldp	x25, x26, [sp, #64]
  40320c:	ldp	x27, x28, [sp, #80]
  403210:	ldp	x29, x30, [sp], #208
  403214:	ret
  403218:	ldr	w0, [x22, #20]
  40321c:	add	w0, w0, #0x76c
  403220:	cmp	w3, w0
  403224:	b.ne	40304c <tigetstr@plt+0xaec>  // b.any
  403228:	ldr	w0, [x22, #28]
  40322c:	add	w0, w0, #0x1
  403230:	b	403048 <tigetstr@plt+0xae8>
  403234:	ldr	w0, [x22, #28]
  403238:	add	w0, w0, #0x1
  40323c:	str	w0, [x19, #244]
  403240:	ldr	w0, [x22, #20]
  403244:	add	w0, w0, #0x76c
  403248:	str	w0, [x19, #252]
  40324c:	ldr	w0, [x19, #248]
  403250:	cbnz	w0, 403070 <tigetstr@plt+0xb10>
  403254:	ldr	w0, [x22, #16]
  403258:	add	w0, w0, #0x1
  40325c:	str	w0, [x19, #248]
  403260:	b	403070 <tigetstr@plt+0xb10>
  403264:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  403268:	add	x1, x1, #0xbe5
  40326c:	mov	w2, #0x5                   	// #5
  403270:	mov	x0, #0x0                   	// #0
  403274:	bl	402440 <dcgettext@plt>
  403278:	bl	402410 <warnx@plt>
  40327c:	b	402788 <tigetstr@plt+0x228>
  403280:	sub	w1, w1, #0x6
  403284:	b	4030d8 <tigetstr@plt+0xb78>
  403288:	add	x22, x22, #0x1
  40328c:	sub	w4, w4, w0
  403290:	cmp	x22, #0xd
  403294:	b.ne	4030f8 <tigetstr@plt+0xb98>  // b.any
  403298:	cbnz	w3, 4032a4 <tigetstr@plt+0xd44>
  40329c:	mov	w1, w22
  4032a0:	b	403108 <tigetstr@plt+0xba8>
  4032a4:	mov	w1, #0xc                   	// #12
  4032a8:	sub	w2, w5, #0x1
  4032ac:	mov	w0, #0x1f                  	// #31
  4032b0:	bl	4037a8 <tigetstr@plt+0x1248>
  4032b4:	mov	w1, w22
  4032b8:	cmp	w20, w0
  4032bc:	b.eq	403108 <tigetstr@plt+0xba8>  // b.none
  4032c0:	mov	w2, #0x5                   	// #5
  4032c4:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  4032c8:	mov	x0, #0x0                   	// #0
  4032cc:	add	x1, x1, #0xbef
  4032d0:	bl	402440 <dcgettext@plt>
  4032d4:	mov	x1, x0
  4032d8:	ldp	w2, w3, [x19, #252]
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	bl	402470 <errx@plt>
  4032e4:	ldr	x0, [x19, #272]
  4032e8:	ldrsb	w0, [x0]
  4032ec:	cbz	w0, 403140 <tigetstr@plt+0xbe0>
  4032f0:	bl	407e2c <tigetstr@plt+0x58cc>
  4032f4:	cmp	w0, #0x1
  4032f8:	b.ne	403154 <tigetstr@plt+0xbf4>  // b.any
  4032fc:	b	403140 <tigetstr@plt+0xbe0>
  403300:	cbz	w24, 403318 <tigetstr@plt+0xdb8>
  403304:	mov	w0, #0x1                   	// #1
  403308:	str	w0, [x19, #260]
  40330c:	ldrb	w0, [x19, #264]
  403310:	orr	w0, w0, #0x2
  403314:	strb	w0, [x19, #264]
  403318:	ldr	w0, [x19, #200]
  40331c:	cmp	w0, #0x1
  403320:	b.gt	403178 <tigetstr@plt+0xc18>
  403324:	ldr	w0, [x19, #208]
  403328:	cbnz	w0, 4031e0 <tigetstr@plt+0xc80>
  40332c:	mov	w0, #0x1                   	// #1
  403330:	b	4031dc <tigetstr@plt+0xc7c>
  403334:	bl	4038c4 <tigetstr@plt+0x1364>
  403338:	b	4031f8 <tigetstr@plt+0xc98>
  40333c:	ldr	x0, [x19, #1112]
  403340:	mov	x1, x22
  403344:	bl	402500 <fprintf@plt>
  403348:	b	40284c <tigetstr@plt+0x2ec>
  40334c:	mov	x29, #0x0                   	// #0
  403350:	mov	x30, #0x0                   	// #0
  403354:	mov	x5, x0
  403358:	ldr	x1, [sp]
  40335c:	add	x2, sp, #0x8
  403360:	mov	x6, sp
  403364:	movz	x0, #0x0, lsl #48
  403368:	movk	x0, #0x0, lsl #32
  40336c:	movk	x0, #0x40, lsl #16
  403370:	movk	x0, #0x2570
  403374:	movz	x3, #0x0, lsl #48
  403378:	movk	x3, #0x0, lsl #32
  40337c:	movk	x3, #0x40, lsl #16
  403380:	movk	x3, #0x8488
  403384:	movz	x4, #0x0, lsl #48
  403388:	movk	x4, #0x0, lsl #32
  40338c:	movk	x4, #0x40, lsl #16
  403390:	movk	x4, #0x8508
  403394:	bl	4021b0 <__libc_start_main@plt>
  403398:	bl	4022d0 <abort@plt>
  40339c:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4033a0:	ldr	x0, [x0, #4064]
  4033a4:	cbz	x0, 4033ac <tigetstr@plt+0xe4c>
  4033a8:	b	4022a0 <__gmon_start__@plt>
  4033ac:	ret
  4033b0:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4033b4:	add	x1, x0, #0x458
  4033b8:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4033bc:	add	x0, x0, #0x458
  4033c0:	cmp	x1, x0
  4033c4:	b.eq	4033f0 <tigetstr@plt+0xe90>  // b.none
  4033c8:	sub	sp, sp, #0x10
  4033cc:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  4033d0:	ldr	x1, [x1, #1336]
  4033d4:	str	x1, [sp, #8]
  4033d8:	cbz	x1, 4033e8 <tigetstr@plt+0xe88>
  4033dc:	mov	x16, x1
  4033e0:	add	sp, sp, #0x10
  4033e4:	br	x16
  4033e8:	add	sp, sp, #0x10
  4033ec:	ret
  4033f0:	ret
  4033f4:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4033f8:	add	x1, x0, #0x458
  4033fc:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  403400:	add	x0, x0, #0x458
  403404:	sub	x1, x1, x0
  403408:	mov	x2, #0x2                   	// #2
  40340c:	asr	x1, x1, #3
  403410:	sdiv	x1, x1, x2
  403414:	cbz	x1, 403440 <tigetstr@plt+0xee0>
  403418:	sub	sp, sp, #0x10
  40341c:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403420:	ldr	x2, [x2, #1344]
  403424:	str	x2, [sp, #8]
  403428:	cbz	x2, 403438 <tigetstr@plt+0xed8>
  40342c:	mov	x16, x2
  403430:	add	sp, sp, #0x10
  403434:	br	x16
  403438:	add	sp, sp, #0x10
  40343c:	ret
  403440:	ret
  403444:	stp	x29, x30, [sp, #-32]!
  403448:	mov	x29, sp
  40344c:	str	x19, [sp, #16]
  403450:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  403454:	ldrb	w0, [x19, #1152]
  403458:	cbnz	w0, 403468 <tigetstr@plt+0xf08>
  40345c:	bl	4033b0 <tigetstr@plt+0xe50>
  403460:	mov	w0, #0x1                   	// #1
  403464:	strb	w0, [x19, #1152]
  403468:	ldr	x19, [sp, #16]
  40346c:	ldp	x29, x30, [sp], #32
  403470:	ret
  403474:	b	4033f4 <tigetstr@plt+0xe94>
  403478:	stp	x29, x30, [sp, #-32]!
  40347c:	mov	x29, sp
  403480:	stp	x19, x20, [sp, #16]
  403484:	mov	x19, x0
  403488:	bl	4024d0 <__errno_location@plt>
  40348c:	str	wzr, [x0]
  403490:	mov	x20, x0
  403494:	mov	x0, x19
  403498:	bl	402550 <ferror@plt>
  40349c:	cbz	w0, 4034b8 <tigetstr@plt+0xf58>
  4034a0:	ldr	w0, [x20]
  4034a4:	cmp	w0, #0x9
  4034a8:	csetm	w0, ne  // ne = any
  4034ac:	ldp	x19, x20, [sp, #16]
  4034b0:	ldp	x29, x30, [sp], #32
  4034b4:	ret
  4034b8:	mov	x0, x19
  4034bc:	bl	402400 <fflush@plt>
  4034c0:	cbnz	w0, 4034a0 <tigetstr@plt+0xf40>
  4034c4:	mov	x0, x19
  4034c8:	bl	402100 <fileno@plt>
  4034cc:	tbnz	w0, #31, 4034a0 <tigetstr@plt+0xf40>
  4034d0:	bl	401fb0 <dup@plt>
  4034d4:	tbnz	w0, #31, 4034a0 <tigetstr@plt+0xf40>
  4034d8:	bl	402280 <close@plt>
  4034dc:	cbz	w0, 4034ac <tigetstr@plt+0xf4c>
  4034e0:	b	4034a0 <tigetstr@plt+0xf40>
  4034e4:	stp	x29, x30, [sp, #-16]!
  4034e8:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4034ec:	mov	x29, sp
  4034f0:	ldr	x0, [x0, #1136]
  4034f4:	bl	403478 <tigetstr@plt+0xf18>
  4034f8:	cbz	w0, 403540 <tigetstr@plt+0xfe0>
  4034fc:	bl	4024d0 <__errno_location@plt>
  403500:	ldr	w0, [x0]
  403504:	cmp	w0, #0x20
  403508:	b.eq	403540 <tigetstr@plt+0xfe0>  // b.none
  40350c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  403510:	mov	w2, #0x5                   	// #5
  403514:	add	x1, x1, #0x562
  403518:	cbz	w0, 403530 <tigetstr@plt+0xfd0>
  40351c:	mov	x0, #0x0                   	// #0
  403520:	bl	402440 <dcgettext@plt>
  403524:	bl	402340 <warn@plt>
  403528:	mov	w0, #0x1                   	// #1
  40352c:	bl	401f50 <_exit@plt>
  403530:	mov	x0, #0x0                   	// #0
  403534:	bl	402440 <dcgettext@plt>
  403538:	bl	402410 <warnx@plt>
  40353c:	b	403528 <tigetstr@plt+0xfc8>
  403540:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  403544:	ldr	x0, [x0, #1112]
  403548:	bl	403478 <tigetstr@plt+0xf18>
  40354c:	cbnz	w0, 403528 <tigetstr@plt+0xfc8>
  403550:	ldp	x29, x30, [sp], #16
  403554:	ret
  403558:	and	w2, w1, #0x3
  40355c:	cmp	w1, w0
  403560:	b.gt	403570 <tigetstr@plt+0x1010>
  403564:	cmp	w2, #0x0
  403568:	cset	w0, eq  // eq = none
  40356c:	ret
  403570:	cbnz	w2, 403584 <tigetstr@plt+0x1024>
  403574:	mov	w2, #0x64                  	// #100
  403578:	sdiv	w0, w1, w2
  40357c:	msub	w0, w0, w2, w1
  403580:	cbnz	w0, 403598 <tigetstr@plt+0x1038>
  403584:	mov	w2, #0x190                 	// #400
  403588:	sdiv	w0, w1, w2
  40358c:	msub	w1, w0, w2, w1
  403590:	cmp	w1, #0x0
  403594:	b	403568 <tigetstr@plt+0x1008>
  403598:	mov	w0, #0x1                   	// #1
  40359c:	b	40356c <tigetstr@plt+0x100c>
  4035a0:	stp	x29, x30, [sp, #-16]!
  4035a4:	mov	w4, w1
  4035a8:	mov	w5, w2
  4035ac:	mov	x29, sp
  4035b0:	ldr	w0, [x0, #192]
  4035b4:	mov	w1, w3
  4035b8:	bl	403558 <tigetstr@plt+0xff8>
  4035bc:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  4035c0:	add	x2, x2, #0xcb0
  4035c4:	mov	w1, #0x34                  	// #52
  4035c8:	smaddl	x2, w0, w1, x2
  4035cc:	mov	w0, w4
  4035d0:	mov	x1, #0x0                   	// #0
  4035d4:	add	x1, x1, #0x1
  4035d8:	cmp	w5, w1
  4035dc:	b.gt	4035e8 <tigetstr@plt+0x1088>
  4035e0:	ldp	x29, x30, [sp], #16
  4035e4:	ret
  4035e8:	ldr	w3, [x2, x1, lsl #2]
  4035ec:	add	w0, w0, w3
  4035f0:	b	4035d4 <tigetstr@plt+0x1074>
  4035f4:	add	w4, w0, #0x1
  4035f8:	cmp	w4, w3
  4035fc:	b.eq	40367c <tigetstr@plt+0x111c>  // b.none
  403600:	cmp	w2, #0x2
  403604:	cset	w4, le
  403608:	sub	w3, w3, w4
  40360c:	cmp	w3, w0
  403610:	b.gt	403628 <tigetstr@plt+0x10c8>
  403614:	b.ne	403690 <tigetstr@plt+0x1130>  // b.any
  403618:	cmp	w2, #0x9
  40361c:	b.gt	403628 <tigetstr@plt+0x10c8>
  403620:	ccmp	w1, #0xd, #0x4, eq  // eq = none
  403624:	b.le	40369c <tigetstr@plt+0x113c>
  403628:	mov	w0, #0x4                   	// #4
  40362c:	sxtw	x4, w3
  403630:	sub	w2, w2, #0x1
  403634:	sdiv	w0, w3, w0
  403638:	add	x0, x4, w0, sxtw
  40363c:	mov	w4, #0x64                  	// #100
  403640:	sdiv	w4, w3, w4
  403644:	sub	x4, x0, w4, sxtw
  403648:	mov	w0, #0x190                 	// #400
  40364c:	sdiv	w0, w3, w0
  403650:	adrp	x3, 408000 <tigetstr@plt+0x5aa0>
  403654:	add	x3, x3, #0xcb0
  403658:	add	x3, x3, #0x68
  40365c:	add	x0, x4, w0, sxtw
  403660:	ldrsw	x3, [x3, w2, sxtw #2]
  403664:	add	x0, x3, x0
  403668:	mov	x3, #0x7                   	// #7
  40366c:	add	x1, x0, w1, sxtw
  403670:	sdiv	x0, x1, x3
  403674:	msub	w0, w0, w3, w1
  403678:	ret
  40367c:	cmp	w2, #0x3
  403680:	cset	w3, lt  // lt = tstop
  403684:	add	w3, w3, #0xe
  403688:	sub	w3, w4, w3
  40368c:	b	40360c <tigetstr@plt+0x10ac>
  403690:	b.lt	4036ac <tigetstr@plt+0x114c>  // b.tstop
  403694:	mov	w0, #0x8                   	// #8
  403698:	b	403678 <tigetstr@plt+0x1118>
  40369c:	cmp	w2, #0x9
  4036a0:	b.ne	4036ac <tigetstr@plt+0x114c>  // b.any
  4036a4:	cmp	w1, #0x2
  4036a8:	b.gt	403694 <tigetstr@plt+0x1134>
  4036ac:	mov	w0, #0x4                   	// #4
  4036b0:	sub	w2, w2, #0x1
  4036b4:	sdiv	w0, w3, w0
  4036b8:	sxtw	x3, w3
  4036bc:	add	x3, x3, w0, sxtw
  4036c0:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  4036c4:	add	x0, x0, #0xcb0
  4036c8:	add	x0, x0, #0x98
  4036cc:	ldrsw	x0, [x0, w2, sxtw #2]
  4036d0:	b	403664 <tigetstr@plt+0x1104>
  4036d4:	adrp	x1, 41c000 <tigetstr@plt+0x19aa0>
  4036d8:	ldr	w1, [x1, #1156]
  4036dc:	cbz	w1, 4036e4 <tigetstr@plt+0x1184>
  4036e0:	b	402040 <putp@plt>
  4036e4:	adrp	x1, 41c000 <tigetstr@plt+0x19aa0>
  4036e8:	ldr	x1, [x1, #1136]
  4036ec:	b	401f80 <fputs@plt>
  4036f0:	stp	x29, x30, [sp, #-352]!
  4036f4:	mov	w5, #0x1                   	// #1
  4036f8:	mov	w4, #0x2                   	// #2
  4036fc:	mov	x29, sp
  403700:	add	x3, sp, #0x28
  403704:	str	x1, [sp, #40]
  403708:	add	x1, sp, #0x30
  40370c:	str	x19, [sp, #16]
  403710:	mov	w19, w2
  403714:	mov	x2, #0x12c                 	// #300
  403718:	bl	404c50 <tigetstr@plt+0x26f0>
  40371c:	add	x0, sp, #0x30
  403720:	bl	4036d4 <tigetstr@plt+0x1174>
  403724:	cbz	w19, 403750 <tigetstr@plt+0x11f0>
  403728:	mov	w3, w19
  40372c:	adrp	x4, 408000 <tigetstr@plt+0x5aa0>
  403730:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403734:	add	x4, x4, #0x5a1
  403738:	add	x2, x2, #0x56e
  40373c:	mov	x1, #0x12c                 	// #300
  403740:	add	x0, sp, #0x30
  403744:	bl	4020e0 <snprintf@plt>
  403748:	add	x0, sp, #0x30
  40374c:	bl	4036d4 <tigetstr@plt+0x1174>
  403750:	ldr	x19, [sp, #16]
  403754:	ldp	x29, x30, [sp], #352
  403758:	ret
  40375c:	stp	x29, x30, [sp, #-48]!
  403760:	mov	x29, sp
  403764:	stp	x19, x20, [sp, #16]
  403768:	adrp	x20, 41c000 <tigetstr@plt+0x19aa0>
  40376c:	add	x20, x20, #0x330
  403770:	str	x21, [sp, #32]
  403774:	mov	w21, #0x6f                  	// #111
  403778:	mov	x19, #0x0                   	// #0
  40377c:	movk	w21, #0x2, lsl #16
  403780:	add	w0, w21, w19
  403784:	bl	402140 <nl_langinfo@plt>
  403788:	str	x0, [x20, x19, lsl #3]
  40378c:	add	x19, x19, #0x1
  403790:	cmp	x19, #0xc
  403794:	b.ne	403780 <tigetstr@plt+0x1220>  // b.any
  403798:	ldp	x19, x20, [sp, #16]
  40379c:	ldr	x21, [sp, #32]
  4037a0:	ldp	x29, x30, [sp], #48
  4037a4:	ret
  4037a8:	adrp	x10, 41c000 <tigetstr@plt+0x19aa0>
  4037ac:	add	x10, x10, #0x330
  4037b0:	stp	x29, x30, [sp, #-16]!
  4037b4:	mov	w9, w0
  4037b8:	mov	w8, w1
  4037bc:	mov	x29, sp
  4037c0:	ldr	w12, [x10, #216]
  4037c4:	mov	w7, w2
  4037c8:	ldr	w11, [x10, #192]
  4037cc:	mov	w14, #0x1                   	// #1
  4037d0:	and	w13, w12, #0x100
  4037d4:	mov	w15, #0xfffffffe            	// #-2
  4037d8:	mov	w18, #0x5                   	// #5
  4037dc:	mov	w2, #0x1                   	// #1
  4037e0:	mov	w3, w7
  4037e4:	mov	w1, w2
  4037e8:	mov	w0, w11
  4037ec:	bl	4035f4 <tigetstr@plt+0x1094>
  4037f0:	cbz	w13, 40384c <tigetstr@plt+0x12ec>
  4037f4:	cmp	w0, #0x4
  4037f8:	csel	w6, w15, w18, gt
  4037fc:	add	w6, w0, w6
  403800:	cmp	w9, #0x20
  403804:	mov	w3, w7
  403808:	csel	w8, w8, w14, lt  // lt = tstop
  40380c:	mov	w1, w9
  403810:	mov	w2, w8
  403814:	mov	x0, x10
  403818:	bl	4035a0 <tigetstr@plt+0x1040>
  40381c:	cmp	w11, w7
  403820:	b.ne	403830 <tigetstr@plt+0x12d0>  // b.any
  403824:	cmp	w0, #0x101
  403828:	b.le	403830 <tigetstr@plt+0x12d0>
  40382c:	sub	w6, w6, #0xb
  403830:	add	w6, w0, w6
  403834:	cmp	w6, #0x6
  403838:	b.gt	403854 <tigetstr@plt+0x12f4>
  40383c:	sub	w7, w7, #0x1
  403840:	mov	w8, #0xc                   	// #12
  403844:	mov	w9, #0x1f                  	// #31
  403848:	b	4037dc <tigetstr@plt+0x127c>
  40384c:	add	w6, w0, #0x6
  403850:	b	403800 <tigetstr@plt+0x12a0>
  403854:	cmp	w12, #0x100
  403858:	b.ne	4038b4 <tigetstr@plt+0x1354>  // b.any
  40385c:	cmp	w0, #0x16a
  403860:	b.le	4038b4 <tigetstr@plt+0x1354>
  403864:	mov	w3, w7
  403868:	mov	w2, w8
  40386c:	mov	w1, w9
  403870:	mov	w0, w11
  403874:	bl	4035f4 <tigetstr@plt+0x1094>
  403878:	sub	w0, w0, #0x1
  40387c:	cmp	w0, #0x2
  403880:	b.hi	4038b4 <tigetstr@plt+0x1354>  // b.pmore
  403884:	mov	w3, w7
  403888:	mov	w0, w11
  40388c:	mov	w2, #0xc                   	// #12
  403890:	mov	w1, #0x1f                  	// #31
  403894:	bl	4035f4 <tigetstr@plt+0x1094>
  403898:	sub	w0, w0, #0x1
  40389c:	cmp	w0, #0x2
  4038a0:	b.hi	4038b4 <tigetstr@plt+0x1354>  // b.pmore
  4038a4:	mov	w8, #0x1                   	// #1
  4038a8:	add	w7, w7, #0x1
  4038ac:	mov	w9, w8
  4038b0:	b	4037dc <tigetstr@plt+0x127c>
  4038b4:	mov	w0, #0x7                   	// #7
  4038b8:	ldp	x29, x30, [sp], #16
  4038bc:	sdiv	w0, w6, w0
  4038c0:	ret
  4038c4:	sub	sp, sp, #0x450
  4038c8:	stp	x29, x30, [sp, #16]
  4038cc:	add	x29, sp, #0x10
  4038d0:	stp	x19, x20, [sp, #32]
  4038d4:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  4038d8:	add	x19, x19, #0x330
  4038dc:	stp	x21, x22, [sp, #48]
  4038e0:	ldr	w20, [x19, #260]
  4038e4:	stp	x23, x24, [sp, #64]
  4038e8:	stp	x25, x26, [sp, #80]
  4038ec:	stp	x27, x28, [sp, #96]
  4038f0:	cbnz	w20, 4038f8 <tigetstr@plt+0x1398>
  4038f4:	ldr	w20, [x19, #248]
  4038f8:	ldp	w1, w0, [x19, #200]
  4038fc:	ldr	w22, [x19, #252]
  403900:	cbz	w0, 403940 <tigetstr@plt+0x13e0>
  403904:	mov	w0, #0x2                   	// #2
  403908:	sdiv	w0, w1, w0
  40390c:	sub	w20, w20, w0
  403910:	cmp	w20, #0x0
  403914:	b.gt	403940 <tigetstr@plt+0x13e0>
  403918:	neg	w2, w20
  40391c:	mov	w0, #0xc                   	// #12
  403920:	cmn	w20, #0xc
  403924:	mov	w20, w0
  403928:	udiv	w3, w2, w0
  40392c:	add	w4, w3, #0x1
  403930:	sub	w22, w22, w4
  403934:	b.ge	40393c <tigetstr@plt+0x13dc>  // b.tcont
  403938:	msub	w2, w3, w0, w2
  40393c:	sub	w20, w20, w2
  403940:	ldr	w0, [x19, #208]
  403944:	sub	w1, w1, #0x1
  403948:	add	x2, sp, #0x180
  40394c:	adrp	x23, 41c000 <tigetstr@plt+0x19aa0>
  403950:	cmp	w0, #0x1
  403954:	add	x23, x23, #0x484
  403958:	csel	x2, x2, xzr, gt
  40395c:	cmp	w0, #0x2
  403960:	sdiv	w0, w1, w0
  403964:	add	x23, x23, #0x4
  403968:	str	x2, [sp, #376]
  40396c:	add	x2, sp, #0x250
  403970:	csel	x2, x2, xzr, gt
  403974:	str	wzr, [sp, #136]
  403978:	str	x2, [sp, #584]
  40397c:	str	w0, [sp, #144]
  403980:	str	xzr, [sp, #792]
  403984:	ldr	w1, [sp, #136]
  403988:	ldr	w0, [sp, #144]
  40398c:	cmp	w0, w1
  403990:	b.ge	4039b4 <tigetstr@plt+0x1454>  // b.tcont
  403994:	ldp	x29, x30, [sp, #16]
  403998:	ldp	x19, x20, [sp, #32]
  40399c:	ldp	x21, x22, [sp, #48]
  4039a0:	ldp	x23, x24, [sp, #64]
  4039a4:	ldp	x25, x26, [sp, #80]
  4039a8:	ldp	x27, x28, [sp, #96]
  4039ac:	add	sp, sp, #0x450
  4039b0:	ret
  4039b4:	b.ne	4039d8 <tigetstr@plt+0x1478>  // b.any
  4039b8:	ldr	w2, [x19, #200]
  4039bc:	ldr	w1, [x19, #208]
  4039c0:	sdiv	w0, w2, w1
  4039c4:	msub	w0, w0, w1, w2
  4039c8:	cmp	w0, #0x1
  4039cc:	b.eq	403d30 <tigetstr@plt+0x17d0>  // b.none
  4039d0:	cmp	w0, #0x2
  4039d4:	b.eq	403d34 <tigetstr@plt+0x17d4>  // b.none
  4039d8:	ldrb	w0, [x19, #264]
  4039dc:	add	x27, sp, #0xb0
  4039e0:	ldr	w21, [x19, #212]
  4039e4:	adrp	x28, 408000 <tigetstr@plt+0x5aa0>
  4039e8:	str	w0, [sp, #116]
  4039ec:	and	w0, w0, #0x1
  4039f0:	str	w0, [sp, #120]
  4039f4:	mov	w0, #0x7                   	// #7
  4039f8:	sub	w0, w0, w21
  4039fc:	str	w0, [sp, #128]
  403a00:	sub	w0, w21, #0x1
  403a04:	mov	w24, w22
  403a08:	mov	w25, w20
  403a0c:	mov	x26, x27
  403a10:	add	x28, x28, #0xcb0
  403a14:	str	w0, [sp, #140]
  403a18:	ldr	w0, [x19, #216]
  403a1c:	str	w0, [sp, #148]
  403a20:	stp	w25, w22, [x27, #192]
  403a24:	add	w20, w20, #0x1
  403a28:	cmp	w20, #0xc
  403a2c:	b.le	403a38 <tigetstr@plt+0x14d8>
  403a30:	add	w22, w22, #0x1
  403a34:	mov	w20, #0x1                   	// #1
  403a38:	ldr	w9, [x19, #192]
  403a3c:	mov	w3, w24
  403a40:	mov	w2, w25
  403a44:	mov	w1, #0x1                   	// #1
  403a48:	mov	w0, w9
  403a4c:	bl	4035f4 <tigetstr@plt+0x1094>
  403a50:	mov	w6, w0
  403a54:	ldr	w0, [sp, #120]
  403a58:	cbz	w0, 403d48 <tigetstr@plt+0x17e8>
  403a5c:	mov	w3, w24
  403a60:	mov	w2, w25
  403a64:	mov	x0, x19
  403a68:	mov	w1, #0x1                   	// #1
  403a6c:	bl	4035a0 <tigetstr@plt+0x1040>
  403a70:	mov	w4, w0
  403a74:	mov	w1, w24
  403a78:	mov	w0, w9
  403a7c:	bl	403558 <tigetstr@plt+0xff8>
  403a80:	sxtw	x0, w0
  403a84:	mov	x1, #0xd                   	// #13
  403a88:	mul	x0, x0, x1
  403a8c:	add	x0, x0, w25, sxtw
  403a90:	ldr	w2, [x28, x0, lsl #2]
  403a94:	add	w2, w4, w2
  403a98:	cbz	w21, 403ab0 <tigetstr@plt+0x1550>
  403a9c:	ldr	w0, [sp, #128]
  403aa0:	subs	w6, w6, w21
  403aa4:	csel	w6, w6, w0, pl  // pl = nfrst
  403aa8:	ldr	w0, [sp, #140]
  403aac:	add	w2, w2, w0
  403ab0:	mov	x1, #0x0                   	// #0
  403ab4:	mov	w8, #0x0                   	// #0
  403ab8:	cmp	w6, #0x0
  403abc:	b.le	403d50 <tigetstr@plt+0x17f0>
  403ac0:	mov	w0, #0xffffffff            	// #-1
  403ac4:	add	w6, w6, w0
  403ac8:	str	w0, [x27, x1, lsl #2]
  403acc:	add	x1, x1, #0x1
  403ad0:	cmp	x1, #0x2a
  403ad4:	b.ne	403ab8 <tigetstr@plt+0x1558>  // b.any
  403ad8:	ldr	w0, [sp, #148]
  403adc:	cbnz	w0, 403d98 <tigetstr@plt+0x1838>
  403ae0:	ldr	x27, [x27, #200]
  403ae4:	cbnz	x27, 403d3c <tigetstr@plt+0x17dc>
  403ae8:	ldr	w0, [sp, #116]
  403aec:	mov	x21, x26
  403af0:	tst	w0, #0x6
  403af4:	b.eq	403e8c <tigetstr@plt+0x192c>  // b.none
  403af8:	adrp	x24, 408000 <tigetstr@plt+0x5aa0>
  403afc:	add	x24, x24, #0xb5a
  403b00:	ldr	w0, [x21, #192]
  403b04:	mov	x1, #0x12c                 	// #300
  403b08:	mov	x2, x24
  403b0c:	sub	w0, w0, #0x1
  403b10:	ldr	x3, [x19, w0, sxtw #3]
  403b14:	add	x0, sp, #0x320
  403b18:	bl	4020e0 <snprintf@plt>
  403b1c:	ldr	x0, [x21, #200]
  403b20:	ldr	x1, [x19, #232]
  403b24:	sub	x1, x1, #0x1
  403b28:	cbz	x0, 403e28 <tigetstr@plt+0x18c8>
  403b2c:	ldr	w2, [x19, #240]
  403b30:	add	x0, sp, #0x320
  403b34:	bl	4036f0 <tigetstr@plt+0x1190>
  403b38:	ldr	x21, [x21, #200]
  403b3c:	cbnz	x21, 403b00 <tigetstr@plt+0x15a0>
  403b40:	ldrb	w0, [x19, #264]
  403b44:	tbz	w0, #1, 403e30 <tigetstr@plt+0x18d0>
  403b48:	adrp	x21, 408000 <tigetstr@plt+0x5aa0>
  403b4c:	mov	x24, x26
  403b50:	add	x21, x21, #0x5a1
  403b54:	adrp	x25, 408000 <tigetstr@plt+0x5aa0>
  403b58:	adrp	x27, 408000 <tigetstr@plt+0x5aa0>
  403b5c:	add	x27, x27, #0x5a0
  403b60:	mov	x0, x27
  403b64:	bl	4036d4 <tigetstr@plt+0x1174>
  403b68:	ldr	w0, [x19, #216]
  403b6c:	cbz	w0, 403ee0 <tigetstr@plt+0x1980>
  403b70:	ldrb	w0, [x19, #264]
  403b74:	add	x2, x25, #0x57a
  403b78:	mov	x5, x23
  403b7c:	mov	x4, x21
  403b80:	ldr	x3, [x19, #224]
  403b84:	tbz	w0, #0, 403b8c <tigetstr@plt+0x162c>
  403b88:	sub	w3, w3, #0x1
  403b8c:	add	x0, sp, #0x320
  403b90:	mov	x1, #0x12c                 	// #300
  403b94:	bl	4020e0 <snprintf@plt>
  403b98:	add	x0, sp, #0x320
  403b9c:	bl	4036d4 <tigetstr@plt+0x1174>
  403ba0:	ldr	x0, [x24, #200]
  403ba4:	cbz	x0, 403bcc <tigetstr@plt+0x166c>
  403ba8:	ldr	w3, [x19, #240]
  403bac:	mov	x4, x21
  403bb0:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403bb4:	add	x2, x2, #0x56e
  403bb8:	mov	x1, #0x12c                 	// #300
  403bbc:	add	x0, sp, #0x320
  403bc0:	bl	4020e0 <snprintf@plt>
  403bc4:	add	x0, sp, #0x320
  403bc8:	bl	4036d4 <tigetstr@plt+0x1174>
  403bcc:	ldr	x24, [x24, #200]
  403bd0:	cbnz	x24, 403b68 <tigetstr@plt+0x1608>
  403bd4:	adrp	x25, 408000 <tigetstr@plt+0x5aa0>
  403bd8:	add	x25, x25, #0x5a1
  403bdc:	mov	x0, x27
  403be0:	bl	4036d4 <tigetstr@plt+0x1174>
  403be4:	str	wzr, [sp, #116]
  403be8:	str	xzr, [sp, #128]
  403bec:	ldr	w0, [sp, #116]
  403bf0:	mov	x21, x26
  403bf4:	add	w0, w0, #0x1
  403bf8:	str	w0, [sp, #140]
  403bfc:	ldr	w0, [sp, #116]
  403c00:	ldr	w1, [sp, #140]
  403c04:	str	w1, [sp, #116]
  403c08:	sxtw	x0, w0
  403c0c:	mov	w1, #0x7                   	// #7
  403c10:	ldr	w2, [sp, #116]
  403c14:	add	x0, x0, #0x28
  403c18:	lsl	x0, x0, #2
  403c1c:	str	x0, [sp, #160]
  403c20:	mul	w1, w2, w1
  403c24:	str	w1, [sp, #148]
  403c28:	ldr	x1, [x21, #192]
  403c2c:	ldr	x0, [x19, #248]
  403c30:	cmp	x1, x0
  403c34:	b.ne	403ee8 <tigetstr@plt+0x1988>  // b.any
  403c38:	ldrb	w0, [x19, #264]
  403c3c:	ldr	w24, [x19, #244]
  403c40:	tbnz	w0, #0, 403c5c <tigetstr@plt+0x16fc>
  403c44:	ldp	w2, w3, [x21, #192]
  403c48:	add	w24, w24, #0x1
  403c4c:	mov	x0, x19
  403c50:	mov	w1, #0x1                   	// #1
  403c54:	bl	4035a0 <tigetstr@plt+0x1040>
  403c58:	sub	w24, w24, w0
  403c5c:	ldr	w0, [x19, #216]
  403c60:	cbz	w0, 403f24 <tigetstr@plt+0x19c4>
  403c64:	ldr	x1, [sp, #160]
  403c68:	add	x1, x21, x1
  403c6c:	ldr	w3, [x1, #8]
  403c70:	cmp	w3, #0x0
  403c74:	b.le	403f08 <tigetstr@plt+0x19a8>
  403c78:	cmp	w3, w0, uxtb
  403c7c:	b.ne	403ef0 <tigetstr@plt+0x1990>  // b.any
  403c80:	mov	w4, w3
  403c84:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403c88:	ldp	x5, x3, [x19, #272]
  403c8c:	add	x2, x2, #0x580
  403c90:	add	x0, sp, #0x320
  403c94:	mov	x1, #0x12c                 	// #300
  403c98:	bl	4020e0 <snprintf@plt>
  403c9c:	add	x0, sp, #0x320
  403ca0:	bl	4036d4 <tigetstr@plt+0x1174>
  403ca4:	ldr	w28, [x19, #224]
  403ca8:	ldr	x0, [sp, #128]
  403cac:	str	x0, [sp, #120]
  403cb0:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  403cb4:	add	x0, x0, #0x56e
  403cb8:	str	x0, [sp, #152]
  403cbc:	ldr	w1, [sp, #120]
  403cc0:	ldr	w0, [sp, #148]
  403cc4:	cmp	w0, w1
  403cc8:	b.gt	403f30 <tigetstr@plt+0x19d0>
  403ccc:	ldr	x0, [x21, #200]
  403cd0:	cbz	x0, 403cf8 <tigetstr@plt+0x1798>
  403cd4:	ldr	w3, [x19, #240]
  403cd8:	mov	x4, x25
  403cdc:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403ce0:	add	x2, x2, #0x56e
  403ce4:	mov	x1, #0x12c                 	// #300
  403ce8:	add	x0, sp, #0x320
  403cec:	bl	4020e0 <snprintf@plt>
  403cf0:	add	x0, sp, #0x320
  403cf4:	bl	4036d4 <tigetstr@plt+0x1174>
  403cf8:	ldr	x21, [x21, #200]
  403cfc:	cbnz	x21, 403c28 <tigetstr@plt+0x16c8>
  403d00:	mov	x0, x27
  403d04:	bl	4036d4 <tigetstr@plt+0x1174>
  403d08:	ldr	x0, [sp, #128]
  403d0c:	add	x0, x0, #0x7
  403d10:	str	x0, [sp, #128]
  403d14:	ldr	w0, [sp, #140]
  403d18:	cmp	w0, #0x6
  403d1c:	b.ne	403bec <tigetstr@plt+0x168c>  // b.any
  403d20:	ldr	w0, [sp, #136]
  403d24:	add	w0, w0, #0x1
  403d28:	str	w0, [sp, #136]
  403d2c:	b	403984 <tigetstr@plt+0x1424>
  403d30:	str	xzr, [sp, #376]
  403d34:	str	xzr, [sp, #584]
  403d38:	b	4039d8 <tigetstr@plt+0x1478>
  403d3c:	mov	w24, w22
  403d40:	mov	w25, w20
  403d44:	b	403a20 <tigetstr@plt+0x14c0>
  403d48:	mov	w4, #0x1                   	// #1
  403d4c:	b	403a74 <tigetstr@plt+0x1514>
  403d50:	cmp	w2, w4
  403d54:	b.le	403d88 <tigetstr@plt+0x1828>
  403d58:	cmp	w9, w24
  403d5c:	b.ne	403d7c <tigetstr@plt+0x181c>  // b.any
  403d60:	cmp	w25, #0x9
  403d64:	b.ne	403d7c <tigetstr@plt+0x181c>  // b.any
  403d68:	cmp	w4, #0xf7
  403d6c:	mov	w10, w4
  403d70:	ccmp	w4, #0x3, #0x4, ne  // ne = any
  403d74:	add	w4, w4, #0xb
  403d78:	csel	w4, w4, w10, eq  // eq = none
  403d7c:	str	w4, [x27, x1, lsl #2]
  403d80:	add	w4, w4, #0x1
  403d84:	b	403acc <tigetstr@plt+0x156c>
  403d88:	mov	w0, #0xffffffff            	// #-1
  403d8c:	add	w8, w8, #0x1
  403d90:	str	w0, [x27, x1, lsl #2]
  403d94:	b	403acc <tigetstr@plt+0x156c>
  403d98:	mov	w1, w25
  403d9c:	mov	w2, w24
  403da0:	mov	w0, #0x1                   	// #1
  403da4:	str	w8, [sp, #152]
  403da8:	bl	4037a8 <tigetstr@plt+0x1248>
  403dac:	ldr	w8, [sp, #152]
  403db0:	mov	w1, #0xfffffff9            	// #-7
  403db4:	mov	x9, #0xfffffffffffffffa    	// #-6
  403db8:	mov	x4, x27
  403dbc:	mul	x9, x27, x9
  403dc0:	sdiv	w8, w8, w1
  403dc4:	add	w6, w8, #0x6
  403dc8:	cmp	w6, #0x0
  403dcc:	b.le	403e1c <tigetstr@plt+0x18bc>
  403dd0:	cmp	w0, #0x34
  403dd4:	b.le	403e00 <tigetstr@plt+0x18a0>
  403dd8:	mov	x0, #0x7                   	// #7
  403ddc:	mov	w2, w24
  403de0:	mov	w1, w25
  403de4:	mul	x0, x4, x0
  403de8:	ldr	w0, [x0, x9]
  403dec:	stp	x9, x4, [sp, #152]
  403df0:	stp	w8, w6, [sp, #168]
  403df4:	bl	4037a8 <tigetstr@plt+0x1248>
  403df8:	ldp	x9, x4, [sp, #152]
  403dfc:	ldp	w8, w6, [sp, #168]
  403e00:	str	w0, [x4, #168]
  403e04:	add	w0, w0, #0x1
  403e08:	sub	w6, w6, #0x1
  403e0c:	add	x4, x4, #0x4
  403e10:	cmp	w8, w6
  403e14:	b.ne	403dc8 <tigetstr@plt+0x1868>  // b.any
  403e18:	b	403ae0 <tigetstr@plt+0x1580>
  403e1c:	mov	w1, #0xffffffff            	// #-1
  403e20:	str	w1, [x4, #168]
  403e24:	b	403e08 <tigetstr@plt+0x18a8>
  403e28:	mov	w2, #0x0                   	// #0
  403e2c:	b	403b30 <tigetstr@plt+0x15d0>
  403e30:	adrp	x24, 408000 <tigetstr@plt+0x5aa0>
  403e34:	mov	x21, x26
  403e38:	add	x24, x24, #0x575
  403e3c:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  403e40:	add	x0, x0, #0x5a0
  403e44:	bl	4036d4 <tigetstr@plt+0x1174>
  403e48:	ldr	w3, [x21, #196]
  403e4c:	mov	x1, #0x12c                 	// #300
  403e50:	mov	x2, x24
  403e54:	add	x0, sp, #0x320
  403e58:	bl	4020e0 <snprintf@plt>
  403e5c:	ldr	x0, [x21, #200]
  403e60:	ldr	x1, [x19, #232]
  403e64:	sub	x1, x1, #0x1
  403e68:	cbz	x0, 403e84 <tigetstr@plt+0x1924>
  403e6c:	ldr	w2, [x19, #240]
  403e70:	add	x0, sp, #0x320
  403e74:	bl	4036f0 <tigetstr@plt+0x1190>
  403e78:	ldr	x21, [x21, #200]
  403e7c:	cbnz	x21, 403e48 <tigetstr@plt+0x18e8>
  403e80:	b	403b48 <tigetstr@plt+0x15e8>
  403e84:	mov	w2, #0x0                   	// #0
  403e88:	b	403e70 <tigetstr@plt+0x1910>
  403e8c:	adrp	x24, 408000 <tigetstr@plt+0x5aa0>
  403e90:	add	x24, x24, #0x572
  403e94:	ldp	w0, w4, [x21, #192]
  403e98:	mov	x1, #0x12c                 	// #300
  403e9c:	mov	x2, x24
  403ea0:	sub	w0, w0, #0x1
  403ea4:	ldr	x3, [x19, w0, sxtw #3]
  403ea8:	add	x0, sp, #0x320
  403eac:	bl	4020e0 <snprintf@plt>
  403eb0:	ldr	x0, [x21, #200]
  403eb4:	ldr	x1, [x19, #232]
  403eb8:	sub	x1, x1, #0x1
  403ebc:	cbz	x0, 403ed8 <tigetstr@plt+0x1978>
  403ec0:	ldr	w2, [x19, #240]
  403ec4:	add	x0, sp, #0x320
  403ec8:	bl	4036f0 <tigetstr@plt+0x1190>
  403ecc:	ldr	x21, [x21, #200]
  403ed0:	cbnz	x21, 403e94 <tigetstr@plt+0x1934>
  403ed4:	b	403b48 <tigetstr@plt+0x15e8>
  403ed8:	mov	w2, #0x0                   	// #0
  403edc:	b	403ec4 <tigetstr@plt+0x1964>
  403ee0:	mov	x0, x23
  403ee4:	b	403b9c <tigetstr@plt+0x163c>
  403ee8:	mov	w24, #0x0                   	// #0
  403eec:	b	403c5c <tigetstr@plt+0x16fc>
  403ef0:	add	x0, sp, #0x320
  403ef4:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403ef8:	mov	x1, #0x12c                 	// #300
  403efc:	add	x2, x2, #0x588
  403f00:	bl	4020e0 <snprintf@plt>
  403f04:	b	403c9c <tigetstr@plt+0x173c>
  403f08:	mov	x3, x25
  403f0c:	add	x0, sp, #0x320
  403f10:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403f14:	mov	x1, #0x12c                 	// #300
  403f18:	add	x2, x2, #0x58c
  403f1c:	bl	4020e0 <snprintf@plt>
  403f20:	b	403c9c <tigetstr@plt+0x173c>
  403f24:	ldr	x8, [x19, #224]
  403f28:	sub	w28, w8, #0x1
  403f2c:	b	403ca8 <tigetstr@plt+0x1748>
  403f30:	ldr	x0, [sp, #120]
  403f34:	ldr	w4, [x21, x0, lsl #2]
  403f38:	cmp	w4, #0x0
  403f3c:	b.le	403fbc <tigetstr@plt+0x1a5c>
  403f40:	cmp	w4, w24
  403f44:	b.ne	403fa0 <tigetstr@plt+0x1a40>  // b.any
  403f48:	ldp	x0, x5, [x19, #272]
  403f4c:	str	x0, [sp]
  403f50:	ldrb	w6, [x19, #264]
  403f54:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403f58:	mov	w7, w24
  403f5c:	mov	x4, x25
  403f60:	and	w6, w6, #0x1
  403f64:	add	x2, x2, #0x590
  403f68:	add	w6, w6, #0x2
  403f6c:	add	x0, sp, #0x320
  403f70:	sub	w3, w28, w6
  403f74:	mov	x1, #0x12c                 	// #300
  403f78:	bl	4020e0 <snprintf@plt>
  403f7c:	add	x0, sp, #0x320
  403f80:	bl	4036d4 <tigetstr@plt+0x1174>
  403f84:	ldr	x0, [x19, #224]
  403f88:	cmp	w28, w0
  403f8c:	ldr	x0, [sp, #120]
  403f90:	cinc	w28, w28, lt  // lt = tstop
  403f94:	add	x0, x0, #0x1
  403f98:	str	x0, [sp, #120]
  403f9c:	b	403cbc <tigetstr@plt+0x175c>
  403fa0:	mov	w3, w28
  403fa4:	add	x0, sp, #0x320
  403fa8:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  403fac:	mov	x1, #0x12c                 	// #300
  403fb0:	add	x2, x2, #0x59b
  403fb4:	bl	4020e0 <snprintf@plt>
  403fb8:	b	403f7c <tigetstr@plt+0x1a1c>
  403fbc:	ldr	x2, [sp, #152]
  403fc0:	mov	x4, x25
  403fc4:	mov	w3, w28
  403fc8:	add	x0, sp, #0x320
  403fcc:	mov	x1, #0x12c                 	// #300
  403fd0:	bl	4020e0 <snprintf@plt>
  403fd4:	b	403f7c <tigetstr@plt+0x1a1c>
  403fd8:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  403fdc:	add	x0, x0, #0x330
  403fe0:	stp	x29, x30, [sp, #-336]!
  403fe4:	mov	x29, sp
  403fe8:	ldrb	w1, [x0, #264]
  403fec:	ldr	x3, [x0, #232]
  403ff0:	and	w2, w1, #0x1
  403ff4:	str	x19, [sp, #16]
  403ff8:	mov	w19, #0x3                   	// #3
  403ffc:	sub	w19, w19, w2
  404000:	madd	w19, w19, w3, w19
  404004:	sub	w19, w19, w2
  404008:	tbz	w1, #1, 404040 <tigetstr@plt+0x1ae0>
  40400c:	ldr	w3, [x0, #252]
  404010:	mov	x1, #0x12c                 	// #300
  404014:	add	x0, sp, #0x20
  404018:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  40401c:	add	x2, x2, #0x575
  404020:	bl	4020e0 <snprintf@plt>
  404024:	sxtw	x1, w19
  404028:	mov	w2, #0x0                   	// #0
  40402c:	add	x0, sp, #0x20
  404030:	bl	4036f0 <tigetstr@plt+0x1190>
  404034:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  404038:	add	x0, x0, #0x59f
  40403c:	bl	4036d4 <tigetstr@plt+0x1174>
  404040:	bl	4038c4 <tigetstr@plt+0x1364>
  404044:	ldr	x19, [sp, #16]
  404048:	ldp	x29, x30, [sp], #336
  40404c:	ret
  404050:	stp	x29, x30, [sp, #-416]!
  404054:	adrp	x2, 408000 <tigetstr@plt+0x5aa0>
  404058:	mov	x1, #0x12c                 	// #300
  40405c:	mov	x29, sp
  404060:	stp	x19, x20, [sp, #16]
  404064:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  404068:	add	x19, x19, #0x484
  40406c:	stp	x23, x24, [sp, #48]
  404070:	adrp	x23, 41c000 <tigetstr@plt+0x19aa0>
  404074:	add	x20, x23, #0x330
  404078:	add	x19, x19, #0x4
  40407c:	add	x2, x2, #0x575
  404080:	add	x0, sp, #0x70
  404084:	stp	x21, x22, [sp, #32]
  404088:	ldr	w3, [x20, #252]
  40408c:	stp	x25, x26, [sp, #64]
  404090:	adrp	x25, 409000 <tigetstr@plt+0x6aa0>
  404094:	add	x25, x25, #0x29a
  404098:	stp	x27, x28, [sp, #80]
  40409c:	mov	x27, x19
  4040a0:	bl	4020e0 <snprintf@plt>
  4040a4:	sxtw	x21, w0
  4040a8:	mov	x22, #0x0                   	// #0
  4040ac:	mov	x26, #0x7                   	// #7
  4040b0:	ldrsw	x0, [x20, #212]
  4040b4:	add	x0, x0, x22
  4040b8:	udiv	x28, x0, x26
  4040bc:	msub	x28, x28, x26, x0
  4040c0:	cbz	x22, 4040d8 <tigetstr@plt+0x1b78>
  4040c4:	add	x24, x19, #0x1
  4040c8:	mov	x0, x19
  4040cc:	mov	x19, x24
  4040d0:	mov	x1, x25
  4040d4:	bl	4021c0 <strcat@plt>
  4040d8:	ldr	x0, [x20, #224]
  4040dc:	sub	x24, x27, x19
  4040e0:	add	x24, x24, #0x85
  4040e4:	sub	x0, x0, #0x1
  4040e8:	cmp	x24, x0
  4040ec:	b.ls	40412c <tigetstr@plt+0x1bcc>  // b.plast
  4040f0:	add	w0, w28, #0x20, lsl #12
  4040f4:	bl	402140 <nl_langinfo@plt>
  4040f8:	ldr	x1, [x20, #224]
  4040fc:	add	x3, sp, #0x68
  404100:	mov	x2, x24
  404104:	add	x22, x22, #0x1
  404108:	sub	x1, x1, #0x1
  40410c:	mov	w5, #0x1                   	// #1
  404110:	mov	w4, #0x2                   	// #2
  404114:	str	x1, [sp, #104]
  404118:	mov	x1, x19
  40411c:	bl	404c50 <tigetstr@plt+0x26f0>
  404120:	cmp	x22, #0x7
  404124:	add	x19, x19, w0, sxtw
  404128:	b.ne	4040b0 <tigetstr@plt+0x1b50>  // b.any
  40412c:	ldr	x0, [x23, #816]
  404130:	cbnz	x0, 404138 <tigetstr@plt+0x1bd8>
  404134:	bl	40375c <tigetstr@plt+0x11fc>
  404138:	ldr	x22, [x20, #232]
  40413c:	add	x21, x21, #0x1
  404140:	mov	x19, #0x0                   	// #0
  404144:	ldr	x0, [x20, x19, lsl #3]
  404148:	bl	401f70 <strlen@plt>
  40414c:	add	x0, x21, x0
  404150:	cmp	x22, x0
  404154:	b.cs	404164 <tigetstr@plt+0x1c04>  // b.hs, b.nlast
  404158:	ldrb	w0, [x20, #264]
  40415c:	orr	w0, w0, #0x4
  404160:	strb	w0, [x20, #264]
  404164:	add	x19, x19, #0x1
  404168:	cmp	x19, #0xc
  40416c:	b.ne	404144 <tigetstr@plt+0x1be4>  // b.any
  404170:	ldp	x19, x20, [sp, #16]
  404174:	ldp	x21, x22, [sp, #32]
  404178:	ldp	x23, x24, [sp, #48]
  40417c:	ldp	x25, x26, [sp, #64]
  404180:	ldp	x27, x28, [sp, #80]
  404184:	ldp	x29, x30, [sp], #416
  404188:	ret
  40418c:	stp	x29, x30, [sp, #-48]!
  404190:	mov	x29, sp
  404194:	stp	x19, x20, [sp, #16]
  404198:	adrp	x20, 41c000 <tigetstr@plt+0x19aa0>
  40419c:	stp	x21, x22, [sp, #32]
  4041a0:	mov	x21, x0
  4041a4:	ldr	x0, [x20, #816]
  4041a8:	cbnz	x0, 4041b0 <tigetstr@plt+0x1c50>
  4041ac:	bl	40375c <tigetstr@plt+0x11fc>
  4041b0:	add	x20, x20, #0x330
  4041b4:	mov	x19, #0x0                   	// #0
  4041b8:	ldr	x0, [x20, x19, lsl #3]
  4041bc:	mov	x1, x21
  4041c0:	bl	402230 <strcasecmp@plt>
  4041c4:	cbnz	w0, 4041dc <tigetstr@plt+0x1c7c>
  4041c8:	add	w0, w19, #0x1
  4041cc:	ldp	x19, x20, [sp, #16]
  4041d0:	ldp	x21, x22, [sp, #32]
  4041d4:	ldp	x29, x30, [sp], #48
  4041d8:	ret
  4041dc:	add	x19, x19, #0x1
  4041e0:	cmp	x19, #0xc
  4041e4:	b.ne	4041b8 <tigetstr@plt+0x1c58>  // b.any
  4041e8:	ldr	x0, [x20, #96]
  4041ec:	cbnz	x0, 404218 <tigetstr@plt+0x1cb8>
  4041f0:	mov	w22, #0x87                  	// #135
  4041f4:	mov	x19, #0x0                   	// #0
  4041f8:	movk	w22, #0x2, lsl #16
  4041fc:	add	w0, w22, w19
  404200:	bl	402140 <nl_langinfo@plt>
  404204:	add	x1, x20, x19, lsl #3
  404208:	add	x19, x19, #0x1
  40420c:	cmp	x19, #0xc
  404210:	str	x0, [x1, #96]
  404214:	b.ne	4041fc <tigetstr@plt+0x1c9c>  // b.any
  404218:	mov	x19, #0x0                   	// #0
  40421c:	add	x0, x20, x19, lsl #3
  404220:	mov	x1, x21
  404224:	ldr	x0, [x0, #96]
  404228:	bl	402230 <strcasecmp@plt>
  40422c:	cbz	w0, 4041c8 <tigetstr@plt+0x1c68>
  404230:	add	x19, x19, #0x1
  404234:	cmp	x19, #0xc
  404238:	b.ne	40421c <tigetstr@plt+0x1cbc>  // b.any
  40423c:	mov	w0, #0xffffffea            	// #-22
  404240:	b	4041cc <tigetstr@plt+0x1c6c>
  404244:	stp	x29, x30, [sp, #-48]!
  404248:	mov	x29, sp
  40424c:	stp	x19, x20, [sp, #16]
  404250:	mov	x19, x0
  404254:	mov	x20, #0x0                   	// #0
  404258:	stp	x21, x22, [sp, #32]
  40425c:	mov	x21, x1
  404260:	mov	w22, #0xfffd                	// #65533
  404264:	ldr	w0, [x19]
  404268:	cbnz	w0, 404284 <tigetstr@plt+0x1d24>
  40426c:	ldp	x21, x22, [sp, #32]
  404270:	str	wzr, [x19]
  404274:	mov	x0, x20
  404278:	ldp	x19, x20, [sp, #16]
  40427c:	ldp	x29, x30, [sp], #48
  404280:	ret
  404284:	bl	402180 <wcwidth@plt>
  404288:	cmn	w0, #0x1
  40428c:	b.ne	404298 <tigetstr@plt+0x1d38>  // b.any
  404290:	mov	w0, #0x1                   	// #1
  404294:	str	w22, [x19]
  404298:	add	x2, x20, w0, sxtw
  40429c:	cmp	x2, x21
  4042a0:	b.hi	40426c <tigetstr@plt+0x1d0c>  // b.pmore
  4042a4:	add	x19, x19, #0x4
  4042a8:	mov	x20, x2
  4042ac:	b	404264 <tigetstr@plt+0x1d04>
  4042b0:	stp	x29, x30, [sp, #-112]!
  4042b4:	mov	x29, sp
  4042b8:	stp	x19, x20, [sp, #16]
  4042bc:	stp	x21, x22, [sp, #32]
  4042c0:	stp	x23, x24, [sp, #48]
  4042c4:	mov	x24, x2
  4042c8:	stp	x25, x26, [sp, #64]
  4042cc:	str	x27, [sp, #80]
  4042d0:	str	xzr, [sp, #104]
  4042d4:	cbz	x0, 40440c <tigetstr@plt+0x1eac>
  4042d8:	mov	x19, x0
  4042dc:	ldrsb	w0, [x0]
  4042e0:	cbz	w0, 404404 <tigetstr@plt+0x1ea4>
  4042e4:	sub	x23, x1, #0x1
  4042e8:	cmp	x1, #0x0
  4042ec:	add	x23, x19, x23
  4042f0:	csel	x23, x23, x19, ne  // ne = any
  4042f4:	add	x25, sp, #0x68
  4042f8:	add	x26, sp, #0x64
  4042fc:	mov	x21, #0x0                   	// #0
  404300:	mov	x20, #0x0                   	// #0
  404304:	b	404344 <tigetstr@plt+0x1de4>
  404308:	b.ls	404320 <tigetstr@plt+0x1dc0>  // b.plast
  40430c:	cmp	w22, #0x5c
  404310:	b.ne	404320 <tigetstr@plt+0x1dc0>  // b.any
  404314:	ldrsb	w0, [x19, #1]
  404318:	cmp	w0, #0x78
  40431c:	b.eq	404338 <tigetstr@plt+0x1dd8>  // b.none
  404320:	bl	402350 <__ctype_b_loc@plt>
  404324:	mov	x27, x0
  404328:	ldr	x0, [x0]
  40432c:	ubfiz	x22, x22, #1, #8
  404330:	ldrh	w0, [x0, x22]
  404334:	tbz	w0, #1, 40437c <tigetstr@plt+0x1e1c>
  404338:	add	x20, x20, #0x4
  40433c:	add	x21, x21, #0x4
  404340:	add	x19, x19, #0x1
  404344:	ldrsb	w22, [x19]
  404348:	cbz	w22, 404354 <tigetstr@plt+0x1df4>
  40434c:	cmp	x23, x19
  404350:	b.cs	404308 <tigetstr@plt+0x1da8>  // b.hs, b.nlast
  404354:	cbz	x24, 40435c <tigetstr@plt+0x1dfc>
  404358:	str	x21, [x24]
  40435c:	mov	x0, x20
  404360:	ldp	x19, x20, [sp, #16]
  404364:	ldp	x21, x22, [sp, #32]
  404368:	ldp	x23, x24, [sp, #48]
  40436c:	ldp	x25, x26, [sp, #64]
  404370:	ldr	x27, [sp, #80]
  404374:	ldp	x29, x30, [sp], #112
  404378:	ret
  40437c:	bl	402380 <__ctype_get_mb_cur_max@plt>
  404380:	mov	x2, x0
  404384:	mov	x3, x25
  404388:	mov	x1, x19
  40438c:	mov	x0, x26
  404390:	bl	401f30 <mbrtowc@plt>
  404394:	mov	x22, x0
  404398:	cbz	x0, 404354 <tigetstr@plt+0x1df4>
  40439c:	cmn	x0, #0x3
  4043a0:	b.ls	4043d4 <tigetstr@plt+0x1e74>  // b.plast
  4043a4:	ldrb	w1, [x19]
  4043a8:	ldr	x0, [x27]
  4043ac:	ldrh	w0, [x0, x1, lsl #1]
  4043b0:	tbz	w0, #14, 4043c8 <tigetstr@plt+0x1e68>
  4043b4:	add	x20, x20, #0x1
  4043b8:	add	x21, x21, #0x1
  4043bc:	mov	x22, #0x1                   	// #1
  4043c0:	add	x19, x19, x22
  4043c4:	b	404344 <tigetstr@plt+0x1de4>
  4043c8:	add	x20, x20, #0x4
  4043cc:	add	x21, x21, #0x4
  4043d0:	b	4043bc <tigetstr@plt+0x1e5c>
  4043d4:	ldr	w27, [sp, #100]
  4043d8:	mov	w0, w27
  4043dc:	bl	402480 <iswprint@plt>
  4043e0:	cbnz	w0, 4043f0 <tigetstr@plt+0x1e90>
  4043e4:	add	x20, x20, x22, lsl #2
  4043e8:	add	x21, x21, x22, lsl #2
  4043ec:	b	4043c0 <tigetstr@plt+0x1e60>
  4043f0:	mov	w0, w27
  4043f4:	add	x21, x21, x22
  4043f8:	bl	402180 <wcwidth@plt>
  4043fc:	add	x20, x20, w0, sxtw
  404400:	b	4043c0 <tigetstr@plt+0x1e60>
  404404:	mov	x23, x19
  404408:	b	4042f4 <tigetstr@plt+0x1d94>
  40440c:	mov	x21, #0x0                   	// #0
  404410:	mov	x20, #0x0                   	// #0
  404414:	b	404354 <tigetstr@plt+0x1df4>
  404418:	cbz	x0, 404460 <tigetstr@plt+0x1f00>
  40441c:	stp	x29, x30, [sp, #-32]!
  404420:	mov	x29, sp
  404424:	str	x19, [sp, #16]
  404428:	mov	x19, x0
  40442c:	ldrsb	w1, [x0]
  404430:	cbz	w1, 404450 <tigetstr@plt+0x1ef0>
  404434:	bl	401f70 <strlen@plt>
  404438:	mov	x1, x0
  40443c:	mov	x0, x19
  404440:	mov	x2, #0x0                   	// #0
  404444:	ldr	x19, [sp, #16]
  404448:	ldp	x29, x30, [sp], #32
  40444c:	b	4042b0 <tigetstr@plt+0x1d50>
  404450:	mov	x0, #0x0                   	// #0
  404454:	ldr	x19, [sp, #16]
  404458:	ldp	x29, x30, [sp], #32
  40445c:	ret
  404460:	mov	x0, #0x0                   	// #0
  404464:	ret
  404468:	stp	x29, x30, [sp, #-128]!
  40446c:	mov	x29, sp
  404470:	stp	x19, x20, [sp, #16]
  404474:	mov	x20, x0
  404478:	stp	x21, x22, [sp, #32]
  40447c:	mov	x21, x1
  404480:	stp	x23, x24, [sp, #48]
  404484:	mov	x23, x2
  404488:	stp	x25, x26, [sp, #64]
  40448c:	mov	x25, x3
  404490:	stp	x27, x28, [sp, #80]
  404494:	cbz	x0, 4044f4 <tigetstr@plt+0x1f94>
  404498:	bl	401f70 <strlen@plt>
  40449c:	str	xzr, [sp, #120]
  4044a0:	cmp	x0, #0x0
  4044a4:	ccmp	x23, #0x0, #0x4, ne  // ne = any
  4044a8:	b.eq	40466c <tigetstr@plt+0x210c>  // b.none
  4044ac:	adrp	x24, 409000 <tigetstr@plt+0x6aa0>
  4044b0:	mov	x19, x23
  4044b4:	add	x24, x24, #0x38
  4044b8:	add	x26, sp, #0x78
  4044bc:	add	x27, sp, #0x74
  4044c0:	str	xzr, [x21]
  4044c4:	cbz	x20, 4044d0 <tigetstr@plt+0x1f70>
  4044c8:	ldrsb	w22, [x20]
  4044cc:	cbnz	w22, 4044fc <tigetstr@plt+0x1f9c>
  4044d0:	mov	x0, x23
  4044d4:	strb	wzr, [x19]
  4044d8:	ldp	x19, x20, [sp, #16]
  4044dc:	ldp	x21, x22, [sp, #32]
  4044e0:	ldp	x23, x24, [sp, #48]
  4044e4:	ldp	x25, x26, [sp, #64]
  4044e8:	ldp	x27, x28, [sp, #80]
  4044ec:	ldp	x29, x30, [sp], #128
  4044f0:	ret
  4044f4:	mov	x0, #0x0                   	// #0
  4044f8:	b	40449c <tigetstr@plt+0x1f3c>
  4044fc:	cbz	x25, 40451c <tigetstr@plt+0x1fbc>
  404500:	mov	w1, w22
  404504:	mov	x0, x25
  404508:	bl	4023f0 <strchr@plt>
  40450c:	cbz	x0, 40451c <tigetstr@plt+0x1fbc>
  404510:	add	x20, x20, #0x1
  404514:	strb	w22, [x19], #1
  404518:	b	4044c4 <tigetstr@plt+0x1f64>
  40451c:	cmp	w22, #0x5c
  404520:	and	w22, w22, #0xff
  404524:	b.ne	404534 <tigetstr@plt+0x1fd4>  // b.any
  404528:	ldrsb	w0, [x20, #1]
  40452c:	cmp	w0, #0x78
  404530:	b.eq	40454c <tigetstr@plt+0x1fec>  // b.none
  404534:	bl	402350 <__ctype_b_loc@plt>
  404538:	mov	x4, x0
  40453c:	ubfiz	x0, x22, #1, #8
  404540:	ldr	x1, [x4]
  404544:	ldrh	w0, [x1, x0]
  404548:	tbz	w0, #1, 404574 <tigetstr@plt+0x2014>
  40454c:	mov	x0, x19
  404550:	mov	w2, w22
  404554:	mov	x1, x24
  404558:	bl	402050 <sprintf@plt>
  40455c:	ldr	x0, [x21]
  404560:	add	x19, x19, #0x4
  404564:	add	x20, x20, #0x1
  404568:	add	x0, x0, #0x4
  40456c:	str	x0, [x21]
  404570:	b	4044c4 <tigetstr@plt+0x1f64>
  404574:	str	x4, [sp, #104]
  404578:	bl	402380 <__ctype_get_mb_cur_max@plt>
  40457c:	mov	x3, x26
  404580:	mov	x2, x0
  404584:	mov	x1, x20
  404588:	mov	x0, x27
  40458c:	bl	401f30 <mbrtowc@plt>
  404590:	mov	x28, x0
  404594:	cbz	x0, 4044d0 <tigetstr@plt+0x1f70>
  404598:	cmn	x0, #0x3
  40459c:	b.ls	4045f8 <tigetstr@plt+0x2098>  // b.plast
  4045a0:	ldr	x4, [sp, #104]
  4045a4:	ldrb	w1, [x20]
  4045a8:	ldrb	w2, [x20]
  4045ac:	ldr	x0, [x4]
  4045b0:	ldrh	w0, [x0, x1, lsl #1]
  4045b4:	tbnz	w0, #14, 4045e0 <tigetstr@plt+0x2080>
  4045b8:	mov	x0, x19
  4045bc:	mov	x1, x24
  4045c0:	bl	402050 <sprintf@plt>
  4045c4:	add	x19, x19, #0x4
  4045c8:	ldr	x0, [x21]
  4045cc:	add	x0, x0, #0x4
  4045d0:	str	x0, [x21]
  4045d4:	mov	x22, #0x1                   	// #1
  4045d8:	add	x20, x20, x22
  4045dc:	b	4044c4 <tigetstr@plt+0x1f64>
  4045e0:	ldr	x0, [x21]
  4045e4:	add	x0, x0, #0x1
  4045e8:	str	x0, [x21]
  4045ec:	ldrsb	w0, [x20]
  4045f0:	strb	w0, [x19], #1
  4045f4:	b	4045d4 <tigetstr@plt+0x2074>
  4045f8:	ldr	w22, [sp, #116]
  4045fc:	mov	w0, w22
  404600:	bl	402480 <iswprint@plt>
  404604:	cbnz	w0, 40463c <tigetstr@plt+0x20dc>
  404608:	mov	x22, #0x0                   	// #0
  40460c:	ldrb	w2, [x20, x22]
  404610:	add	x0, x19, x22, lsl #2
  404614:	mov	x1, x24
  404618:	add	x22, x22, #0x1
  40461c:	bl	402050 <sprintf@plt>
  404620:	ldr	x0, [x21]
  404624:	cmp	x28, x22
  404628:	add	x0, x0, #0x4
  40462c:	str	x0, [x21]
  404630:	b.ne	40460c <tigetstr@plt+0x20ac>  // b.any
  404634:	add	x19, x19, x22, lsl #2
  404638:	b	4045d8 <tigetstr@plt+0x2078>
  40463c:	mov	x1, x20
  404640:	mov	x2, x28
  404644:	mov	x0, x19
  404648:	bl	401f40 <memcpy@plt>
  40464c:	mov	w0, w22
  404650:	add	x19, x19, x28
  404654:	bl	402180 <wcwidth@plt>
  404658:	mov	x22, x28
  40465c:	ldr	x1, [x21]
  404660:	add	x0, x1, w0, sxtw
  404664:	str	x0, [x21]
  404668:	b	4045d8 <tigetstr@plt+0x2078>
  40466c:	mov	x0, #0x0                   	// #0
  404670:	b	4044d8 <tigetstr@plt+0x1f78>
  404674:	stp	x29, x30, [sp, #-112]!
  404678:	mov	x29, sp
  40467c:	stp	x19, x20, [sp, #16]
  404680:	mov	x20, x0
  404684:	stp	x21, x22, [sp, #32]
  404688:	mov	x22, x2
  40468c:	stp	x23, x24, [sp, #48]
  404690:	stp	x25, x26, [sp, #64]
  404694:	str	x27, [sp, #80]
  404698:	mov	x27, x1
  40469c:	cbz	x0, 4046fc <tigetstr@plt+0x219c>
  4046a0:	bl	401f70 <strlen@plt>
  4046a4:	str	xzr, [sp, #104]
  4046a8:	cmp	x0, #0x0
  4046ac:	ccmp	x22, #0x0, #0x4, ne  // ne = any
  4046b0:	b.eq	4047e8 <tigetstr@plt+0x2288>  // b.none
  4046b4:	adrp	x24, 409000 <tigetstr@plt+0x6aa0>
  4046b8:	mov	x19, x22
  4046bc:	add	x25, sp, #0x68
  4046c0:	add	x26, sp, #0x64
  4046c4:	add	x24, x24, #0x38
  4046c8:	str	xzr, [x27]
  4046cc:	cbz	x20, 4046d8 <tigetstr@plt+0x2178>
  4046d0:	ldrsb	w0, [x20]
  4046d4:	cbnz	w0, 404704 <tigetstr@plt+0x21a4>
  4046d8:	mov	x0, x22
  4046dc:	strb	wzr, [x19]
  4046e0:	ldp	x19, x20, [sp, #16]
  4046e4:	ldp	x21, x22, [sp, #32]
  4046e8:	ldp	x23, x24, [sp, #48]
  4046ec:	ldp	x25, x26, [sp, #64]
  4046f0:	ldr	x27, [sp, #80]
  4046f4:	ldp	x29, x30, [sp], #112
  4046f8:	ret
  4046fc:	mov	x0, #0x0                   	// #0
  404700:	b	4046a4 <tigetstr@plt+0x2144>
  404704:	bl	402380 <__ctype_get_mb_cur_max@plt>
  404708:	mov	x2, x0
  40470c:	mov	x3, x25
  404710:	mov	x1, x20
  404714:	mov	x0, x26
  404718:	bl	401f30 <mbrtowc@plt>
  40471c:	mov	x21, x0
  404720:	cbz	x0, 4046d8 <tigetstr@plt+0x2178>
  404724:	ldrsb	w23, [x20]
  404728:	cmn	x0, #0x3
  40472c:	b.ls	404788 <tigetstr@plt+0x2228>  // b.plast
  404730:	bl	402350 <__ctype_b_loc@plt>
  404734:	ldr	x0, [x0]
  404738:	and	w2, w23, #0xff
  40473c:	ubfiz	x23, x23, #1, #8
  404740:	ldrh	w0, [x0, x23]
  404744:	tbnz	w0, #14, 404770 <tigetstr@plt+0x2210>
  404748:	mov	x0, x19
  40474c:	mov	x1, x24
  404750:	bl	402050 <sprintf@plt>
  404754:	add	x19, x19, #0x4
  404758:	ldr	x0, [x27]
  40475c:	add	x0, x0, #0x4
  404760:	str	x0, [x27]
  404764:	mov	x21, #0x1                   	// #1
  404768:	add	x20, x20, x21
  40476c:	b	4046cc <tigetstr@plt+0x216c>
  404770:	ldr	x0, [x27]
  404774:	add	x0, x0, #0x1
  404778:	str	x0, [x27]
  40477c:	ldrsb	w0, [x20]
  404780:	strb	w0, [x19], #1
  404784:	b	404764 <tigetstr@plt+0x2204>
  404788:	cmp	w23, #0x5c
  40478c:	b.ne	4047c0 <tigetstr@plt+0x2260>  // b.any
  404790:	ldrsb	w0, [x20, #1]
  404794:	cmp	w0, #0x78
  404798:	b.ne	4047c0 <tigetstr@plt+0x2260>  // b.any
  40479c:	mov	x0, x19
  4047a0:	mov	w2, w23
  4047a4:	mov	x1, x24
  4047a8:	bl	402050 <sprintf@plt>
  4047ac:	ldr	x0, [x27]
  4047b0:	add	x19, x19, #0x4
  4047b4:	add	x0, x0, #0x4
  4047b8:	str	x0, [x27]
  4047bc:	b	404768 <tigetstr@plt+0x2208>
  4047c0:	mov	x1, x20
  4047c4:	mov	x2, x21
  4047c8:	mov	x0, x19
  4047cc:	bl	401f40 <memcpy@plt>
  4047d0:	ldr	w0, [sp, #100]
  4047d4:	add	x19, x19, x21
  4047d8:	bl	402180 <wcwidth@plt>
  4047dc:	ldr	x1, [x27]
  4047e0:	add	x0, x1, w0, sxtw
  4047e4:	b	4047b8 <tigetstr@plt+0x2258>
  4047e8:	mov	x0, #0x0                   	// #0
  4047ec:	b	4046e0 <tigetstr@plt+0x2180>
  4047f0:	lsl	x0, x0, #2
  4047f4:	add	x0, x0, #0x1
  4047f8:	ret
  4047fc:	stp	x29, x30, [sp, #-48]!
  404800:	mov	x29, sp
  404804:	stp	x19, x20, [sp, #16]
  404808:	mov	x19, x0
  40480c:	str	x21, [sp, #32]
  404810:	cbz	x0, 40485c <tigetstr@plt+0x22fc>
  404814:	mov	x21, x1
  404818:	bl	401f70 <strlen@plt>
  40481c:	cbz	x0, 404838 <tigetstr@plt+0x22d8>
  404820:	bl	4047f0 <tigetstr@plt+0x2290>
  404824:	bl	402170 <malloc@plt>
  404828:	mov	x20, x0
  40482c:	cbnz	x0, 404840 <tigetstr@plt+0x22e0>
  404830:	mov	x0, x20
  404834:	bl	402370 <free@plt>
  404838:	mov	x19, #0x0                   	// #0
  40483c:	b	40485c <tigetstr@plt+0x22fc>
  404840:	mov	x2, x0
  404844:	mov	x1, x21
  404848:	mov	x0, x19
  40484c:	mov	x3, #0x0                   	// #0
  404850:	bl	404468 <tigetstr@plt+0x1f08>
  404854:	mov	x19, x0
  404858:	cbz	x0, 404830 <tigetstr@plt+0x22d0>
  40485c:	mov	x0, x19
  404860:	ldp	x19, x20, [sp, #16]
  404864:	ldr	x21, [sp, #32]
  404868:	ldp	x29, x30, [sp], #48
  40486c:	ret
  404870:	stp	x29, x30, [sp, #-48]!
  404874:	mov	x29, sp
  404878:	stp	x19, x20, [sp, #16]
  40487c:	mov	x19, x0
  404880:	str	x21, [sp, #32]
  404884:	cbz	x0, 4048cc <tigetstr@plt+0x236c>
  404888:	mov	x21, x1
  40488c:	bl	401f70 <strlen@plt>
  404890:	cbz	x0, 4048ac <tigetstr@plt+0x234c>
  404894:	bl	4047f0 <tigetstr@plt+0x2290>
  404898:	bl	402170 <malloc@plt>
  40489c:	mov	x20, x0
  4048a0:	cbnz	x0, 4048b4 <tigetstr@plt+0x2354>
  4048a4:	mov	x0, x20
  4048a8:	bl	402370 <free@plt>
  4048ac:	mov	x19, #0x0                   	// #0
  4048b0:	b	4048cc <tigetstr@plt+0x236c>
  4048b4:	mov	x2, x0
  4048b8:	mov	x1, x21
  4048bc:	mov	x0, x19
  4048c0:	bl	404674 <tigetstr@plt+0x2114>
  4048c4:	mov	x19, x0
  4048c8:	cbz	x0, 4048a4 <tigetstr@plt+0x2344>
  4048cc:	mov	x0, x19
  4048d0:	ldp	x19, x20, [sp, #16]
  4048d4:	ldr	x21, [sp, #32]
  4048d8:	ldp	x29, x30, [sp], #48
  4048dc:	ret
  4048e0:	stp	x29, x30, [sp, #-64]!
  4048e4:	mov	x29, sp
  4048e8:	stp	x19, x20, [sp, #16]
  4048ec:	stp	x21, x22, [sp, #32]
  4048f0:	mov	x21, x0
  4048f4:	str	x23, [sp, #48]
  4048f8:	mov	x23, x1
  4048fc:	bl	401f70 <strlen@plt>
  404900:	mov	x19, x0
  404904:	mov	x1, x21
  404908:	mov	x2, #0x0                   	// #0
  40490c:	mov	x0, #0x0                   	// #0
  404910:	bl	401f90 <mbstowcs@plt>
  404914:	cmn	x0, #0x1
  404918:	b.eq	404994 <tigetstr@plt+0x2434>  // b.none
  40491c:	add	x1, x0, #0x1
  404920:	mov	x22, x0
  404924:	mov	x0, #0x1                   	// #1
  404928:	lsl	x1, x1, #2
  40492c:	bl	402210 <calloc@plt>
  404930:	mov	x20, x0
  404934:	cbz	x0, 40496c <tigetstr@plt+0x240c>
  404938:	mov	x2, x22
  40493c:	mov	x1, x21
  404940:	bl	401f90 <mbstowcs@plt>
  404944:	cbz	x0, 40496c <tigetstr@plt+0x240c>
  404948:	ldr	x1, [x23]
  40494c:	mov	x0, x20
  404950:	bl	404244 <tigetstr@plt+0x1ce4>
  404954:	str	x0, [x23]
  404958:	mov	x2, x19
  40495c:	mov	x1, x20
  404960:	mov	x0, x21
  404964:	bl	402430 <wcstombs@plt>
  404968:	mov	x19, x0
  40496c:	mov	x0, x20
  404970:	bl	402370 <free@plt>
  404974:	tbnz	x19, #63, 40497c <tigetstr@plt+0x241c>
  404978:	strb	wzr, [x21, x19]
  40497c:	mov	x0, x19
  404980:	ldp	x19, x20, [sp, #16]
  404984:	ldp	x21, x22, [sp, #32]
  404988:	ldr	x23, [sp, #48]
  40498c:	ldp	x29, x30, [sp], #64
  404990:	ret
  404994:	mov	x20, #0x0                   	// #0
  404998:	b	40496c <tigetstr@plt+0x240c>
  40499c:	stp	x29, x30, [sp, #-128]!
  4049a0:	mov	x29, sp
  4049a4:	stp	x19, x20, [sp, #16]
  4049a8:	stp	x21, x22, [sp, #32]
  4049ac:	mov	x22, x2
  4049b0:	stp	x23, x24, [sp, #48]
  4049b4:	mov	x24, x3
  4049b8:	mov	x23, x0
  4049bc:	stp	x25, x26, [sp, #64]
  4049c0:	mov	w25, w4
  4049c4:	mov	w26, w5
  4049c8:	stp	x27, x28, [sp, #80]
  4049cc:	str	x1, [sp, #104]
  4049d0:	str	w6, [sp, #116]
  4049d4:	bl	401f70 <strlen@plt>
  4049d8:	mov	x19, x0
  4049dc:	bl	402380 <__ctype_get_mb_cur_max@plt>
  4049e0:	cmp	x0, #0x1
  4049e4:	b.ls	404bb4 <tigetstr@plt+0x2654>  // b.plast
  4049e8:	mov	x1, x23
  4049ec:	mov	x2, #0x0                   	// #0
  4049f0:	mov	x0, #0x0                   	// #0
  4049f4:	bl	401f90 <mbstowcs@plt>
  4049f8:	mov	x27, x0
  4049fc:	cmn	x0, #0x1
  404a00:	b.ne	404a44 <tigetstr@plt+0x24e4>  // b.any
  404a04:	tbnz	w26, #0, 404bb4 <tigetstr@plt+0x2654>
  404a08:	mov	x20, #0x0                   	// #0
  404a0c:	mov	x28, #0x0                   	// #0
  404a10:	mov	x26, #0xffffffffffffffff    	// #-1
  404a14:	mov	x0, x20
  404a18:	bl	402370 <free@plt>
  404a1c:	mov	x0, x28
  404a20:	bl	402370 <free@plt>
  404a24:	mov	x0, x26
  404a28:	ldp	x19, x20, [sp, #16]
  404a2c:	ldp	x21, x22, [sp, #32]
  404a30:	ldp	x23, x24, [sp, #48]
  404a34:	ldp	x25, x26, [sp, #64]
  404a38:	ldp	x27, x28, [sp, #80]
  404a3c:	ldp	x29, x30, [sp], #128
  404a40:	ret
  404a44:	add	x21, x0, #0x1
  404a48:	lsl	x28, x21, #2
  404a4c:	mov	x0, x28
  404a50:	bl	402170 <malloc@plt>
  404a54:	mov	x20, x0
  404a58:	cbnz	x0, 404a68 <tigetstr@plt+0x2508>
  404a5c:	tbz	w26, #0, 404a08 <tigetstr@plt+0x24a8>
  404a60:	mov	x27, x19
  404a64:	b	404bbc <tigetstr@plt+0x265c>
  404a68:	mov	x2, x21
  404a6c:	mov	x1, x23
  404a70:	bl	401f90 <mbstowcs@plt>
  404a74:	cbz	x0, 404a60 <tigetstr@plt+0x2500>
  404a78:	add	x28, x20, x28
  404a7c:	mov	x21, x20
  404a80:	stur	wzr, [x28, #-4]
  404a84:	mov	w28, #0x0                   	// #0
  404a88:	ldr	w0, [x21]
  404a8c:	cbnz	w0, 404b10 <tigetstr@plt+0x25b0>
  404a90:	mov	w21, #0x0                   	// #0
  404a94:	mov	x2, #0x0                   	// #0
  404a98:	ldr	w0, [x20, x2, lsl #2]
  404a9c:	cbnz	w0, 404b2c <tigetstr@plt+0x25cc>
  404aa0:	sxtw	x27, w21
  404aa4:	cbnz	w28, 404b70 <tigetstr@plt+0x2610>
  404aa8:	ldr	x0, [x24]
  404aac:	cmp	x0, x27
  404ab0:	b.cs	404bbc <tigetstr@plt+0x265c>  // b.hs, b.nlast
  404ab4:	add	x21, x19, #0x1
  404ab8:	mov	x0, x21
  404abc:	bl	402170 <malloc@plt>
  404ac0:	mov	x28, x0
  404ac4:	cbnz	x0, 404b88 <tigetstr@plt+0x2628>
  404ac8:	tbz	w26, #0, 404a10 <tigetstr@plt+0x24b0>
  404acc:	ldr	x1, [x24]
  404ad0:	cmp	x1, x27
  404ad4:	b.cc	404bc4 <tigetstr@plt+0x2664>  // b.lo, b.ul, b.last
  404ad8:	sub	x1, x1, x27
  404adc:	csel	x1, x1, xzr, hi  // hi = pmore
  404ae0:	str	x27, [x24]
  404ae4:	add	x26, x1, x19
  404ae8:	cbz	x22, 404a14 <tigetstr@plt+0x24b4>
  404aec:	ldr	x0, [sp, #104]
  404af0:	sub	x22, x22, #0x1
  404af4:	cmp	w25, #0x1
  404af8:	add	x22, x0, x22
  404afc:	b.eq	404c24 <tigetstr@plt+0x26c4>  // b.none
  404b00:	cmp	w25, #0x2
  404b04:	b.eq	404bd4 <tigetstr@plt+0x2674>  // b.none
  404b08:	cbz	w25, 404c2c <tigetstr@plt+0x26cc>
  404b0c:	bl	4022d0 <abort@plt>
  404b10:	bl	402480 <iswprint@plt>
  404b14:	mov	w2, #0xfffd                	// #65533
  404b18:	cbnz	w0, 404b24 <tigetstr@plt+0x25c4>
  404b1c:	mov	w28, #0x1                   	// #1
  404b20:	str	w2, [x21]
  404b24:	add	x21, x21, #0x4
  404b28:	b	404a88 <tigetstr@plt+0x2528>
  404b2c:	str	x2, [sp, #120]
  404b30:	bl	402180 <wcwidth@plt>
  404b34:	cmn	w0, #0x1
  404b38:	b.eq	404b68 <tigetstr@plt+0x2608>  // b.none
  404b3c:	ldr	x2, [sp, #120]
  404b40:	mov	w3, #0x7fffffff            	// #2147483647
  404b44:	sub	w5, w3, w0
  404b48:	cmp	w5, w21
  404b4c:	add	x4, x2, #0x1
  404b50:	b.lt	404b68 <tigetstr@plt+0x2608>  // b.tstop
  404b54:	add	w21, w21, w0
  404b58:	cmp	x27, x2
  404b5c:	b.eq	404aa0 <tigetstr@plt+0x2540>  // b.none
  404b60:	mov	x2, x4
  404b64:	b	404a98 <tigetstr@plt+0x2538>
  404b68:	mov	w21, #0xffffffff            	// #-1
  404b6c:	b	404aa0 <tigetstr@plt+0x2540>
  404b70:	mov	x1, x20
  404b74:	mov	x2, #0x0                   	// #0
  404b78:	mov	x0, #0x0                   	// #0
  404b7c:	bl	402430 <wcstombs@plt>
  404b80:	add	x21, x0, #0x1
  404b84:	b	404ab8 <tigetstr@plt+0x2558>
  404b88:	ldr	x1, [x24]
  404b8c:	mov	x0, x20
  404b90:	mov	x23, x28
  404b94:	bl	404244 <tigetstr@plt+0x1ce4>
  404b98:	mov	x27, x0
  404b9c:	mov	x2, x21
  404ba0:	mov	x1, x20
  404ba4:	mov	x0, x28
  404ba8:	bl	402430 <wcstombs@plt>
  404bac:	mov	x19, x0
  404bb0:	b	404acc <tigetstr@plt+0x256c>
  404bb4:	mov	x27, x19
  404bb8:	mov	x20, #0x0                   	// #0
  404bbc:	mov	x28, #0x0                   	// #0
  404bc0:	b	404acc <tigetstr@plt+0x256c>
  404bc4:	mov	x19, x1
  404bc8:	mov	x27, x1
  404bcc:	mov	x1, #0x0                   	// #0
  404bd0:	b	404ae0 <tigetstr@plt+0x2580>
  404bd4:	lsr	x24, x1, #1
  404bd8:	and	x1, x1, #0x1
  404bdc:	add	x1, x1, x24
  404be0:	ldr	x0, [sp, #104]
  404be4:	add	x1, x0, x1
  404be8:	cmp	x1, x0
  404bec:	ccmp	x22, x0, #0x0, ne  // ne = any
  404bf0:	b.hi	404c38 <tigetstr@plt+0x26d8>  // b.pmore
  404bf4:	sub	x2, x22, x0
  404bf8:	strb	wzr, [x0]
  404bfc:	cmp	x2, x19
  404c00:	mov	x1, x23
  404c04:	csel	x2, x2, x19, ls  // ls = plast
  404c08:	bl	4023a0 <mempcpy@plt>
  404c0c:	add	x24, x0, x24
  404c10:	cmp	x24, x0
  404c14:	ccmp	x22, x0, #0x0, ne  // ne = any
  404c18:	b.hi	404c44 <tigetstr@plt+0x26e4>  // b.pmore
  404c1c:	strb	wzr, [x0]
  404c20:	b	404a14 <tigetstr@plt+0x24b4>
  404c24:	mov	x24, #0x0                   	// #0
  404c28:	b	404be0 <tigetstr@plt+0x2680>
  404c2c:	mov	x24, x1
  404c30:	mov	x1, #0x0                   	// #0
  404c34:	b	404be0 <tigetstr@plt+0x2680>
  404c38:	ldrb	w2, [sp, #116]
  404c3c:	strb	w2, [x0], #1
  404c40:	b	404be8 <tigetstr@plt+0x2688>
  404c44:	ldrb	w1, [sp, #116]
  404c48:	strb	w1, [x0], #1
  404c4c:	b	404c10 <tigetstr@plt+0x26b0>
  404c50:	mov	w6, #0x20                  	// #32
  404c54:	b	40499c <tigetstr@plt+0x243c>
  404c58:	str	xzr, [x1]
  404c5c:	cbz	x0, 404c94 <tigetstr@plt+0x2734>
  404c60:	ldrsb	w2, [x0]
  404c64:	cmp	w2, #0x2f
  404c68:	b.ne	404cb4 <tigetstr@plt+0x2754>  // b.any
  404c6c:	ldrsb	w2, [x0, #1]
  404c70:	cmp	w2, #0x2f
  404c74:	b.eq	404c98 <tigetstr@plt+0x2738>  // b.none
  404c78:	mov	x2, #0x1                   	// #1
  404c7c:	str	x2, [x1]
  404c80:	add	x2, x0, x2
  404c84:	ldrsb	w3, [x2]
  404c88:	cmp	w3, #0x2f
  404c8c:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  404c90:	b.ne	404ca0 <tigetstr@plt+0x2740>  // b.any
  404c94:	ret
  404c98:	add	x0, x0, #0x1
  404c9c:	b	404c5c <tigetstr@plt+0x26fc>
  404ca0:	ldr	x3, [x1]
  404ca4:	add	x2, x2, #0x1
  404ca8:	add	x3, x3, #0x1
  404cac:	str	x3, [x1]
  404cb0:	b	404c84 <tigetstr@plt+0x2724>
  404cb4:	cbnz	w2, 404c78 <tigetstr@plt+0x2718>
  404cb8:	mov	x0, #0x0                   	// #0
  404cbc:	b	404c94 <tigetstr@plt+0x2734>
  404cc0:	stp	x29, x30, [sp, #-64]!
  404cc4:	mov	x29, sp
  404cc8:	stp	x21, x22, [sp, #32]
  404ccc:	mov	x22, x0
  404cd0:	str	x23, [sp, #48]
  404cd4:	mov	x23, x1
  404cd8:	stp	x19, x20, [sp, #16]
  404cdc:	mov	x20, #0x0                   	// #0
  404ce0:	mov	w19, #0x0                   	// #0
  404ce4:	ldrsb	w1, [x22, x20]
  404ce8:	mov	w21, w20
  404cec:	cbz	w1, 404d08 <tigetstr@plt+0x27a8>
  404cf0:	cbnz	w19, 404d24 <tigetstr@plt+0x27c4>
  404cf4:	cmp	w1, #0x5c
  404cf8:	b.eq	404d30 <tigetstr@plt+0x27d0>  // b.none
  404cfc:	mov	x0, x23
  404d00:	bl	4023f0 <strchr@plt>
  404d04:	cbz	x0, 404d28 <tigetstr@plt+0x27c8>
  404d08:	sub	w0, w21, w19
  404d0c:	ldp	x19, x20, [sp, #16]
  404d10:	sxtw	x0, w0
  404d14:	ldp	x21, x22, [sp, #32]
  404d18:	ldr	x23, [sp, #48]
  404d1c:	ldp	x29, x30, [sp], #64
  404d20:	ret
  404d24:	mov	w19, #0x0                   	// #0
  404d28:	add	x20, x20, #0x1
  404d2c:	b	404ce4 <tigetstr@plt+0x2784>
  404d30:	mov	w19, #0x1                   	// #1
  404d34:	b	404d28 <tigetstr@plt+0x27c8>
  404d38:	stp	x29, x30, [sp, #-64]!
  404d3c:	mov	x29, sp
  404d40:	stp	x19, x20, [sp, #16]
  404d44:	mov	x19, x0
  404d48:	stp	x21, x22, [sp, #32]
  404d4c:	mov	x21, x1
  404d50:	mov	w22, w2
  404d54:	str	xzr, [sp, #56]
  404d58:	bl	4024d0 <__errno_location@plt>
  404d5c:	str	wzr, [x0]
  404d60:	mov	x20, x0
  404d64:	cbz	x19, 404da0 <tigetstr@plt+0x2840>
  404d68:	ldrsb	w0, [x19]
  404d6c:	cbz	w0, 404da0 <tigetstr@plt+0x2840>
  404d70:	add	x1, sp, #0x38
  404d74:	mov	w2, w22
  404d78:	mov	x0, x19
  404d7c:	bl	4022c0 <strtoumax@plt>
  404d80:	ldr	w1, [x20]
  404d84:	cbnz	w1, 404da0 <tigetstr@plt+0x2840>
  404d88:	ldr	x1, [sp, #56]
  404d8c:	cmp	x1, x19
  404d90:	b.eq	404da0 <tigetstr@plt+0x2840>  // b.none
  404d94:	cbz	x1, 404dcc <tigetstr@plt+0x286c>
  404d98:	ldrsb	w1, [x1]
  404d9c:	cbz	w1, 404dcc <tigetstr@plt+0x286c>
  404da0:	ldr	w1, [x20]
  404da4:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  404da8:	mov	x3, x19
  404dac:	mov	x2, x21
  404db0:	cmp	w1, #0x22
  404db4:	ldr	w0, [x0, #1104]
  404db8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  404dbc:	add	x1, x1, #0x3f
  404dc0:	b.ne	404dc8 <tigetstr@plt+0x2868>  // b.any
  404dc4:	bl	402520 <err@plt>
  404dc8:	bl	402470 <errx@plt>
  404dcc:	ldp	x19, x20, [sp, #16]
  404dd0:	ldp	x21, x22, [sp, #32]
  404dd4:	ldp	x29, x30, [sp], #64
  404dd8:	ret
  404ddc:	stp	x29, x30, [sp, #-32]!
  404de0:	mov	x29, sp
  404de4:	stp	x19, x20, [sp, #16]
  404de8:	mov	x19, x1
  404dec:	mov	x20, x0
  404df0:	bl	4024d0 <__errno_location@plt>
  404df4:	mov	w1, #0x22                  	// #34
  404df8:	str	w1, [x0]
  404dfc:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  404e00:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  404e04:	mov	x3, x20
  404e08:	mov	x2, x19
  404e0c:	ldr	w0, [x0, #1104]
  404e10:	add	x1, x1, #0x3f
  404e14:	bl	402520 <err@plt>
  404e18:	stp	x29, x30, [sp, #-32]!
  404e1c:	mov	x29, sp
  404e20:	stp	x19, x20, [sp, #16]
  404e24:	mov	x20, x1
  404e28:	mov	x19, x0
  404e2c:	bl	404d38 <tigetstr@plt+0x27d8>
  404e30:	mov	x1, #0xffffffff            	// #4294967295
  404e34:	cmp	x0, x1
  404e38:	b.ls	404e48 <tigetstr@plt+0x28e8>  // b.plast
  404e3c:	mov	x1, x20
  404e40:	mov	x0, x19
  404e44:	bl	404ddc <tigetstr@plt+0x287c>
  404e48:	ldp	x19, x20, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #32
  404e50:	ret
  404e54:	adrp	x1, 41c000 <tigetstr@plt+0x19aa0>
  404e58:	str	w0, [x1, #1104]
  404e5c:	ret
  404e60:	stp	x29, x30, [sp, #-128]!
  404e64:	mov	x29, sp
  404e68:	stp	x19, x20, [sp, #16]
  404e6c:	stp	x21, x22, [sp, #32]
  404e70:	stp	x23, x24, [sp, #48]
  404e74:	stp	x25, x26, [sp, #64]
  404e78:	stp	x27, x28, [sp, #80]
  404e7c:	str	xzr, [x1]
  404e80:	cbnz	x0, 404e98 <tigetstr@plt+0x2938>
  404e84:	mov	w23, #0xffffffea            	// #-22
  404e88:	bl	4024d0 <__errno_location@plt>
  404e8c:	neg	w1, w23
  404e90:	str	w1, [x0]
  404e94:	b	405194 <tigetstr@plt+0x2c34>
  404e98:	mov	x21, x0
  404e9c:	ldrsb	w0, [x0]
  404ea0:	cbz	w0, 404e84 <tigetstr@plt+0x2924>
  404ea4:	mov	x20, x1
  404ea8:	mov	x22, x2
  404eac:	bl	402350 <__ctype_b_loc@plt>
  404eb0:	mov	x25, x0
  404eb4:	mov	x0, x21
  404eb8:	ldr	x3, [x25]
  404ebc:	ldrb	w2, [x0]
  404ec0:	ldrsb	w1, [x0]
  404ec4:	ldrh	w2, [x3, x2, lsl #1]
  404ec8:	tbnz	w2, #13, 404f2c <tigetstr@plt+0x29cc>
  404ecc:	cmp	w1, #0x2d
  404ed0:	b.eq	404e84 <tigetstr@plt+0x2924>  // b.none
  404ed4:	bl	4024d0 <__errno_location@plt>
  404ed8:	mov	x24, x0
  404edc:	add	x26, sp, #0x78
  404ee0:	mov	x0, x21
  404ee4:	mov	x1, x26
  404ee8:	mov	w2, #0x0                   	// #0
  404eec:	str	wzr, [x24]
  404ef0:	str	xzr, [sp, #120]
  404ef4:	bl	4022c0 <strtoumax@plt>
  404ef8:	ldr	w23, [x24]
  404efc:	ldr	x28, [sp, #120]
  404f00:	mov	x19, x0
  404f04:	cmp	x28, x21
  404f08:	b.eq	404f1c <tigetstr@plt+0x29bc>  // b.none
  404f0c:	cbz	w23, 404f34 <tigetstr@plt+0x29d4>
  404f10:	sub	x0, x0, #0x1
  404f14:	cmn	x0, #0x3
  404f18:	b.ls	404f34 <tigetstr@plt+0x29d4>  // b.plast
  404f1c:	cbz	w23, 404e84 <tigetstr@plt+0x2924>
  404f20:	neg	w23, w23
  404f24:	tbnz	w23, #31, 404e88 <tigetstr@plt+0x2928>
  404f28:	b	405194 <tigetstr@plt+0x2c34>
  404f2c:	add	x0, x0, #0x1
  404f30:	b	404ebc <tigetstr@plt+0x295c>
  404f34:	cbz	x28, 40518c <tigetstr@plt+0x2c2c>
  404f38:	ldrsb	w0, [x28]
  404f3c:	cbz	w0, 40518c <tigetstr@plt+0x2c2c>
  404f40:	mov	w21, #0x0                   	// #0
  404f44:	mov	x27, #0x0                   	// #0
  404f48:	ldrsb	w0, [x28, #1]
  404f4c:	cmp	w0, #0x69
  404f50:	b.ne	405028 <tigetstr@plt+0x2ac8>  // b.any
  404f54:	ldrsb	w0, [x28, #2]
  404f58:	and	w0, w0, #0xffffffdf
  404f5c:	cmp	w0, #0x42
  404f60:	b.ne	404f6c <tigetstr@plt+0x2a0c>  // b.any
  404f64:	ldrsb	w0, [x28, #3]
  404f68:	cbz	w0, 405134 <tigetstr@plt+0x2bd4>
  404f6c:	bl	4020f0 <localeconv@plt>
  404f70:	mov	x3, x0
  404f74:	cbz	x0, 405110 <tigetstr@plt+0x2bb0>
  404f78:	ldr	x3, [x0]
  404f7c:	cbz	x3, 405110 <tigetstr@plt+0x2bb0>
  404f80:	mov	x0, x3
  404f84:	str	x3, [sp, #104]
  404f88:	bl	401f70 <strlen@plt>
  404f8c:	mov	x23, x0
  404f90:	ldr	x3, [sp, #104]
  404f94:	cbnz	x27, 404e84 <tigetstr@plt+0x2924>
  404f98:	ldrsb	w0, [x28]
  404f9c:	cbz	w0, 404e84 <tigetstr@plt+0x2924>
  404fa0:	cbz	x3, 404e84 <tigetstr@plt+0x2924>
  404fa4:	mov	x2, x23
  404fa8:	mov	x1, x28
  404fac:	mov	x0, x3
  404fb0:	bl	402190 <strncmp@plt>
  404fb4:	cbnz	w0, 404e84 <tigetstr@plt+0x2924>
  404fb8:	add	x23, x28, x23
  404fbc:	sub	w1, w21, w23
  404fc0:	ldrsb	w0, [x23]
  404fc4:	add	w21, w1, w23
  404fc8:	cmp	w0, #0x30
  404fcc:	b.eq	405118 <tigetstr@plt+0x2bb8>  // b.none
  404fd0:	ldr	x1, [x25]
  404fd4:	ldrh	w0, [x1, w0, sxtw #1]
  404fd8:	tbz	w0, #11, 405120 <tigetstr@plt+0x2bc0>
  404fdc:	str	wzr, [x24]
  404fe0:	mov	x0, x23
  404fe4:	mov	x1, x26
  404fe8:	mov	w2, #0x0                   	// #0
  404fec:	str	xzr, [sp, #120]
  404ff0:	bl	4022c0 <strtoumax@plt>
  404ff4:	mov	x27, x0
  404ff8:	ldr	x0, [sp, #120]
  404ffc:	cmp	x0, x23
  405000:	ldr	w23, [x24]
  405004:	b.eq	404f1c <tigetstr@plt+0x29bc>  // b.none
  405008:	cbz	w23, 40512c <tigetstr@plt+0x2bcc>
  40500c:	sub	x1, x27, #0x1
  405010:	cmn	x1, #0x3
  405014:	b.hi	404f1c <tigetstr@plt+0x29bc>  // b.pmore
  405018:	cbz	x0, 404e84 <tigetstr@plt+0x2924>
  40501c:	ldrsb	w0, [x0]
  405020:	cbnz	w0, 405124 <tigetstr@plt+0x2bc4>
  405024:	b	404e84 <tigetstr@plt+0x2924>
  405028:	and	w1, w0, #0xffffffdf
  40502c:	cmp	w1, #0x42
  405030:	b.ne	404f68 <tigetstr@plt+0x2a08>  // b.any
  405034:	ldrsb	w0, [x28, #2]
  405038:	cbnz	w0, 404f6c <tigetstr@plt+0x2a0c>
  40503c:	mov	w24, #0x3e8                 	// #1000
  405040:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  405044:	ldrsb	w25, [x28]
  405048:	add	x23, x3, #0x48
  40504c:	mov	w1, w25
  405050:	mov	x0, x23
  405054:	bl	4023f0 <strchr@plt>
  405058:	mov	x3, x0
  40505c:	cbz	x0, 40513c <tigetstr@plt+0x2bdc>
  405060:	sub	x3, x3, x23
  405064:	sxtw	x4, w24
  405068:	add	w3, w3, #0x1
  40506c:	mov	w1, w3
  405070:	mov	w0, w3
  405074:	cbnz	w0, 40515c <tigetstr@plt+0x2bfc>
  405078:	mov	w23, #0x0                   	// #0
  40507c:	cbz	x22, 405084 <tigetstr@plt+0x2b24>
  405080:	str	w3, [x22]
  405084:	cmp	x27, #0x0
  405088:	ccmp	w3, #0x0, #0x4, ne  // ne = any
  40508c:	b.eq	405108 <tigetstr@plt+0x2ba8>  // b.none
  405090:	sxtw	x0, w24
  405094:	mov	x2, #0x1                   	// #1
  405098:	umulh	x3, x2, x0
  40509c:	sub	w1, w1, #0x1
  4050a0:	cbnz	x3, 4050ac <tigetstr@plt+0x2b4c>
  4050a4:	mul	x2, x2, x0
  4050a8:	cbnz	w1, 405098 <tigetstr@plt+0x2b38>
  4050ac:	mov	x0, #0xa                   	// #10
  4050b0:	mov	x1, x0
  4050b4:	cmp	x27, x0
  4050b8:	b.hi	405178 <tigetstr@plt+0x2c18>  // b.pmore
  4050bc:	mov	w1, #0x0                   	// #0
  4050c0:	mov	x3, #0xa                   	// #10
  4050c4:	cmp	w21, w1
  4050c8:	b.ne	405180 <tigetstr@plt+0x2c20>  // b.any
  4050cc:	mov	x3, #0x1                   	// #1
  4050d0:	mov	x4, #0xa                   	// #10
  4050d4:	udiv	x1, x27, x4
  4050d8:	mov	x6, x27
  4050dc:	msub	x5, x1, x4, x27
  4050e0:	mov	x27, x1
  4050e4:	mov	x1, x3
  4050e8:	mul	x3, x3, x4
  4050ec:	cbz	x5, 405100 <tigetstr@plt+0x2ba0>
  4050f0:	udiv	x1, x0, x1
  4050f4:	udiv	x1, x1, x5
  4050f8:	udiv	x1, x2, x1
  4050fc:	add	x19, x19, x1
  405100:	cmp	x6, #0x9
  405104:	b.hi	4050d4 <tigetstr@plt+0x2b74>  // b.pmore
  405108:	str	x19, [x20]
  40510c:	b	404f24 <tigetstr@plt+0x29c4>
  405110:	mov	x23, #0x0                   	// #0
  405114:	b	404f94 <tigetstr@plt+0x2a34>
  405118:	add	x23, x23, #0x1
  40511c:	b	404fc0 <tigetstr@plt+0x2a60>
  405120:	str	x23, [sp, #120]
  405124:	ldr	x28, [sp, #120]
  405128:	b	404f48 <tigetstr@plt+0x29e8>
  40512c:	cbnz	x27, 405018 <tigetstr@plt+0x2ab8>
  405130:	b	405124 <tigetstr@plt+0x2bc4>
  405134:	mov	w24, #0x400                 	// #1024
  405138:	b	405040 <tigetstr@plt+0x2ae0>
  40513c:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  405140:	add	x23, x3, #0x51
  405144:	mov	w1, w25
  405148:	mov	x0, x23
  40514c:	bl	4023f0 <strchr@plt>
  405150:	mov	x3, x0
  405154:	cbnz	x0, 405060 <tigetstr@plt+0x2b00>
  405158:	b	404e84 <tigetstr@plt+0x2924>
  40515c:	umulh	x2, x19, x4
  405160:	sub	w0, w0, #0x1
  405164:	cbnz	x2, 405170 <tigetstr@plt+0x2c10>
  405168:	mul	x19, x19, x4
  40516c:	b	405074 <tigetstr@plt+0x2b14>
  405170:	mov	w23, #0xffffffde            	// #-34
  405174:	b	40507c <tigetstr@plt+0x2b1c>
  405178:	mul	x0, x0, x1
  40517c:	b	4050b4 <tigetstr@plt+0x2b54>
  405180:	mul	x0, x0, x3
  405184:	add	w1, w1, #0x1
  405188:	b	4050c4 <tigetstr@plt+0x2b64>
  40518c:	mov	w23, #0x0                   	// #0
  405190:	str	x19, [x20]
  405194:	mov	w0, w23
  405198:	ldp	x19, x20, [sp, #16]
  40519c:	ldp	x21, x22, [sp, #32]
  4051a0:	ldp	x23, x24, [sp, #48]
  4051a4:	ldp	x25, x26, [sp, #64]
  4051a8:	ldp	x27, x28, [sp, #80]
  4051ac:	ldp	x29, x30, [sp], #128
  4051b0:	ret
  4051b4:	mov	x2, #0x0                   	// #0
  4051b8:	b	404e60 <tigetstr@plt+0x2900>
  4051bc:	stp	x29, x30, [sp, #-48]!
  4051c0:	mov	x29, sp
  4051c4:	stp	x19, x20, [sp, #16]
  4051c8:	mov	x20, x1
  4051cc:	mov	x19, x0
  4051d0:	stp	x21, x22, [sp, #32]
  4051d4:	mov	x21, x0
  4051d8:	cbz	x19, 405234 <tigetstr@plt+0x2cd4>
  4051dc:	ldrsb	w22, [x19]
  4051e0:	cbnz	w22, 405210 <tigetstr@plt+0x2cb0>
  4051e4:	cbnz	x20, 405238 <tigetstr@plt+0x2cd8>
  4051e8:	cmp	x19, #0x0
  4051ec:	ccmp	x21, x19, #0x2, ne  // ne = any
  4051f0:	b.cs	4051fc <tigetstr@plt+0x2c9c>  // b.hs, b.nlast
  4051f4:	ldrsb	w0, [x19]
  4051f8:	cbz	w0, 40522c <tigetstr@plt+0x2ccc>
  4051fc:	mov	w0, #0x0                   	// #0
  405200:	ldp	x19, x20, [sp, #16]
  405204:	ldp	x21, x22, [sp, #32]
  405208:	ldp	x29, x30, [sp], #48
  40520c:	ret
  405210:	bl	402350 <__ctype_b_loc@plt>
  405214:	ubfiz	x22, x22, #1, #8
  405218:	ldr	x0, [x0]
  40521c:	ldrh	w0, [x0, x22]
  405220:	tbz	w0, #11, 4051e4 <tigetstr@plt+0x2c84>
  405224:	add	x19, x19, #0x1
  405228:	b	4051d8 <tigetstr@plt+0x2c78>
  40522c:	mov	w0, #0x1                   	// #1
  405230:	b	405200 <tigetstr@plt+0x2ca0>
  405234:	cbz	x20, 4051fc <tigetstr@plt+0x2c9c>
  405238:	str	x19, [x20]
  40523c:	b	4051e8 <tigetstr@plt+0x2c88>
  405240:	stp	x29, x30, [sp, #-48]!
  405244:	mov	x29, sp
  405248:	stp	x19, x20, [sp, #16]
  40524c:	mov	x20, x1
  405250:	mov	x19, x0
  405254:	stp	x21, x22, [sp, #32]
  405258:	mov	x21, x0
  40525c:	cbz	x19, 4052b8 <tigetstr@plt+0x2d58>
  405260:	ldrsb	w22, [x19]
  405264:	cbnz	w22, 405294 <tigetstr@plt+0x2d34>
  405268:	cbnz	x20, 4052bc <tigetstr@plt+0x2d5c>
  40526c:	cmp	x19, #0x0
  405270:	ccmp	x21, x19, #0x2, ne  // ne = any
  405274:	b.cs	405280 <tigetstr@plt+0x2d20>  // b.hs, b.nlast
  405278:	ldrsb	w0, [x19]
  40527c:	cbz	w0, 4052b0 <tigetstr@plt+0x2d50>
  405280:	mov	w0, #0x0                   	// #0
  405284:	ldp	x19, x20, [sp, #16]
  405288:	ldp	x21, x22, [sp, #32]
  40528c:	ldp	x29, x30, [sp], #48
  405290:	ret
  405294:	bl	402350 <__ctype_b_loc@plt>
  405298:	ubfiz	x22, x22, #1, #8
  40529c:	ldr	x0, [x0]
  4052a0:	ldrh	w0, [x0, x22]
  4052a4:	tbz	w0, #12, 405268 <tigetstr@plt+0x2d08>
  4052a8:	add	x19, x19, #0x1
  4052ac:	b	40525c <tigetstr@plt+0x2cfc>
  4052b0:	mov	w0, #0x1                   	// #1
  4052b4:	b	405284 <tigetstr@plt+0x2d24>
  4052b8:	cbz	x20, 405280 <tigetstr@plt+0x2d20>
  4052bc:	str	x19, [x20]
  4052c0:	b	40526c <tigetstr@plt+0x2d0c>
  4052c4:	stp	x29, x30, [sp, #-128]!
  4052c8:	mov	x29, sp
  4052cc:	stp	x19, x20, [sp, #16]
  4052d0:	mov	x19, x0
  4052d4:	add	x0, sp, #0x80
  4052d8:	mov	x20, x1
  4052dc:	stp	x21, x22, [sp, #32]
  4052e0:	add	x21, sp, #0x80
  4052e4:	stp	x0, x0, [sp, #48]
  4052e8:	add	x0, sp, #0x50
  4052ec:	str	x0, [sp, #64]
  4052f0:	mov	w0, #0xffffffd0            	// #-48
  4052f4:	str	w0, [sp, #72]
  4052f8:	str	wzr, [sp, #76]
  4052fc:	stp	x2, x3, [sp, #80]
  405300:	stp	x4, x5, [sp, #96]
  405304:	stp	x6, x7, [sp, #112]
  405308:	ldr	w1, [sp, #72]
  40530c:	ldr	x0, [sp, #48]
  405310:	tbnz	w1, #31, 405374 <tigetstr@plt+0x2e14>
  405314:	add	x1, x0, #0xf
  405318:	and	x1, x1, #0xfffffffffffffff8
  40531c:	str	x1, [sp, #48]
  405320:	ldr	x1, [x0]
  405324:	cbz	x1, 4053a4 <tigetstr@plt+0x2e44>
  405328:	ldr	w2, [sp, #72]
  40532c:	ldr	x0, [sp, #48]
  405330:	tbnz	w2, #31, 40538c <tigetstr@plt+0x2e2c>
  405334:	add	x2, x0, #0xf
  405338:	and	x2, x2, #0xfffffffffffffff8
  40533c:	str	x2, [sp, #48]
  405340:	ldr	x22, [x0]
  405344:	cbz	x22, 4053a4 <tigetstr@plt+0x2e44>
  405348:	mov	x0, x19
  40534c:	bl	402330 <strcmp@plt>
  405350:	cbz	w0, 4053c0 <tigetstr@plt+0x2e60>
  405354:	mov	x1, x22
  405358:	mov	x0, x19
  40535c:	bl	402330 <strcmp@plt>
  405360:	cbnz	w0, 405308 <tigetstr@plt+0x2da8>
  405364:	ldp	x19, x20, [sp, #16]
  405368:	ldp	x21, x22, [sp, #32]
  40536c:	ldp	x29, x30, [sp], #128
  405370:	ret
  405374:	add	w2, w1, #0x8
  405378:	str	w2, [sp, #72]
  40537c:	cmp	w2, #0x0
  405380:	b.gt	405314 <tigetstr@plt+0x2db4>
  405384:	add	x0, x21, w1, sxtw
  405388:	b	405320 <tigetstr@plt+0x2dc0>
  40538c:	add	w3, w2, #0x8
  405390:	str	w3, [sp, #72]
  405394:	cmp	w3, #0x0
  405398:	b.gt	405334 <tigetstr@plt+0x2dd4>
  40539c:	add	x0, x21, w2, sxtw
  4053a0:	b	405340 <tigetstr@plt+0x2de0>
  4053a4:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4053a8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4053ac:	mov	x3, x19
  4053b0:	mov	x2, x20
  4053b4:	ldr	w0, [x0, #1104]
  4053b8:	add	x1, x1, #0x3f
  4053bc:	bl	402470 <errx@plt>
  4053c0:	mov	w0, #0x1                   	// #1
  4053c4:	b	405364 <tigetstr@plt+0x2e04>
  4053c8:	add	x1, x0, x1
  4053cc:	sxtb	w2, w2
  4053d0:	cmp	x0, x1
  4053d4:	b.eq	4053e0 <tigetstr@plt+0x2e80>  // b.none
  4053d8:	ldrsb	w3, [x0]
  4053dc:	cbnz	w3, 4053e8 <tigetstr@plt+0x2e88>
  4053e0:	mov	x0, #0x0                   	// #0
  4053e4:	ret
  4053e8:	cmp	w2, w3
  4053ec:	b.eq	4053e4 <tigetstr@plt+0x2e84>  // b.none
  4053f0:	add	x0, x0, #0x1
  4053f4:	b	4053d0 <tigetstr@plt+0x2e70>
  4053f8:	stp	x29, x30, [sp, #-32]!
  4053fc:	mov	w2, #0xa                   	// #10
  405400:	mov	x29, sp
  405404:	stp	x19, x20, [sp, #16]
  405408:	mov	x20, x1
  40540c:	mov	x19, x0
  405410:	bl	404e18 <tigetstr@plt+0x28b8>
  405414:	mov	w1, #0xffff                	// #65535
  405418:	cmp	w0, w1
  40541c:	b.ls	40542c <tigetstr@plt+0x2ecc>  // b.plast
  405420:	mov	x1, x20
  405424:	mov	x0, x19
  405428:	bl	404ddc <tigetstr@plt+0x287c>
  40542c:	ldp	x19, x20, [sp, #16]
  405430:	ldp	x29, x30, [sp], #32
  405434:	ret
  405438:	stp	x29, x30, [sp, #-32]!
  40543c:	mov	w2, #0x10                  	// #16
  405440:	mov	x29, sp
  405444:	stp	x19, x20, [sp, #16]
  405448:	mov	x20, x1
  40544c:	mov	x19, x0
  405450:	bl	404e18 <tigetstr@plt+0x28b8>
  405454:	mov	w1, #0xffff                	// #65535
  405458:	cmp	w0, w1
  40545c:	b.ls	40546c <tigetstr@plt+0x2f0c>  // b.plast
  405460:	mov	x1, x20
  405464:	mov	x0, x19
  405468:	bl	404ddc <tigetstr@plt+0x287c>
  40546c:	ldp	x19, x20, [sp, #16]
  405470:	ldp	x29, x30, [sp], #32
  405474:	ret
  405478:	mov	w2, #0xa                   	// #10
  40547c:	b	404e18 <tigetstr@plt+0x28b8>
  405480:	mov	w2, #0x10                  	// #16
  405484:	b	404e18 <tigetstr@plt+0x28b8>
  405488:	stp	x29, x30, [sp, #-64]!
  40548c:	mov	x29, sp
  405490:	stp	x19, x20, [sp, #16]
  405494:	mov	x19, x0
  405498:	str	x21, [sp, #32]
  40549c:	mov	x21, x1
  4054a0:	str	xzr, [sp, #56]
  4054a4:	bl	4024d0 <__errno_location@plt>
  4054a8:	str	wzr, [x0]
  4054ac:	mov	x20, x0
  4054b0:	cbz	x19, 4054ec <tigetstr@plt+0x2f8c>
  4054b4:	ldrsb	w0, [x19]
  4054b8:	cbz	w0, 4054ec <tigetstr@plt+0x2f8c>
  4054bc:	add	x1, sp, #0x38
  4054c0:	mov	x0, x19
  4054c4:	mov	w2, #0xa                   	// #10
  4054c8:	bl	401fd0 <strtoimax@plt>
  4054cc:	ldr	w1, [x20]
  4054d0:	cbnz	w1, 4054ec <tigetstr@plt+0x2f8c>
  4054d4:	ldr	x1, [sp, #56]
  4054d8:	cmp	x1, x19
  4054dc:	b.eq	4054ec <tigetstr@plt+0x2f8c>  // b.none
  4054e0:	cbz	x1, 405518 <tigetstr@plt+0x2fb8>
  4054e4:	ldrsb	w1, [x1]
  4054e8:	cbz	w1, 405518 <tigetstr@plt+0x2fb8>
  4054ec:	ldr	w1, [x20]
  4054f0:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4054f4:	mov	x3, x19
  4054f8:	mov	x2, x21
  4054fc:	cmp	w1, #0x22
  405500:	ldr	w0, [x0, #1104]
  405504:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  405508:	add	x1, x1, #0x3f
  40550c:	b.ne	405514 <tigetstr@plt+0x2fb4>  // b.any
  405510:	bl	402520 <err@plt>
  405514:	bl	402470 <errx@plt>
  405518:	ldp	x19, x20, [sp, #16]
  40551c:	ldr	x21, [sp, #32]
  405520:	ldp	x29, x30, [sp], #64
  405524:	ret
  405528:	stp	x29, x30, [sp, #-32]!
  40552c:	mov	x29, sp
  405530:	stp	x19, x20, [sp, #16]
  405534:	mov	x19, x1
  405538:	mov	x20, x0
  40553c:	bl	405488 <tigetstr@plt+0x2f28>
  405540:	mov	x1, #0x80000000            	// #2147483648
  405544:	add	x1, x0, x1
  405548:	mov	x2, #0xffffffff            	// #4294967295
  40554c:	cmp	x1, x2
  405550:	b.ls	40557c <tigetstr@plt+0x301c>  // b.plast
  405554:	bl	4024d0 <__errno_location@plt>
  405558:	mov	w1, #0x22                  	// #34
  40555c:	str	w1, [x0]
  405560:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  405564:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  405568:	mov	x3, x20
  40556c:	mov	x2, x19
  405570:	ldr	w0, [x0, #1104]
  405574:	add	x1, x1, #0x3f
  405578:	bl	402520 <err@plt>
  40557c:	ldp	x19, x20, [sp, #16]
  405580:	ldp	x29, x30, [sp], #32
  405584:	ret
  405588:	stp	x29, x30, [sp, #-32]!
  40558c:	mov	x29, sp
  405590:	stp	x19, x20, [sp, #16]
  405594:	mov	x19, x1
  405598:	mov	x20, x0
  40559c:	bl	405528 <tigetstr@plt+0x2fc8>
  4055a0:	add	w2, w0, #0x8, lsl #12
  4055a4:	mov	w1, #0xffff                	// #65535
  4055a8:	cmp	w2, w1
  4055ac:	b.ls	4055d8 <tigetstr@plt+0x3078>  // b.plast
  4055b0:	bl	4024d0 <__errno_location@plt>
  4055b4:	mov	w1, #0x22                  	// #34
  4055b8:	str	w1, [x0]
  4055bc:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4055c0:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4055c4:	mov	x3, x20
  4055c8:	mov	x2, x19
  4055cc:	ldr	w0, [x0, #1104]
  4055d0:	add	x1, x1, #0x3f
  4055d4:	bl	402520 <err@plt>
  4055d8:	ldp	x19, x20, [sp, #16]
  4055dc:	ldp	x29, x30, [sp], #32
  4055e0:	ret
  4055e4:	mov	w2, #0xa                   	// #10
  4055e8:	b	404d38 <tigetstr@plt+0x27d8>
  4055ec:	mov	w2, #0x10                  	// #16
  4055f0:	b	404d38 <tigetstr@plt+0x27d8>
  4055f4:	stp	x29, x30, [sp, #-64]!
  4055f8:	mov	x29, sp
  4055fc:	stp	x19, x20, [sp, #16]
  405600:	mov	x19, x0
  405604:	str	x21, [sp, #32]
  405608:	mov	x21, x1
  40560c:	str	xzr, [sp, #56]
  405610:	bl	4024d0 <__errno_location@plt>
  405614:	str	wzr, [x0]
  405618:	mov	x20, x0
  40561c:	cbz	x19, 405654 <tigetstr@plt+0x30f4>
  405620:	ldrsb	w0, [x19]
  405624:	cbz	w0, 405654 <tigetstr@plt+0x30f4>
  405628:	mov	x0, x19
  40562c:	add	x1, sp, #0x38
  405630:	bl	402000 <strtod@plt>
  405634:	ldr	w0, [x20]
  405638:	cbnz	w0, 405654 <tigetstr@plt+0x30f4>
  40563c:	ldr	x0, [sp, #56]
  405640:	cmp	x0, x19
  405644:	b.eq	405654 <tigetstr@plt+0x30f4>  // b.none
  405648:	cbz	x0, 405680 <tigetstr@plt+0x3120>
  40564c:	ldrsb	w0, [x0]
  405650:	cbz	w0, 405680 <tigetstr@plt+0x3120>
  405654:	ldr	w1, [x20]
  405658:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  40565c:	mov	x3, x19
  405660:	mov	x2, x21
  405664:	cmp	w1, #0x22
  405668:	ldr	w0, [x0, #1104]
  40566c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  405670:	add	x1, x1, #0x3f
  405674:	b.ne	40567c <tigetstr@plt+0x311c>  // b.any
  405678:	bl	402520 <err@plt>
  40567c:	bl	402470 <errx@plt>
  405680:	ldp	x19, x20, [sp, #16]
  405684:	ldr	x21, [sp, #32]
  405688:	ldp	x29, x30, [sp], #64
  40568c:	ret
  405690:	stp	x29, x30, [sp, #-64]!
  405694:	mov	x29, sp
  405698:	stp	x19, x20, [sp, #16]
  40569c:	mov	x19, x0
  4056a0:	str	x21, [sp, #32]
  4056a4:	mov	x21, x1
  4056a8:	str	xzr, [sp, #56]
  4056ac:	bl	4024d0 <__errno_location@plt>
  4056b0:	str	wzr, [x0]
  4056b4:	mov	x20, x0
  4056b8:	cbz	x19, 4056f4 <tigetstr@plt+0x3194>
  4056bc:	ldrsb	w0, [x19]
  4056c0:	cbz	w0, 4056f4 <tigetstr@plt+0x3194>
  4056c4:	add	x1, sp, #0x38
  4056c8:	mov	x0, x19
  4056cc:	mov	w2, #0xa                   	// #10
  4056d0:	bl	402360 <strtol@plt>
  4056d4:	ldr	w1, [x20]
  4056d8:	cbnz	w1, 4056f4 <tigetstr@plt+0x3194>
  4056dc:	ldr	x1, [sp, #56]
  4056e0:	cmp	x1, x19
  4056e4:	b.eq	4056f4 <tigetstr@plt+0x3194>  // b.none
  4056e8:	cbz	x1, 405720 <tigetstr@plt+0x31c0>
  4056ec:	ldrsb	w1, [x1]
  4056f0:	cbz	w1, 405720 <tigetstr@plt+0x31c0>
  4056f4:	ldr	w1, [x20]
  4056f8:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  4056fc:	mov	x3, x19
  405700:	mov	x2, x21
  405704:	cmp	w1, #0x22
  405708:	ldr	w0, [x0, #1104]
  40570c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  405710:	add	x1, x1, #0x3f
  405714:	b.ne	40571c <tigetstr@plt+0x31bc>  // b.any
  405718:	bl	402520 <err@plt>
  40571c:	bl	402470 <errx@plt>
  405720:	ldp	x19, x20, [sp, #16]
  405724:	ldr	x21, [sp, #32]
  405728:	ldp	x29, x30, [sp], #64
  40572c:	ret
  405730:	stp	x29, x30, [sp, #-64]!
  405734:	mov	x29, sp
  405738:	stp	x19, x20, [sp, #16]
  40573c:	mov	x19, x0
  405740:	str	x21, [sp, #32]
  405744:	mov	x21, x1
  405748:	str	xzr, [sp, #56]
  40574c:	bl	4024d0 <__errno_location@plt>
  405750:	str	wzr, [x0]
  405754:	mov	x20, x0
  405758:	cbz	x19, 405794 <tigetstr@plt+0x3234>
  40575c:	ldrsb	w0, [x19]
  405760:	cbz	w0, 405794 <tigetstr@plt+0x3234>
  405764:	add	x1, sp, #0x38
  405768:	mov	x0, x19
  40576c:	mov	w2, #0xa                   	// #10
  405770:	bl	401f60 <strtoul@plt>
  405774:	ldr	w1, [x20]
  405778:	cbnz	w1, 405794 <tigetstr@plt+0x3234>
  40577c:	ldr	x1, [sp, #56]
  405780:	cmp	x1, x19
  405784:	b.eq	405794 <tigetstr@plt+0x3234>  // b.none
  405788:	cbz	x1, 4057c0 <tigetstr@plt+0x3260>
  40578c:	ldrsb	w1, [x1]
  405790:	cbz	w1, 4057c0 <tigetstr@plt+0x3260>
  405794:	ldr	w1, [x20]
  405798:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  40579c:	mov	x3, x19
  4057a0:	mov	x2, x21
  4057a4:	cmp	w1, #0x22
  4057a8:	ldr	w0, [x0, #1104]
  4057ac:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4057b0:	add	x1, x1, #0x3f
  4057b4:	b.ne	4057bc <tigetstr@plt+0x325c>  // b.any
  4057b8:	bl	402520 <err@plt>
  4057bc:	bl	402470 <errx@plt>
  4057c0:	ldp	x19, x20, [sp, #16]
  4057c4:	ldr	x21, [sp, #32]
  4057c8:	ldp	x29, x30, [sp], #64
  4057cc:	ret
  4057d0:	stp	x29, x30, [sp, #-48]!
  4057d4:	mov	x29, sp
  4057d8:	stp	x19, x20, [sp, #16]
  4057dc:	mov	x19, x1
  4057e0:	mov	x20, x0
  4057e4:	add	x1, sp, #0x28
  4057e8:	bl	4051b4 <tigetstr@plt+0x2c54>
  4057ec:	cbnz	w0, 405800 <tigetstr@plt+0x32a0>
  4057f0:	ldp	x19, x20, [sp, #16]
  4057f4:	ldr	x0, [sp, #40]
  4057f8:	ldp	x29, x30, [sp], #48
  4057fc:	ret
  405800:	bl	4024d0 <__errno_location@plt>
  405804:	mov	x1, x0
  405808:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  40580c:	mov	x3, x20
  405810:	ldr	w2, [x1]
  405814:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  405818:	ldr	w0, [x0, #1104]
  40581c:	cbz	w2, 40582c <tigetstr@plt+0x32cc>
  405820:	mov	x2, x19
  405824:	add	x1, x1, #0x3f
  405828:	bl	402520 <err@plt>
  40582c:	mov	x2, x19
  405830:	add	x1, x1, #0x3f
  405834:	bl	402470 <errx@plt>
  405838:	stp	x29, x30, [sp, #-32]!
  40583c:	mov	x29, sp
  405840:	str	x19, [sp, #16]
  405844:	mov	x19, x1
  405848:	mov	x1, x2
  40584c:	bl	4055f4 <tigetstr@plt+0x3094>
  405850:	fcvtzs	d1, d0
  405854:	mov	x0, #0x848000000000        	// #145685290680320
  405858:	movk	x0, #0x412e, lsl #48
  40585c:	str	d1, [x19]
  405860:	scvtf	d1, d1
  405864:	fsub	d0, d0, d1
  405868:	fmov	d1, x0
  40586c:	fmul	d0, d0, d1
  405870:	fcvtzs	d0, d0
  405874:	str	d0, [x19, #8]
  405878:	ldr	x19, [sp, #16]
  40587c:	ldp	x29, x30, [sp], #32
  405880:	ret
  405884:	mov	w3, w0
  405888:	mov	x0, x1
  40588c:	and	w1, w3, #0xf000
  405890:	cmp	w1, #0x4, lsl #12
  405894:	b.ne	4059c4 <tigetstr@plt+0x3464>  // b.any
  405898:	mov	w1, #0x64                  	// #100
  40589c:	mov	w2, #0x1                   	// #1
  4058a0:	strb	w1, [x0]
  4058a4:	and	x4, x2, #0xffff
  4058a8:	add	w5, w2, #0x1
  4058ac:	and	x5, x5, #0x3
  4058b0:	tst	x3, #0x100
  4058b4:	mov	w6, #0x2d                  	// #45
  4058b8:	mov	w1, #0x72                  	// #114
  4058bc:	csel	w1, w1, w6, ne  // ne = any
  4058c0:	tst	x3, #0x80
  4058c4:	strb	w1, [x0, x4]
  4058c8:	mov	w1, #0x77                  	// #119
  4058cc:	csel	w1, w1, w6, ne  // ne = any
  4058d0:	strb	w1, [x0, x5]
  4058d4:	add	w4, w2, #0x2
  4058d8:	and	w1, w3, #0x40
  4058dc:	and	w4, w4, #0xffff
  4058e0:	tbz	w3, #11, 405a2c <tigetstr@plt+0x34cc>
  4058e4:	cmp	w1, #0x0
  4058e8:	mov	w5, #0x53                  	// #83
  4058ec:	mov	w1, #0x73                  	// #115
  4058f0:	csel	w1, w1, w5, ne  // ne = any
  4058f4:	and	x4, x4, #0xffff
  4058f8:	add	w5, w2, #0x3
  4058fc:	and	x5, x5, #0x7
  405900:	tst	x3, #0x20
  405904:	mov	w6, #0x2d                  	// #45
  405908:	strb	w1, [x0, x4]
  40590c:	add	w4, w2, #0x4
  405910:	and	x4, x4, #0xf
  405914:	mov	w1, #0x72                  	// #114
  405918:	csel	w1, w1, w6, ne  // ne = any
  40591c:	tst	x3, #0x10
  405920:	strb	w1, [x0, x5]
  405924:	mov	w1, #0x77                  	// #119
  405928:	csel	w1, w1, w6, ne  // ne = any
  40592c:	strb	w1, [x0, x4]
  405930:	add	w5, w2, #0x5
  405934:	and	w1, w3, #0x8
  405938:	and	w5, w5, #0xffff
  40593c:	tbz	w3, #10, 405a3c <tigetstr@plt+0x34dc>
  405940:	cmp	w1, #0x0
  405944:	mov	w4, #0x53                  	// #83
  405948:	mov	w1, #0x73                  	// #115
  40594c:	csel	w1, w1, w4, ne  // ne = any
  405950:	and	x5, x5, #0xffff
  405954:	add	w4, w2, #0x6
  405958:	and	x4, x4, #0xf
  40595c:	tst	x3, #0x4
  405960:	mov	w6, #0x2d                  	// #45
  405964:	strb	w1, [x0, x5]
  405968:	add	w5, w2, #0x7
  40596c:	and	x5, x5, #0xf
  405970:	mov	w1, #0x72                  	// #114
  405974:	csel	w1, w1, w6, ne  // ne = any
  405978:	tst	x3, #0x2
  40597c:	strb	w1, [x0, x4]
  405980:	mov	w1, #0x77                  	// #119
  405984:	csel	w1, w1, w6, ne  // ne = any
  405988:	strb	w1, [x0, x5]
  40598c:	add	w4, w2, #0x8
  405990:	and	w1, w3, #0x1
  405994:	and	w4, w4, #0xffff
  405998:	tbz	w3, #9, 405a4c <tigetstr@plt+0x34ec>
  40599c:	cmp	w1, #0x0
  4059a0:	mov	w3, #0x54                  	// #84
  4059a4:	mov	w1, #0x74                  	// #116
  4059a8:	csel	w1, w1, w3, ne  // ne = any
  4059ac:	and	x3, x4, #0xffff
  4059b0:	add	w2, w2, #0x9
  4059b4:	and	x2, x2, #0xffff
  4059b8:	strb	w1, [x0, x3]
  4059bc:	strb	wzr, [x0, x2]
  4059c0:	ret
  4059c4:	cmp	w1, #0xa, lsl #12
  4059c8:	b.ne	4059d4 <tigetstr@plt+0x3474>  // b.any
  4059cc:	mov	w1, #0x6c                  	// #108
  4059d0:	b	40589c <tigetstr@plt+0x333c>
  4059d4:	cmp	w1, #0x2, lsl #12
  4059d8:	b.ne	4059e4 <tigetstr@plt+0x3484>  // b.any
  4059dc:	mov	w1, #0x63                  	// #99
  4059e0:	b	40589c <tigetstr@plt+0x333c>
  4059e4:	cmp	w1, #0x6, lsl #12
  4059e8:	b.ne	4059f4 <tigetstr@plt+0x3494>  // b.any
  4059ec:	mov	w1, #0x62                  	// #98
  4059f0:	b	40589c <tigetstr@plt+0x333c>
  4059f4:	cmp	w1, #0xc, lsl #12
  4059f8:	b.ne	405a04 <tigetstr@plt+0x34a4>  // b.any
  4059fc:	mov	w1, #0x73                  	// #115
  405a00:	b	40589c <tigetstr@plt+0x333c>
  405a04:	cmp	w1, #0x1, lsl #12
  405a08:	b.ne	405a14 <tigetstr@plt+0x34b4>  // b.any
  405a0c:	mov	w1, #0x70                  	// #112
  405a10:	b	40589c <tigetstr@plt+0x333c>
  405a14:	cmp	w1, #0x8, lsl #12
  405a18:	b.ne	405a24 <tigetstr@plt+0x34c4>  // b.any
  405a1c:	mov	w1, #0x2d                  	// #45
  405a20:	b	40589c <tigetstr@plt+0x333c>
  405a24:	mov	w2, #0x0                   	// #0
  405a28:	b	4058a4 <tigetstr@plt+0x3344>
  405a2c:	cmp	w1, #0x0
  405a30:	mov	w1, #0x78                  	// #120
  405a34:	csel	w1, w1, w6, ne  // ne = any
  405a38:	b	4058f4 <tigetstr@plt+0x3394>
  405a3c:	cmp	w1, #0x0
  405a40:	mov	w1, #0x78                  	// #120
  405a44:	csel	w1, w1, w6, ne  // ne = any
  405a48:	b	405950 <tigetstr@plt+0x33f0>
  405a4c:	cmp	w1, #0x0
  405a50:	mov	w1, #0x78                  	// #120
  405a54:	csel	w1, w1, w6, ne  // ne = any
  405a58:	b	4059ac <tigetstr@plt+0x344c>
  405a5c:	stp	x29, x30, [sp, #-96]!
  405a60:	mov	x29, sp
  405a64:	stp	x19, x20, [sp, #16]
  405a68:	stp	x21, x22, [sp, #32]
  405a6c:	add	x21, sp, #0x38
  405a70:	tbz	w0, #1, 405b84 <tigetstr@plt+0x3624>
  405a74:	add	x4, x21, #0x1
  405a78:	mov	w2, #0x20                  	// #32
  405a7c:	strb	w2, [sp, #56]
  405a80:	mov	w2, #0xa                   	// #10
  405a84:	mov	x3, #0x1                   	// #1
  405a88:	lsl	x5, x3, x2
  405a8c:	cmp	x1, x5
  405a90:	b.cc	405aa0 <tigetstr@plt+0x3540>  // b.lo, b.ul, b.last
  405a94:	add	w2, w2, #0xa
  405a98:	cmp	w2, #0x46
  405a9c:	b.ne	405a88 <tigetstr@plt+0x3528>  // b.any
  405aa0:	subs	w5, w2, #0xa
  405aa4:	b.eq	405b8c <tigetstr@plt+0x362c>  // b.none
  405aa8:	mov	w3, #0xa                   	// #10
  405aac:	udiv	w3, w5, w3
  405ab0:	sxtw	x3, w3
  405ab4:	adrp	x6, 409000 <tigetstr@plt+0x6aa0>
  405ab8:	add	x6, x6, #0x5a
  405abc:	ldrsb	w6, [x3, x6]
  405ac0:	cbz	w5, 405b94 <tigetstr@plt+0x3634>
  405ac4:	mov	x19, #0xffffffffffffffff    	// #-1
  405ac8:	lsr	x20, x1, x5
  405acc:	lsl	x19, x19, x5
  405ad0:	bic	x1, x1, x19
  405ad4:	mov	x3, x4
  405ad8:	strb	w6, [x3], #1
  405adc:	tbz	w0, #0, 405af4 <tigetstr@plt+0x3594>
  405ae0:	cmp	w6, #0x42
  405ae4:	b.eq	405af4 <tigetstr@plt+0x3594>  // b.none
  405ae8:	add	x3, x4, #0x3
  405aec:	mov	w5, #0x4269                	// #17001
  405af0:	sturh	w5, [x4, #1]
  405af4:	strb	wzr, [x3]
  405af8:	add	x22, sp, #0x40
  405afc:	cbz	x1, 405bb8 <tigetstr@plt+0x3658>
  405b00:	sub	w2, w2, #0x14
  405b04:	lsr	x1, x1, x2
  405b08:	tbz	w0, #2, 405ba0 <tigetstr@plt+0x3640>
  405b0c:	add	x1, x1, #0x5
  405b10:	mov	x0, #0xa                   	// #10
  405b14:	udiv	x19, x1, x0
  405b18:	udiv	x1, x19, x0
  405b1c:	msub	x0, x1, x0, x19
  405b20:	cmp	x0, #0x0
  405b24:	csel	x19, x19, x1, ne  // ne = any
  405b28:	cbz	x19, 405bb8 <tigetstr@plt+0x3658>
  405b2c:	bl	4020f0 <localeconv@plt>
  405b30:	cbz	x0, 405b44 <tigetstr@plt+0x35e4>
  405b34:	ldr	x4, [x0]
  405b38:	cbz	x4, 405b44 <tigetstr@plt+0x35e4>
  405b3c:	ldrsb	w1, [x4]
  405b40:	cbnz	w1, 405b4c <tigetstr@plt+0x35ec>
  405b44:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  405b48:	add	x4, x0, #0x194
  405b4c:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  405b50:	mov	x6, x21
  405b54:	mov	x5, x19
  405b58:	mov	w3, w20
  405b5c:	add	x2, x2, #0x62
  405b60:	mov	x0, x22
  405b64:	mov	x1, #0x20                  	// #32
  405b68:	bl	4020e0 <snprintf@plt>
  405b6c:	mov	x0, x22
  405b70:	bl	402260 <strdup@plt>
  405b74:	ldp	x19, x20, [sp, #16]
  405b78:	ldp	x21, x22, [sp, #32]
  405b7c:	ldp	x29, x30, [sp], #96
  405b80:	ret
  405b84:	mov	x4, x21
  405b88:	b	405a80 <tigetstr@plt+0x3520>
  405b8c:	mov	x3, #0x0                   	// #0
  405b90:	b	405ab4 <tigetstr@plt+0x3554>
  405b94:	mov	w20, w1
  405b98:	mov	x1, #0x0                   	// #0
  405b9c:	b	405ad4 <tigetstr@plt+0x3574>
  405ba0:	add	x1, x1, #0x32
  405ba4:	mov	x19, #0x64                  	// #100
  405ba8:	udiv	x19, x1, x19
  405bac:	cmp	x19, #0xa
  405bb0:	b.ne	405b28 <tigetstr@plt+0x35c8>  // b.any
  405bb4:	add	w20, w20, #0x1
  405bb8:	mov	x4, x21
  405bbc:	mov	w3, w20
  405bc0:	mov	x0, x22
  405bc4:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  405bc8:	mov	x1, #0x20                  	// #32
  405bcc:	add	x2, x2, #0x6c
  405bd0:	bl	4020e0 <snprintf@plt>
  405bd4:	b	405b6c <tigetstr@plt+0x360c>
  405bd8:	cbnz	x0, 405bfc <tigetstr@plt+0x369c>
  405bdc:	mov	w0, #0xffffffff            	// #-1
  405be0:	ret
  405be4:	mov	w0, #0xffffffff            	// #-1
  405be8:	ldp	x19, x20, [sp, #16]
  405bec:	ldp	x21, x22, [sp, #32]
  405bf0:	ldp	x23, x24, [sp, #48]
  405bf4:	ldp	x29, x30, [sp], #64
  405bf8:	ret
  405bfc:	stp	x29, x30, [sp, #-64]!
  405c00:	mov	x29, sp
  405c04:	stp	x19, x20, [sp, #16]
  405c08:	mov	x19, x0
  405c0c:	stp	x21, x22, [sp, #32]
  405c10:	stp	x23, x24, [sp, #48]
  405c14:	ldrsb	w0, [x0]
  405c18:	cbz	w0, 405be4 <tigetstr@plt+0x3684>
  405c1c:	cmp	x1, #0x0
  405c20:	mov	x22, x1
  405c24:	mov	x23, x2
  405c28:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405c2c:	b.eq	405be4 <tigetstr@plt+0x3684>  // b.none
  405c30:	mov	x24, x3
  405c34:	cbz	x3, 405be4 <tigetstr@plt+0x3684>
  405c38:	mov	x0, #0x0                   	// #0
  405c3c:	mov	x20, #0x0                   	// #0
  405c40:	ldrsb	w1, [x19]
  405c44:	cbnz	w1, 405c50 <tigetstr@plt+0x36f0>
  405c48:	mov	x0, x20
  405c4c:	b	405be8 <tigetstr@plt+0x3688>
  405c50:	cmp	x23, x20
  405c54:	b.ls	405cb8 <tigetstr@plt+0x3758>  // b.plast
  405c58:	cmp	x0, #0x0
  405c5c:	csel	x0, x0, x19, ne  // ne = any
  405c60:	cmp	w1, #0x2c
  405c64:	ldrsb	w1, [x19, #1]
  405c68:	csel	x21, x19, xzr, eq  // eq = none
  405c6c:	cbnz	w1, 405cac <tigetstr@plt+0x374c>
  405c70:	add	x21, x19, #0x1
  405c74:	cmp	x0, x21
  405c78:	b.cs	405be4 <tigetstr@plt+0x3684>  // b.hs, b.nlast
  405c7c:	sub	x1, x21, x0
  405c80:	blr	x24
  405c84:	mov	w1, w0
  405c88:	cmn	w0, #0x1
  405c8c:	b.eq	405be4 <tigetstr@plt+0x3684>  // b.none
  405c90:	str	w1, [x22, x20, lsl #2]
  405c94:	add	x0, x20, #0x1
  405c98:	ldrsb	w1, [x21]
  405c9c:	cbz	w1, 405be8 <tigetstr@plt+0x3688>
  405ca0:	mov	x20, x0
  405ca4:	mov	x0, #0x0                   	// #0
  405ca8:	b	405cb0 <tigetstr@plt+0x3750>
  405cac:	cbnz	x21, 405c74 <tigetstr@plt+0x3714>
  405cb0:	add	x19, x19, #0x1
  405cb4:	b	405c40 <tigetstr@plt+0x36e0>
  405cb8:	mov	w0, #0xfffffffe            	// #-2
  405cbc:	b	405be8 <tigetstr@plt+0x3688>
  405cc0:	cbz	x0, 405d34 <tigetstr@plt+0x37d4>
  405cc4:	stp	x29, x30, [sp, #-32]!
  405cc8:	mov	x29, sp
  405ccc:	str	x19, [sp, #16]
  405cd0:	mov	x19, x3
  405cd4:	mov	x3, x4
  405cd8:	ldrsb	w4, [x0]
  405cdc:	cbz	w4, 405d3c <tigetstr@plt+0x37dc>
  405ce0:	cbz	x19, 405d3c <tigetstr@plt+0x37dc>
  405ce4:	ldr	x5, [x19]
  405ce8:	cmp	x5, x2
  405cec:	b.hi	405d3c <tigetstr@plt+0x37dc>  // b.pmore
  405cf0:	cmp	w4, #0x2b
  405cf4:	b.ne	405d2c <tigetstr@plt+0x37cc>  // b.any
  405cf8:	add	x0, x0, #0x1
  405cfc:	ldr	x4, [x19]
  405d00:	sub	x2, x2, x4
  405d04:	add	x1, x1, x4, lsl #2
  405d08:	bl	405bd8 <tigetstr@plt+0x3678>
  405d0c:	cmp	w0, #0x0
  405d10:	b.le	405d20 <tigetstr@plt+0x37c0>
  405d14:	ldr	x1, [x19]
  405d18:	add	x1, x1, w0, sxtw
  405d1c:	str	x1, [x19]
  405d20:	ldr	x19, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #32
  405d28:	ret
  405d2c:	str	xzr, [x19]
  405d30:	b	405cfc <tigetstr@plt+0x379c>
  405d34:	mov	w0, #0xffffffff            	// #-1
  405d38:	ret
  405d3c:	mov	w0, #0xffffffff            	// #-1
  405d40:	b	405d20 <tigetstr@plt+0x37c0>
  405d44:	cmp	x0, #0x0
  405d48:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405d4c:	b.eq	405e04 <tigetstr@plt+0x38a4>  // b.none
  405d50:	stp	x29, x30, [sp, #-64]!
  405d54:	mov	x29, sp
  405d58:	stp	x19, x20, [sp, #16]
  405d5c:	mov	x20, x1
  405d60:	stp	x21, x22, [sp, #32]
  405d64:	str	x23, [sp, #48]
  405d68:	cbz	x1, 405e0c <tigetstr@plt+0x38ac>
  405d6c:	mov	x22, x2
  405d70:	mov	x19, x0
  405d74:	mov	w23, #0x1                   	// #1
  405d78:	mov	x0, #0x0                   	// #0
  405d7c:	ldrsb	w1, [x19]
  405d80:	cbz	w1, 405dd8 <tigetstr@plt+0x3878>
  405d84:	cmp	x0, #0x0
  405d88:	csel	x0, x0, x19, ne  // ne = any
  405d8c:	cmp	w1, #0x2c
  405d90:	ldrsb	w1, [x19, #1]
  405d94:	csel	x21, x19, xzr, eq  // eq = none
  405d98:	cbnz	w1, 405df0 <tigetstr@plt+0x3890>
  405d9c:	add	x21, x19, #0x1
  405da0:	cmp	x0, x21
  405da4:	b.cs	405e14 <tigetstr@plt+0x38b4>  // b.hs, b.nlast
  405da8:	sub	x1, x21, x0
  405dac:	blr	x22
  405db0:	tbnz	w0, #31, 405ddc <tigetstr@plt+0x387c>
  405db4:	asr	w1, w0, #3
  405db8:	and	w3, w0, #0x7
  405dbc:	sxtw	x1, w1
  405dc0:	lsl	w3, w23, w3
  405dc4:	ldrb	w0, [x20, x1]
  405dc8:	orr	w3, w3, w0
  405dcc:	strb	w3, [x20, x1]
  405dd0:	ldrsb	w0, [x21]
  405dd4:	cbnz	w0, 405dfc <tigetstr@plt+0x389c>
  405dd8:	mov	w0, #0x0                   	// #0
  405ddc:	ldp	x19, x20, [sp, #16]
  405de0:	ldp	x21, x22, [sp, #32]
  405de4:	ldr	x23, [sp, #48]
  405de8:	ldp	x29, x30, [sp], #64
  405dec:	ret
  405df0:	cbnz	x21, 405da0 <tigetstr@plt+0x3840>
  405df4:	add	x19, x19, #0x1
  405df8:	b	405d7c <tigetstr@plt+0x381c>
  405dfc:	mov	x0, #0x0                   	// #0
  405e00:	b	405df4 <tigetstr@plt+0x3894>
  405e04:	mov	w0, #0xffffffea            	// #-22
  405e08:	ret
  405e0c:	mov	w0, #0xffffffea            	// #-22
  405e10:	b	405ddc <tigetstr@plt+0x387c>
  405e14:	mov	w0, #0xffffffff            	// #-1
  405e18:	b	405ddc <tigetstr@plt+0x387c>
  405e1c:	cmp	x0, #0x0
  405e20:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405e24:	b.eq	405ec0 <tigetstr@plt+0x3960>  // b.none
  405e28:	stp	x29, x30, [sp, #-48]!
  405e2c:	mov	x29, sp
  405e30:	stp	x19, x20, [sp, #16]
  405e34:	mov	x20, x1
  405e38:	stp	x21, x22, [sp, #32]
  405e3c:	cbz	x1, 405ec8 <tigetstr@plt+0x3968>
  405e40:	mov	x22, x2
  405e44:	mov	x19, x0
  405e48:	mov	x0, #0x0                   	// #0
  405e4c:	ldrsb	w1, [x19]
  405e50:	cbz	w1, 405e98 <tigetstr@plt+0x3938>
  405e54:	cmp	x0, #0x0
  405e58:	csel	x0, x0, x19, ne  // ne = any
  405e5c:	cmp	w1, #0x2c
  405e60:	ldrsb	w1, [x19, #1]
  405e64:	csel	x21, x19, xzr, eq  // eq = none
  405e68:	cbnz	w1, 405eac <tigetstr@plt+0x394c>
  405e6c:	add	x21, x19, #0x1
  405e70:	cmp	x0, x21
  405e74:	b.cs	405ed0 <tigetstr@plt+0x3970>  // b.hs, b.nlast
  405e78:	sub	x1, x21, x0
  405e7c:	blr	x22
  405e80:	tbnz	x0, #63, 405e9c <tigetstr@plt+0x393c>
  405e84:	ldr	x1, [x20]
  405e88:	orr	x0, x1, x0
  405e8c:	str	x0, [x20]
  405e90:	ldrsb	w0, [x21]
  405e94:	cbnz	w0, 405eb8 <tigetstr@plt+0x3958>
  405e98:	mov	w0, #0x0                   	// #0
  405e9c:	ldp	x19, x20, [sp, #16]
  405ea0:	ldp	x21, x22, [sp, #32]
  405ea4:	ldp	x29, x30, [sp], #48
  405ea8:	ret
  405eac:	cbnz	x21, 405e70 <tigetstr@plt+0x3910>
  405eb0:	add	x19, x19, #0x1
  405eb4:	b	405e4c <tigetstr@plt+0x38ec>
  405eb8:	mov	x0, #0x0                   	// #0
  405ebc:	b	405eb0 <tigetstr@plt+0x3950>
  405ec0:	mov	w0, #0xffffffea            	// #-22
  405ec4:	ret
  405ec8:	mov	w0, #0xffffffea            	// #-22
  405ecc:	b	405e9c <tigetstr@plt+0x393c>
  405ed0:	mov	w0, #0xffffffff            	// #-1
  405ed4:	b	405e9c <tigetstr@plt+0x393c>
  405ed8:	stp	x29, x30, [sp, #-80]!
  405edc:	mov	x29, sp
  405ee0:	stp	x19, x20, [sp, #16]
  405ee4:	stp	x21, x22, [sp, #32]
  405ee8:	stp	x23, x24, [sp, #48]
  405eec:	str	xzr, [sp, #72]
  405ef0:	cbnz	x0, 405f0c <tigetstr@plt+0x39ac>
  405ef4:	mov	w0, #0x0                   	// #0
  405ef8:	ldp	x19, x20, [sp, #16]
  405efc:	ldp	x21, x22, [sp, #32]
  405f00:	ldp	x23, x24, [sp, #48]
  405f04:	ldp	x29, x30, [sp], #80
  405f08:	ret
  405f0c:	str	w3, [x1]
  405f10:	mov	x19, x0
  405f14:	str	w3, [x2]
  405f18:	mov	x23, x1
  405f1c:	mov	x21, x2
  405f20:	mov	w22, w3
  405f24:	bl	4024d0 <__errno_location@plt>
  405f28:	str	wzr, [x0]
  405f2c:	mov	x20, x0
  405f30:	add	x24, sp, #0x48
  405f34:	ldrsb	w0, [x19]
  405f38:	cmp	w0, #0x3a
  405f3c:	b.ne	405f80 <tigetstr@plt+0x3a20>  // b.any
  405f40:	add	x19, x19, #0x1
  405f44:	mov	x1, x24
  405f48:	mov	x0, x19
  405f4c:	mov	w2, #0xa                   	// #10
  405f50:	bl	402360 <strtol@plt>
  405f54:	str	w0, [x21]
  405f58:	ldr	w0, [x20]
  405f5c:	cbnz	w0, 405f78 <tigetstr@plt+0x3a18>
  405f60:	ldr	x0, [sp, #72]
  405f64:	cbz	x0, 405f78 <tigetstr@plt+0x3a18>
  405f68:	ldrsb	w1, [x0]
  405f6c:	cbnz	w1, 405f78 <tigetstr@plt+0x3a18>
  405f70:	cmp	x0, x19
  405f74:	b.ne	405ef4 <tigetstr@plt+0x3994>  // b.any
  405f78:	mov	w0, #0xffffffff            	// #-1
  405f7c:	b	405ef8 <tigetstr@plt+0x3998>
  405f80:	mov	x1, x24
  405f84:	mov	x0, x19
  405f88:	mov	w2, #0xa                   	// #10
  405f8c:	bl	402360 <strtol@plt>
  405f90:	str	w0, [x23]
  405f94:	str	w0, [x21]
  405f98:	ldr	w0, [x20]
  405f9c:	cbnz	w0, 405f78 <tigetstr@plt+0x3a18>
  405fa0:	ldr	x4, [sp, #72]
  405fa4:	cbz	x4, 405f78 <tigetstr@plt+0x3a18>
  405fa8:	cmp	x4, x19
  405fac:	b.eq	405f78 <tigetstr@plt+0x3a18>  // b.none
  405fb0:	ldrsb	w1, [x4]
  405fb4:	cmp	w1, #0x3a
  405fb8:	b.ne	405fcc <tigetstr@plt+0x3a6c>  // b.any
  405fbc:	ldrsb	w1, [x4, #1]
  405fc0:	cbnz	w1, 405fd4 <tigetstr@plt+0x3a74>
  405fc4:	str	w22, [x21]
  405fc8:	b	405ef8 <tigetstr@plt+0x3998>
  405fcc:	cmp	w1, #0x2d
  405fd0:	b.ne	405ef4 <tigetstr@plt+0x3994>  // b.any
  405fd4:	add	x19, x4, #0x1
  405fd8:	str	wzr, [x20]
  405fdc:	str	xzr, [sp, #72]
  405fe0:	b	405f44 <tigetstr@plt+0x39e4>
  405fe4:	stp	x29, x30, [sp, #-80]!
  405fe8:	mov	x29, sp
  405fec:	stp	x19, x20, [sp, #16]
  405ff0:	mov	x19, x1
  405ff4:	stp	x21, x22, [sp, #32]
  405ff8:	add	x22, sp, #0x40
  405ffc:	str	x23, [sp, #48]
  406000:	add	x23, sp, #0x48
  406004:	cmp	x0, #0x0
  406008:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  40600c:	b.ne	406018 <tigetstr@plt+0x3ab8>  // b.any
  406010:	mov	w0, #0x0                   	// #0
  406014:	b	4060a0 <tigetstr@plt+0x3b40>
  406018:	mov	x1, x22
  40601c:	bl	404c58 <tigetstr@plt+0x26f8>
  406020:	mov	x1, x23
  406024:	mov	x20, x0
  406028:	mov	x0, x19
  40602c:	bl	404c58 <tigetstr@plt+0x26f8>
  406030:	mov	x19, x0
  406034:	ldp	x21, x0, [sp, #64]
  406038:	adds	x1, x21, x0
  40603c:	b.eq	40609c <tigetstr@plt+0x3b3c>  // b.none
  406040:	cmp	x1, #0x1
  406044:	b.ne	406068 <tigetstr@plt+0x3b08>  // b.any
  406048:	cbz	x20, 406058 <tigetstr@plt+0x3af8>
  40604c:	ldrsb	w1, [x20]
  406050:	cmp	w1, #0x2f
  406054:	b.eq	40609c <tigetstr@plt+0x3b3c>  // b.none
  406058:	cbz	x19, 406010 <tigetstr@plt+0x3ab0>
  40605c:	ldrsb	w1, [x19]
  406060:	cmp	w1, #0x2f
  406064:	b.eq	40609c <tigetstr@plt+0x3b3c>  // b.none
  406068:	cmp	x20, #0x0
  40606c:	ccmp	x19, #0x0, #0x4, ne  // ne = any
  406070:	b.eq	406010 <tigetstr@plt+0x3ab0>  // b.none
  406074:	cmp	x21, x0
  406078:	b.ne	406010 <tigetstr@plt+0x3ab0>  // b.any
  40607c:	mov	x2, x21
  406080:	mov	x1, x19
  406084:	mov	x0, x20
  406088:	bl	402190 <strncmp@plt>
  40608c:	cbnz	w0, 406010 <tigetstr@plt+0x3ab0>
  406090:	add	x0, x20, x21
  406094:	add	x19, x19, x21
  406098:	b	406004 <tigetstr@plt+0x3aa4>
  40609c:	mov	w0, #0x1                   	// #1
  4060a0:	ldp	x19, x20, [sp, #16]
  4060a4:	ldp	x21, x22, [sp, #32]
  4060a8:	ldr	x23, [sp, #48]
  4060ac:	ldp	x29, x30, [sp], #80
  4060b0:	ret
  4060b4:	stp	x29, x30, [sp, #-64]!
  4060b8:	mov	x29, sp
  4060bc:	stp	x19, x20, [sp, #16]
  4060c0:	stp	x21, x22, [sp, #32]
  4060c4:	mov	x21, x1
  4060c8:	orr	x1, x0, x1
  4060cc:	stp	x23, x24, [sp, #48]
  4060d0:	cbnz	x1, 4060f0 <tigetstr@plt+0x3b90>
  4060d4:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  4060d8:	add	x0, x0, #0x5a1
  4060dc:	ldp	x19, x20, [sp, #16]
  4060e0:	ldp	x21, x22, [sp, #32]
  4060e4:	ldp	x23, x24, [sp, #48]
  4060e8:	ldp	x29, x30, [sp], #64
  4060ec:	b	402260 <strdup@plt>
  4060f0:	mov	x23, x0
  4060f4:	mov	x22, x2
  4060f8:	cbnz	x0, 406118 <tigetstr@plt+0x3bb8>
  4060fc:	mov	x0, x21
  406100:	mov	x1, x2
  406104:	ldp	x19, x20, [sp, #16]
  406108:	ldp	x21, x22, [sp, #32]
  40610c:	ldp	x23, x24, [sp, #48]
  406110:	ldp	x29, x30, [sp], #64
  406114:	b	4023d0 <strndup@plt>
  406118:	cbz	x21, 4060dc <tigetstr@plt+0x3b7c>
  40611c:	bl	401f70 <strlen@plt>
  406120:	mov	x20, x0
  406124:	mvn	x0, x0
  406128:	cmp	x22, x0
  40612c:	b.hi	40617c <tigetstr@plt+0x3c1c>  // b.pmore
  406130:	add	x24, x22, x20
  406134:	add	x0, x24, #0x1
  406138:	bl	402170 <malloc@plt>
  40613c:	mov	x19, x0
  406140:	cbz	x0, 406164 <tigetstr@plt+0x3c04>
  406144:	mov	x2, x20
  406148:	mov	x1, x23
  40614c:	bl	401f40 <memcpy@plt>
  406150:	mov	x2, x22
  406154:	mov	x1, x21
  406158:	add	x0, x19, x20
  40615c:	bl	401f40 <memcpy@plt>
  406160:	strb	wzr, [x19, x24]
  406164:	mov	x0, x19
  406168:	ldp	x19, x20, [sp, #16]
  40616c:	ldp	x21, x22, [sp, #32]
  406170:	ldp	x23, x24, [sp, #48]
  406174:	ldp	x29, x30, [sp], #64
  406178:	ret
  40617c:	mov	x19, #0x0                   	// #0
  406180:	b	406164 <tigetstr@plt+0x3c04>
  406184:	stp	x29, x30, [sp, #-32]!
  406188:	mov	x29, sp
  40618c:	stp	x19, x20, [sp, #16]
  406190:	mov	x20, x0
  406194:	mov	x19, x1
  406198:	cbz	x1, 4061bc <tigetstr@plt+0x3c5c>
  40619c:	mov	x0, x1
  4061a0:	bl	401f70 <strlen@plt>
  4061a4:	mov	x2, x0
  4061a8:	mov	x1, x19
  4061ac:	mov	x0, x20
  4061b0:	ldp	x19, x20, [sp, #16]
  4061b4:	ldp	x29, x30, [sp], #32
  4061b8:	b	4060b4 <tigetstr@plt+0x3b54>
  4061bc:	mov	x2, #0x0                   	// #0
  4061c0:	b	4061a8 <tigetstr@plt+0x3c48>
  4061c4:	stp	x29, x30, [sp, #-288]!
  4061c8:	mov	x29, sp
  4061cc:	str	x19, [sp, #16]
  4061d0:	mov	x19, x0
  4061d4:	add	x0, sp, #0x120
  4061d8:	stp	x0, x0, [sp, #80]
  4061dc:	add	x0, sp, #0xf0
  4061e0:	str	x0, [sp, #96]
  4061e4:	mov	w0, #0xffffffd0            	// #-48
  4061e8:	str	w0, [sp, #104]
  4061ec:	mov	w0, #0xffffff80            	// #-128
  4061f0:	str	w0, [sp, #108]
  4061f4:	add	x0, sp, #0x48
  4061f8:	stp	x2, x3, [sp, #240]
  4061fc:	ldp	x2, x3, [sp, #80]
  406200:	stp	x2, x3, [sp, #32]
  406204:	ldp	x2, x3, [sp, #96]
  406208:	stp	x2, x3, [sp, #48]
  40620c:	add	x2, sp, #0x20
  406210:	str	q0, [sp, #112]
  406214:	str	q1, [sp, #128]
  406218:	str	q2, [sp, #144]
  40621c:	str	q3, [sp, #160]
  406220:	str	q4, [sp, #176]
  406224:	str	q5, [sp, #192]
  406228:	str	q6, [sp, #208]
  40622c:	str	q7, [sp, #224]
  406230:	stp	x4, x5, [sp, #256]
  406234:	stp	x6, x7, [sp, #272]
  406238:	bl	4023c0 <vasprintf@plt>
  40623c:	tbnz	w0, #31, 40626c <tigetstr@plt+0x3d0c>
  406240:	ldr	x1, [sp, #72]
  406244:	sxtw	x2, w0
  406248:	mov	x0, x19
  40624c:	bl	4060b4 <tigetstr@plt+0x3b54>
  406250:	mov	x19, x0
  406254:	ldr	x0, [sp, #72]
  406258:	bl	402370 <free@plt>
  40625c:	mov	x0, x19
  406260:	ldr	x19, [sp, #16]
  406264:	ldp	x29, x30, [sp], #288
  406268:	ret
  40626c:	mov	x19, #0x0                   	// #0
  406270:	b	40625c <tigetstr@plt+0x3cfc>
  406274:	stp	x29, x30, [sp, #-80]!
  406278:	mov	x29, sp
  40627c:	stp	x23, x24, [sp, #48]
  406280:	ldr	x23, [x0]
  406284:	stp	x19, x20, [sp, #16]
  406288:	mov	x20, x0
  40628c:	stp	x21, x22, [sp, #32]
  406290:	ldrsb	w0, [x23]
  406294:	cbz	w0, 4062c0 <tigetstr@plt+0x3d60>
  406298:	mov	x0, x23
  40629c:	mov	x22, x1
  4062a0:	mov	x21, x2
  4062a4:	mov	w24, w3
  4062a8:	mov	x1, x2
  4062ac:	bl	4023e0 <strspn@plt>
  4062b0:	add	x19, x23, x0
  4062b4:	ldrsb	w23, [x23, x0]
  4062b8:	cbnz	w23, 4062c8 <tigetstr@plt+0x3d68>
  4062bc:	str	x19, [x20]
  4062c0:	mov	x19, #0x0                   	// #0
  4062c4:	b	406334 <tigetstr@plt+0x3dd4>
  4062c8:	cbz	w24, 40637c <tigetstr@plt+0x3e1c>
  4062cc:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4062d0:	mov	w1, w23
  4062d4:	add	x0, x0, #0x71
  4062d8:	bl	4023f0 <strchr@plt>
  4062dc:	cbz	x0, 40634c <tigetstr@plt+0x3dec>
  4062e0:	add	x1, sp, #0x48
  4062e4:	add	x24, x19, #0x1
  4062e8:	mov	x0, x24
  4062ec:	strb	w23, [sp, #72]
  4062f0:	strb	wzr, [sp, #73]
  4062f4:	bl	404cc0 <tigetstr@plt+0x2760>
  4062f8:	add	x1, x19, x0
  4062fc:	str	x0, [x22]
  406300:	ldrsb	w1, [x1, #1]
  406304:	cbz	w1, 4062bc <tigetstr@plt+0x3d5c>
  406308:	cmp	w23, w1
  40630c:	b.ne	4062bc <tigetstr@plt+0x3d5c>  // b.any
  406310:	add	x0, x0, #0x2
  406314:	add	x22, x19, x0
  406318:	ldrsb	w1, [x19, x0]
  40631c:	cbz	w1, 40632c <tigetstr@plt+0x3dcc>
  406320:	mov	x0, x21
  406324:	bl	4023f0 <strchr@plt>
  406328:	cbz	x0, 4062bc <tigetstr@plt+0x3d5c>
  40632c:	mov	x19, x24
  406330:	str	x22, [x20]
  406334:	mov	x0, x19
  406338:	ldp	x19, x20, [sp, #16]
  40633c:	ldp	x21, x22, [sp, #32]
  406340:	ldp	x23, x24, [sp, #48]
  406344:	ldp	x29, x30, [sp], #80
  406348:	ret
  40634c:	mov	x1, x21
  406350:	mov	x0, x19
  406354:	bl	404cc0 <tigetstr@plt+0x2760>
  406358:	str	x0, [x22]
  40635c:	add	x22, x19, x0
  406360:	ldrsb	w1, [x19, x0]
  406364:	cbz	w1, 406374 <tigetstr@plt+0x3e14>
  406368:	mov	x0, x21
  40636c:	bl	4023f0 <strchr@plt>
  406370:	cbz	x0, 4062bc <tigetstr@plt+0x3d5c>
  406374:	str	x22, [x20]
  406378:	b	406334 <tigetstr@plt+0x3dd4>
  40637c:	mov	x1, x21
  406380:	mov	x0, x19
  406384:	bl	402490 <strcspn@plt>
  406388:	str	x0, [x22]
  40638c:	add	x0, x19, x0
  406390:	str	x0, [x20]
  406394:	b	406334 <tigetstr@plt+0x3dd4>
  406398:	stp	x29, x30, [sp, #-32]!
  40639c:	mov	x29, sp
  4063a0:	str	x19, [sp, #16]
  4063a4:	mov	x19, x0
  4063a8:	mov	x0, x19
  4063ac:	bl	4021d0 <fgetc@plt>
  4063b0:	cmn	w0, #0x1
  4063b4:	b.eq	4063d0 <tigetstr@plt+0x3e70>  // b.none
  4063b8:	cmp	w0, #0xa
  4063bc:	b.ne	4063a8 <tigetstr@plt+0x3e48>  // b.any
  4063c0:	mov	w0, #0x0                   	// #0
  4063c4:	ldr	x19, [sp, #16]
  4063c8:	ldp	x29, x30, [sp], #32
  4063cc:	ret
  4063d0:	mov	w0, #0x1                   	// #1
  4063d4:	b	4063c4 <tigetstr@plt+0x3e64>
  4063d8:	stp	x29, x30, [sp, #-144]!
  4063dc:	mov	x29, sp
  4063e0:	stp	x19, x20, [sp, #16]
  4063e4:	stp	x21, x22, [sp, #32]
  4063e8:	stp	x23, x24, [sp, #48]
  4063ec:	stp	x25, x26, [sp, #64]
  4063f0:	stp	x27, x28, [sp, #80]
  4063f4:	str	x1, [sp, #96]
  4063f8:	cbnz	x0, 40641c <tigetstr@plt+0x3ebc>
  4063fc:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  406400:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406404:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  406408:	add	x3, x3, #0x250
  40640c:	add	x1, x1, #0x74
  406410:	add	x0, x0, #0x24e
  406414:	mov	w2, #0x4d                  	// #77
  406418:	bl	4024c0 <__assert_fail@plt>
  40641c:	adrp	x23, 41b000 <tigetstr@plt+0x18aa0>
  406420:	add	x27, sp, #0x88
  406424:	add	x23, x23, #0x9c8
  406428:	mov	x28, x0
  40642c:	adrp	x26, 409000 <tigetstr@plt+0x6aa0>
  406430:	mov	w20, #0x0                   	// #0
  406434:	add	x0, x26, #0x84
  406438:	mov	x25, #0x0                   	// #0
  40643c:	str	x0, [sp, #104]
  406440:	add	x1, x26, #0x84
  406444:	mov	x0, x28
  406448:	bl	4023e0 <strspn@plt>
  40644c:	add	x22, x28, x0
  406450:	ldrsb	w0, [x28, x0]
  406454:	cbnz	w0, 406464 <tigetstr@plt+0x3f04>
  406458:	cbnz	w20, 4065c4 <tigetstr@plt+0x4064>
  40645c:	mov	w0, #0xffffffea            	// #-22
  406460:	b	406494 <tigetstr@plt+0x3f34>
  406464:	bl	4024d0 <__errno_location@plt>
  406468:	mov	x24, x0
  40646c:	mov	x1, x27
  406470:	mov	x0, x22
  406474:	mov	w2, #0xa                   	// #10
  406478:	str	wzr, [x24]
  40647c:	bl	401ff0 <strtoll@plt>
  406480:	mov	x19, x0
  406484:	ldr	w1, [x24]
  406488:	cmp	w1, #0x0
  40648c:	b.le	4064b0 <tigetstr@plt+0x3f50>
  406490:	neg	w0, w1
  406494:	ldp	x19, x20, [sp, #16]
  406498:	ldp	x21, x22, [sp, #32]
  40649c:	ldp	x23, x24, [sp, #48]
  4064a0:	ldp	x25, x26, [sp, #64]
  4064a4:	ldp	x27, x28, [sp, #80]
  4064a8:	ldp	x29, x30, [sp], #144
  4064ac:	ret
  4064b0:	tbz	x0, #63, 4064bc <tigetstr@plt+0x3f5c>
  4064b4:	mov	w0, #0xffffffde            	// #-34
  4064b8:	b	406494 <tigetstr@plt+0x3f34>
  4064bc:	ldr	x21, [sp, #136]
  4064c0:	ldrsb	w0, [x21]
  4064c4:	cmp	w0, #0x2e
  4064c8:	b.ne	406594 <tigetstr@plt+0x4034>  // b.any
  4064cc:	str	wzr, [x24]
  4064d0:	add	x21, x21, #0x1
  4064d4:	mov	x1, x27
  4064d8:	mov	x0, x21
  4064dc:	mov	w2, #0xa                   	// #10
  4064e0:	bl	401ff0 <strtoll@plt>
  4064e4:	mov	x20, x0
  4064e8:	ldr	w0, [x24]
  4064ec:	cmp	w0, #0x0
  4064f0:	b.le	4064fc <tigetstr@plt+0x3f9c>
  4064f4:	neg	w0, w0
  4064f8:	b	406494 <tigetstr@plt+0x3f34>
  4064fc:	tbnz	x20, #63, 4064b4 <tigetstr@plt+0x3f54>
  406500:	ldr	x0, [sp, #136]
  406504:	cmp	x21, x0
  406508:	b.eq	40645c <tigetstr@plt+0x3efc>  // b.none
  40650c:	sub	w21, w0, w21
  406510:	ldr	x1, [sp, #104]
  406514:	mov	x24, #0x0                   	// #0
  406518:	ldr	x28, [sp, #136]
  40651c:	mov	x0, x28
  406520:	bl	4023e0 <strspn@plt>
  406524:	add	x28, x28, x0
  406528:	str	x28, [sp, #136]
  40652c:	lsl	x0, x24, #4
  406530:	mov	w22, w24
  406534:	ldr	x1, [x0, x23]
  406538:	cbz	x1, 4065b4 <tigetstr@plt+0x4054>
  40653c:	mov	x0, x1
  406540:	str	x1, [sp, #120]
  406544:	bl	401f70 <strlen@plt>
  406548:	mov	x2, x0
  40654c:	cbz	x0, 4065b4 <tigetstr@plt+0x4054>
  406550:	ldr	x1, [sp, #120]
  406554:	mov	x0, x28
  406558:	str	x2, [sp, #112]
  40655c:	bl	402190 <strncmp@plt>
  406560:	cbnz	w0, 4065b4 <tigetstr@plt+0x4054>
  406564:	ubfiz	x22, x22, #4, #32
  406568:	mov	x0, #0xa                   	// #10
  40656c:	add	x22, x23, x22
  406570:	ldr	x2, [sp, #112]
  406574:	ldr	x1, [x22, #8]
  406578:	mul	x20, x20, x1
  40657c:	cbnz	w21, 4065a8 <tigetstr@plt+0x4048>
  406580:	madd	x19, x19, x1, x20
  406584:	add	x28, x28, x2
  406588:	mov	w20, #0x1                   	// #1
  40658c:	add	x25, x25, x19
  406590:	b	406440 <tigetstr@plt+0x3ee0>
  406594:	cmp	x22, x21
  406598:	b.eq	40645c <tigetstr@plt+0x3efc>  // b.none
  40659c:	mov	w21, #0x0                   	// #0
  4065a0:	mov	x20, #0x0                   	// #0
  4065a4:	b	406510 <tigetstr@plt+0x3fb0>
  4065a8:	udiv	x20, x20, x0
  4065ac:	sub	w21, w21, #0x1
  4065b0:	b	40657c <tigetstr@plt+0x401c>
  4065b4:	add	x24, x24, #0x1
  4065b8:	cmp	x24, #0x1c
  4065bc:	b.ne	40652c <tigetstr@plt+0x3fcc>  // b.any
  4065c0:	b	40645c <tigetstr@plt+0x3efc>
  4065c4:	ldr	x0, [sp, #96]
  4065c8:	str	x25, [x0]
  4065cc:	mov	w0, #0x0                   	// #0
  4065d0:	b	406494 <tigetstr@plt+0x3f34>
  4065d4:	stp	x29, x30, [sp, #-224]!
  4065d8:	mov	x29, sp
  4065dc:	stp	x19, x20, [sp, #16]
  4065e0:	stp	x21, x22, [sp, #32]
  4065e4:	stp	x23, x24, [sp, #48]
  4065e8:	stp	x25, x26, [sp, #64]
  4065ec:	stp	xzr, xzr, [sp, #96]
  4065f0:	cbnz	x0, 406618 <tigetstr@plt+0x40b8>
  4065f4:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  4065f8:	add	x3, x3, #0x250
  4065fc:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406600:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  406604:	add	x3, x3, #0xa
  406608:	add	x1, x1, #0x74
  40660c:	add	x0, x0, #0x24e
  406610:	mov	w2, #0xc4                  	// #196
  406614:	bl	4024c0 <__assert_fail@plt>
  406618:	mov	x23, x1
  40661c:	cbnz	x1, 406644 <tigetstr@plt+0x40e4>
  406620:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  406624:	add	x3, x3, #0x250
  406628:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40662c:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  406630:	add	x3, x3, #0xa
  406634:	add	x1, x1, #0x74
  406638:	add	x0, x0, #0x89
  40663c:	mov	w2, #0xc5                  	// #197
  406640:	b	406614 <tigetstr@plt+0x40b4>
  406644:	mov	x19, x0
  406648:	add	x20, sp, #0x70
  40664c:	mov	x0, #0x0                   	// #0
  406650:	bl	402160 <time@plt>
  406654:	mov	x1, x20
  406658:	str	x0, [sp, #88]
  40665c:	add	x0, sp, #0x58
  406660:	bl	402030 <localtime_r@plt>
  406664:	mov	w21, #0xffffffff            	// #-1
  406668:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40666c:	mov	x0, x19
  406670:	add	x1, x1, #0x8e
  406674:	str	w21, [sp, #144]
  406678:	bl	402330 <strcmp@plt>
  40667c:	cbnz	w0, 4066d0 <tigetstr@plt+0x4170>
  406680:	mov	w21, #0xffffffff            	// #-1
  406684:	mov	x0, x20
  406688:	bl	4022b0 <mktime@plt>
  40668c:	cmn	x0, #0x1
  406690:	b.eq	406a34 <tigetstr@plt+0x44d4>  // b.none
  406694:	tbnz	w21, #31, 4066a4 <tigetstr@plt+0x4144>
  406698:	ldr	w1, [sp, #136]
  40669c:	cmp	w1, w21
  4066a0:	b.ne	406a34 <tigetstr@plt+0x44d4>  // b.any
  4066a4:	ldr	x1, [sp, #96]
  4066a8:	mov	x2, #0x4240                	// #16960
  4066ac:	movk	x2, #0xf, lsl #16
  4066b0:	mov	w19, #0x0                   	// #0
  4066b4:	madd	x0, x0, x2, x1
  4066b8:	ldr	x2, [sp, #104]
  4066bc:	sub	x1, x0, x2
  4066c0:	cmp	x2, x0
  4066c4:	csel	x0, x1, xzr, cc  // cc = lo, ul, last
  4066c8:	str	x0, [x23]
  4066cc:	b	406754 <tigetstr@plt+0x41f4>
  4066d0:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4066d4:	mov	x0, x19
  4066d8:	add	x1, x1, #0x92
  4066dc:	bl	402330 <strcmp@plt>
  4066e0:	cbnz	w0, 4066f0 <tigetstr@plt+0x4190>
  4066e4:	str	xzr, [sp, #112]
  4066e8:	str	wzr, [sp, #120]
  4066ec:	b	406684 <tigetstr@plt+0x4124>
  4066f0:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4066f4:	mov	x0, x19
  4066f8:	add	x1, x1, #0x98
  4066fc:	bl	402330 <strcmp@plt>
  406700:	cbnz	w0, 406714 <tigetstr@plt+0x41b4>
  406704:	ldr	w0, [sp, #124]
  406708:	sub	w0, w0, #0x1
  40670c:	str	w0, [sp, #124]
  406710:	b	4066e4 <tigetstr@plt+0x4184>
  406714:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406718:	mov	x0, x19
  40671c:	add	x1, x1, #0xa2
  406720:	bl	402330 <strcmp@plt>
  406724:	cbnz	w0, 406734 <tigetstr@plt+0x41d4>
  406728:	ldr	w0, [sp, #124]
  40672c:	add	w0, w0, #0x1
  406730:	b	40670c <tigetstr@plt+0x41ac>
  406734:	ldrsb	w0, [x19]
  406738:	cmp	w0, #0x2b
  40673c:	b.ne	406770 <tigetstr@plt+0x4210>  // b.any
  406740:	add	x1, sp, #0x60
  406744:	add	x0, x19, #0x1
  406748:	bl	4063d8 <tigetstr@plt+0x3e78>
  40674c:	mov	w19, w0
  406750:	tbz	w19, #31, 406680 <tigetstr@plt+0x4120>
  406754:	mov	w0, w19
  406758:	ldp	x19, x20, [sp, #16]
  40675c:	ldp	x21, x22, [sp, #32]
  406760:	ldp	x23, x24, [sp, #48]
  406764:	ldp	x25, x26, [sp, #64]
  406768:	ldp	x29, x30, [sp], #224
  40676c:	ret
  406770:	cmp	w0, #0x2d
  406774:	b.ne	406780 <tigetstr@plt+0x4220>  // b.any
  406778:	add	x1, sp, #0x68
  40677c:	b	406744 <tigetstr@plt+0x41e4>
  406780:	mov	x0, x19
  406784:	bl	401f70 <strlen@plt>
  406788:	cmp	x0, #0x3
  40678c:	b.ls	4067d8 <tigetstr@plt+0x4278>  // b.plast
  406790:	sub	x21, x0, #0x4
  406794:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406798:	add	x0, x19, x21
  40679c:	add	x1, x1, #0xab
  4067a0:	mov	x2, #0x4                   	// #4
  4067a4:	bl	402300 <memcmp@plt>
  4067a8:	cbnz	w0, 4067d8 <tigetstr@plt+0x4278>
  4067ac:	mov	x1, x21
  4067b0:	mov	x0, x19
  4067b4:	bl	4023d0 <strndup@plt>
  4067b8:	mov	x21, x0
  4067bc:	cbz	x0, 406a48 <tigetstr@plt+0x44e8>
  4067c0:	add	x1, sp, #0x68
  4067c4:	bl	4063d8 <tigetstr@plt+0x3e78>
  4067c8:	mov	w19, w0
  4067cc:	mov	x0, x21
  4067d0:	bl	402370 <free@plt>
  4067d4:	b	406750 <tigetstr@plt+0x41f0>
  4067d8:	adrp	x24, 41b000 <tigetstr@plt+0x18aa0>
  4067dc:	add	x24, x24, #0x9c8
  4067e0:	add	x24, x24, #0x1c0
  4067e4:	mov	x21, #0x0                   	// #0
  4067e8:	lsl	x0, x21, #4
  4067ec:	mov	w25, w21
  4067f0:	ldr	x26, [x0, x24]
  4067f4:	cbz	x26, 406908 <tigetstr@plt+0x43a8>
  4067f8:	mov	x0, x26
  4067fc:	bl	401f70 <strlen@plt>
  406800:	mov	x22, x0
  406804:	cbz	x0, 406908 <tigetstr@plt+0x43a8>
  406808:	mov	x2, x0
  40680c:	mov	x1, x26
  406810:	mov	x0, x19
  406814:	bl	4023b0 <strncasecmp@plt>
  406818:	cbnz	w0, 406908 <tigetstr@plt+0x43a8>
  40681c:	ldrsb	w0, [x19, x22]
  406820:	cmp	w0, #0x20
  406824:	b.ne	406908 <tigetstr@plt+0x43a8>  // b.any
  406828:	ubfiz	x25, x25, #4, #32
  40682c:	add	x22, x22, #0x1
  406830:	add	x24, x24, x25
  406834:	add	x19, x19, x22
  406838:	ldr	w21, [x24, #8]
  40683c:	add	x22, sp, #0xa8
  406840:	mov	x1, x20
  406844:	mov	x2, #0x38                  	// #56
  406848:	mov	x0, x22
  40684c:	bl	401f40 <memcpy@plt>
  406850:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406854:	mov	x2, x20
  406858:	add	x1, x1, #0xb0
  40685c:	mov	x0, x19
  406860:	bl	4020d0 <strptime@plt>
  406864:	cbz	x0, 406870 <tigetstr@plt+0x4310>
  406868:	ldrsb	w0, [x0]
  40686c:	cbz	w0, 406684 <tigetstr@plt+0x4124>
  406870:	mov	x1, x22
  406874:	mov	x2, #0x38                  	// #56
  406878:	mov	x0, x20
  40687c:	bl	401f40 <memcpy@plt>
  406880:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406884:	mov	x2, x20
  406888:	add	x1, x1, #0xc2
  40688c:	mov	x0, x19
  406890:	bl	4020d0 <strptime@plt>
  406894:	cbz	x0, 4068a0 <tigetstr@plt+0x4340>
  406898:	ldrsb	w0, [x0]
  40689c:	cbz	w0, 406684 <tigetstr@plt+0x4124>
  4068a0:	mov	x1, x22
  4068a4:	mov	x2, #0x38                  	// #56
  4068a8:	mov	x0, x20
  4068ac:	bl	401f40 <memcpy@plt>
  4068b0:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4068b4:	mov	x2, x20
  4068b8:	add	x1, x1, #0xd4
  4068bc:	mov	x0, x19
  4068c0:	bl	4020d0 <strptime@plt>
  4068c4:	cbz	x0, 4068d0 <tigetstr@plt+0x4370>
  4068c8:	ldrsb	w0, [x0]
  4068cc:	cbz	w0, 406684 <tigetstr@plt+0x4124>
  4068d0:	mov	x1, x22
  4068d4:	mov	x2, #0x38                  	// #56
  4068d8:	mov	x0, x20
  4068dc:	bl	401f40 <memcpy@plt>
  4068e0:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4068e4:	mov	x2, x20
  4068e8:	add	x1, x1, #0xe6
  4068ec:	mov	x0, x19
  4068f0:	bl	4020d0 <strptime@plt>
  4068f4:	cbz	x0, 40691c <tigetstr@plt+0x43bc>
  4068f8:	ldrsb	w0, [x0]
  4068fc:	cbnz	w0, 40691c <tigetstr@plt+0x43bc>
  406900:	str	wzr, [sp, #112]
  406904:	b	406684 <tigetstr@plt+0x4124>
  406908:	add	x21, x21, #0x1
  40690c:	cmp	x21, #0xe
  406910:	b.ne	4067e8 <tigetstr@plt+0x4288>  // b.any
  406914:	mov	w21, #0xffffffff            	// #-1
  406918:	b	40683c <tigetstr@plt+0x42dc>
  40691c:	mov	x1, x22
  406920:	mov	x2, #0x38                  	// #56
  406924:	mov	x0, x20
  406928:	bl	401f40 <memcpy@plt>
  40692c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406930:	mov	x2, x20
  406934:	add	x1, x1, #0xf5
  406938:	mov	x0, x19
  40693c:	bl	4020d0 <strptime@plt>
  406940:	cbz	x0, 40694c <tigetstr@plt+0x43ec>
  406944:	ldrsb	w0, [x0]
  406948:	cbz	w0, 406900 <tigetstr@plt+0x43a0>
  40694c:	mov	x1, x22
  406950:	mov	x2, #0x38                  	// #56
  406954:	mov	x0, x20
  406958:	bl	401f40 <memcpy@plt>
  40695c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406960:	mov	x2, x20
  406964:	add	x1, x1, #0x104
  406968:	mov	x0, x19
  40696c:	bl	4020d0 <strptime@plt>
  406970:	cbz	x0, 40697c <tigetstr@plt+0x441c>
  406974:	ldrsb	w0, [x0]
  406978:	cbz	w0, 4066e4 <tigetstr@plt+0x4184>
  40697c:	mov	x1, x22
  406980:	mov	x2, #0x38                  	// #56
  406984:	mov	x0, x20
  406988:	bl	401f40 <memcpy@plt>
  40698c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406990:	mov	x2, x20
  406994:	add	x1, x1, #0x10d
  406998:	mov	x0, x19
  40699c:	bl	4020d0 <strptime@plt>
  4069a0:	cbz	x0, 4069ac <tigetstr@plt+0x444c>
  4069a4:	ldrsb	w0, [x0]
  4069a8:	cbz	w0, 4066e4 <tigetstr@plt+0x4184>
  4069ac:	mov	x1, x22
  4069b0:	mov	x2, #0x38                  	// #56
  4069b4:	mov	x0, x20
  4069b8:	bl	401f40 <memcpy@plt>
  4069bc:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4069c0:	mov	x2, x20
  4069c4:	add	x1, x1, #0xcb
  4069c8:	mov	x0, x19
  4069cc:	bl	4020d0 <strptime@plt>
  4069d0:	cbz	x0, 4069dc <tigetstr@plt+0x447c>
  4069d4:	ldrsb	w0, [x0]
  4069d8:	cbz	w0, 406684 <tigetstr@plt+0x4124>
  4069dc:	mov	x1, x22
  4069e0:	mov	x2, #0x38                  	// #56
  4069e4:	mov	x0, x20
  4069e8:	bl	401f40 <memcpy@plt>
  4069ec:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4069f0:	mov	x2, x20
  4069f4:	add	x1, x1, #0xfe
  4069f8:	mov	x0, x19
  4069fc:	bl	4020d0 <strptime@plt>
  406a00:	cbz	x0, 406a0c <tigetstr@plt+0x44ac>
  406a04:	ldrsb	w0, [x0]
  406a08:	cbz	w0, 406900 <tigetstr@plt+0x43a0>
  406a0c:	mov	x1, x22
  406a10:	mov	x2, #0x38                  	// #56
  406a14:	mov	x0, x20
  406a18:	bl	401f40 <memcpy@plt>
  406a1c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406a20:	mov	x2, x20
  406a24:	add	x1, x1, #0x116
  406a28:	mov	x0, x19
  406a2c:	bl	4020d0 <strptime@plt>
  406a30:	cbnz	x0, 406a3c <tigetstr@plt+0x44dc>
  406a34:	mov	w19, #0xffffffea            	// #-22
  406a38:	b	406754 <tigetstr@plt+0x41f4>
  406a3c:	ldrsb	w0, [x0]
  406a40:	cbz	w0, 406900 <tigetstr@plt+0x43a0>
  406a44:	b	406a34 <tigetstr@plt+0x44d4>
  406a48:	mov	w19, #0xfffffff4            	// #-12
  406a4c:	b	406754 <tigetstr@plt+0x41f4>
  406a50:	ldr	w1, [x0, #32]
  406a54:	tbnz	w1, #31, 406a60 <tigetstr@plt+0x4500>
  406a58:	ldr	w0, [x0, #40]
  406a5c:	ret
  406a60:	mov	w0, #0x0                   	// #0
  406a64:	b	406a5c <tigetstr@plt+0x44fc>
  406a68:	stp	x29, x30, [sp, #-64]!
  406a6c:	mov	x29, sp
  406a70:	stp	x19, x20, [sp, #16]
  406a74:	mov	x20, x3
  406a78:	mov	x19, x4
  406a7c:	stp	x21, x22, [sp, #32]
  406a80:	mov	x21, x0
  406a84:	mov	w22, w2
  406a88:	str	x23, [sp, #48]
  406a8c:	mov	x23, x1
  406a90:	tbz	w22, #0, 406b00 <tigetstr@plt+0x45a0>
  406a94:	mov	x1, x4
  406a98:	mov	x0, x3
  406a9c:	ldp	w5, w4, [x21, #12]
  406aa0:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406aa4:	ldrsw	x3, [x21, #20]
  406aa8:	add	x2, x2, #0x123
  406aac:	add	w4, w4, #0x1
  406ab0:	add	x3, x3, #0x76c
  406ab4:	bl	4020e0 <snprintf@plt>
  406ab8:	tbz	w0, #31, 406aec <tigetstr@plt+0x458c>
  406abc:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406ac0:	add	x1, x1, #0x132
  406ac4:	mov	w2, #0x5                   	// #5
  406ac8:	mov	x0, #0x0                   	// #0
  406acc:	bl	402440 <dcgettext@plt>
  406ad0:	bl	402410 <warnx@plt>
  406ad4:	mov	w0, #0xffffffff            	// #-1
  406ad8:	ldp	x19, x20, [sp, #16]
  406adc:	ldp	x21, x22, [sp, #32]
  406ae0:	ldr	x23, [sp, #48]
  406ae4:	ldp	x29, x30, [sp], #64
  406ae8:	ret
  406aec:	sxtw	x1, w0
  406af0:	cmp	x19, w0, sxtw
  406af4:	b.cc	406abc <tigetstr@plt+0x455c>  // b.lo, b.ul, b.last
  406af8:	sub	x19, x19, x1
  406afc:	add	x20, x20, x1
  406b00:	and	w0, w22, #0x3
  406b04:	cmp	w0, #0x3
  406b08:	b.ne	406b28 <tigetstr@plt+0x45c8>  // b.any
  406b0c:	cbz	x19, 406abc <tigetstr@plt+0x455c>
  406b10:	tst	x22, #0x20
  406b14:	sub	x19, x19, #0x1
  406b18:	mov	w0, #0x54                  	// #84
  406b1c:	mov	w1, #0x20                  	// #32
  406b20:	csel	w0, w0, w1, ne  // ne = any
  406b24:	strb	w0, [x20], #1
  406b28:	tbz	w22, #1, 406b60 <tigetstr@plt+0x4600>
  406b2c:	ldp	w5, w4, [x21]
  406b30:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406b34:	ldr	w3, [x21, #8]
  406b38:	add	x2, x2, #0x154
  406b3c:	mov	x1, x19
  406b40:	mov	x0, x20
  406b44:	bl	4020e0 <snprintf@plt>
  406b48:	tbnz	w0, #31, 406abc <tigetstr@plt+0x455c>
  406b4c:	sxtw	x1, w0
  406b50:	cmp	x19, w0, sxtw
  406b54:	b.cc	406abc <tigetstr@plt+0x455c>  // b.lo, b.ul, b.last
  406b58:	sub	x19, x19, x1
  406b5c:	add	x20, x20, x1
  406b60:	tbz	w22, #3, 406ba0 <tigetstr@plt+0x4640>
  406b64:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406b68:	mov	x3, x23
  406b6c:	add	x2, x2, #0x163
  406b70:	mov	x1, x19
  406b74:	mov	x0, x20
  406b78:	bl	4020e0 <snprintf@plt>
  406b7c:	tbnz	w0, #31, 406abc <tigetstr@plt+0x455c>
  406b80:	sxtw	x1, w0
  406b84:	cmp	x19, w0, sxtw
  406b88:	b.cc	406abc <tigetstr@plt+0x455c>  // b.lo, b.ul, b.last
  406b8c:	sub	x19, x19, x1
  406b90:	add	x20, x20, x1
  406b94:	tbnz	w22, #2, 406bb4 <tigetstr@plt+0x4654>
  406b98:	mov	w0, #0x0                   	// #0
  406b9c:	b	406ad8 <tigetstr@plt+0x4578>
  406ba0:	tbz	w22, #4, 406b94 <tigetstr@plt+0x4634>
  406ba4:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406ba8:	mov	x3, x23
  406bac:	add	x2, x2, #0x16a
  406bb0:	b	406b70 <tigetstr@plt+0x4610>
  406bb4:	mov	x0, x21
  406bb8:	bl	406a50 <tigetstr@plt+0x44f0>
  406bbc:	mov	w4, #0x3c                  	// #60
  406bc0:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406bc4:	mov	x1, x19
  406bc8:	add	x2, x2, #0x171
  406bcc:	sdiv	w0, w0, w4
  406bd0:	sdiv	w3, w0, w4
  406bd4:	msub	w4, w3, w4, w0
  406bd8:	mov	x0, x20
  406bdc:	cmp	w4, #0x0
  406be0:	cneg	w4, w4, lt  // lt = tstop
  406be4:	bl	4020e0 <snprintf@plt>
  406be8:	tbnz	w0, #31, 406abc <tigetstr@plt+0x455c>
  406bec:	cmp	x19, w0, sxtw
  406bf0:	b.cs	406b98 <tigetstr@plt+0x4638>  // b.hs, b.nlast
  406bf4:	b	406abc <tigetstr@plt+0x455c>
  406bf8:	stp	x29, x30, [sp, #-128]!
  406bfc:	mov	x29, sp
  406c00:	stp	x19, x20, [sp, #16]
  406c04:	mov	w20, w1
  406c08:	mov	x19, x0
  406c0c:	stp	x21, x22, [sp, #32]
  406c10:	add	x21, sp, #0x48
  406c14:	mov	x22, x2
  406c18:	str	x23, [sp, #48]
  406c1c:	mov	x1, x21
  406c20:	mov	x23, x3
  406c24:	tbz	w20, #6, 406c5c <tigetstr@plt+0x46fc>
  406c28:	bl	402200 <gmtime_r@plt>
  406c2c:	cbz	x0, 406c64 <tigetstr@plt+0x4704>
  406c30:	ldr	x1, [x19, #8]
  406c34:	mov	x4, x23
  406c38:	mov	x3, x22
  406c3c:	mov	w2, w20
  406c40:	mov	x0, x21
  406c44:	bl	406a68 <tigetstr@plt+0x4508>
  406c48:	ldp	x19, x20, [sp, #16]
  406c4c:	ldp	x21, x22, [sp, #32]
  406c50:	ldr	x23, [sp, #48]
  406c54:	ldp	x29, x30, [sp], #128
  406c58:	ret
  406c5c:	bl	402030 <localtime_r@plt>
  406c60:	b	406c2c <tigetstr@plt+0x46cc>
  406c64:	mov	w2, #0x5                   	// #5
  406c68:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406c6c:	mov	x0, #0x0                   	// #0
  406c70:	add	x1, x1, #0x17c
  406c74:	bl	402440 <dcgettext@plt>
  406c78:	ldr	x1, [x19]
  406c7c:	bl	402410 <warnx@plt>
  406c80:	mov	w0, #0xffffffff            	// #-1
  406c84:	b	406c48 <tigetstr@plt+0x46e8>
  406c88:	mov	x4, x3
  406c8c:	mov	x3, x2
  406c90:	mov	w2, w1
  406c94:	mov	x1, #0x0                   	// #0
  406c98:	b	406a68 <tigetstr@plt+0x4508>
  406c9c:	stp	x29, x30, [sp, #-128]!
  406ca0:	mov	x29, sp
  406ca4:	stp	x19, x20, [sp, #16]
  406ca8:	mov	w19, w1
  406cac:	mov	x20, x0
  406cb0:	stp	x21, x22, [sp, #32]
  406cb4:	add	x21, sp, #0x48
  406cb8:	mov	x22, x2
  406cbc:	str	x23, [sp, #48]
  406cc0:	mov	x1, x21
  406cc4:	mov	x23, x3
  406cc8:	tbz	w19, #6, 406d00 <tigetstr@plt+0x47a0>
  406ccc:	bl	402200 <gmtime_r@plt>
  406cd0:	cbz	x0, 406d08 <tigetstr@plt+0x47a8>
  406cd4:	mov	x4, x23
  406cd8:	mov	x3, x22
  406cdc:	mov	w2, w19
  406ce0:	mov	x0, x21
  406ce4:	mov	x1, #0x0                   	// #0
  406ce8:	bl	406a68 <tigetstr@plt+0x4508>
  406cec:	ldp	x19, x20, [sp, #16]
  406cf0:	ldp	x21, x22, [sp, #32]
  406cf4:	ldr	x23, [sp, #48]
  406cf8:	ldp	x29, x30, [sp], #128
  406cfc:	ret
  406d00:	bl	402030 <localtime_r@plt>
  406d04:	b	406cd0 <tigetstr@plt+0x4770>
  406d08:	mov	w2, #0x5                   	// #5
  406d0c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  406d10:	mov	x0, #0x0                   	// #0
  406d14:	add	x1, x1, #0x17c
  406d18:	bl	402440 <dcgettext@plt>
  406d1c:	mov	x1, x20
  406d20:	bl	402410 <warnx@plt>
  406d24:	mov	w0, #0xffffffff            	// #-1
  406d28:	b	406cec <tigetstr@plt+0x478c>
  406d2c:	stp	x29, x30, [sp, #-176]!
  406d30:	mov	x29, sp
  406d34:	stp	x23, x24, [sp, #48]
  406d38:	mov	x24, x0
  406d3c:	mov	w23, w2
  406d40:	ldr	x0, [x1]
  406d44:	stp	x19, x20, [sp, #16]
  406d48:	mov	x20, x3
  406d4c:	stp	x21, x22, [sp, #32]
  406d50:	mov	x19, x4
  406d54:	mov	x21, x1
  406d58:	cbnz	x0, 406d68 <tigetstr@plt+0x4808>
  406d5c:	mov	x0, x21
  406d60:	mov	x1, #0x0                   	// #0
  406d64:	bl	4021f0 <gettimeofday@plt>
  406d68:	add	x22, sp, #0x40
  406d6c:	mov	x0, x24
  406d70:	mov	x1, x22
  406d74:	bl	402030 <localtime_r@plt>
  406d78:	add	x1, sp, #0x78
  406d7c:	mov	x0, x21
  406d80:	bl	402030 <localtime_r@plt>
  406d84:	ldr	w1, [sp, #92]
  406d88:	ldr	w0, [sp, #148]
  406d8c:	cmp	w1, w0
  406d90:	ldr	w1, [sp, #84]
  406d94:	ldr	w0, [sp, #140]
  406d98:	b.ne	406ddc <tigetstr@plt+0x487c>  // b.any
  406d9c:	cmp	w1, w0
  406da0:	b.ne	406e18 <tigetstr@plt+0x48b8>  // b.any
  406da4:	ldp	w4, w3, [sp, #68]
  406da8:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406dac:	mov	x1, x19
  406db0:	add	x2, x2, #0x159
  406db4:	mov	x0, x20
  406db8:	bl	4020e0 <snprintf@plt>
  406dbc:	tbnz	w0, #31, 406e28 <tigetstr@plt+0x48c8>
  406dc0:	cmp	x19, w0, sxtw
  406dc4:	csetm	w0, cc  // cc = lo, ul, last
  406dc8:	ldp	x19, x20, [sp, #16]
  406dcc:	ldp	x21, x22, [sp, #32]
  406dd0:	ldp	x23, x24, [sp, #48]
  406dd4:	ldp	x29, x30, [sp], #176
  406dd8:	ret
  406ddc:	cmp	w1, w0
  406de0:	b.ne	406e18 <tigetstr@plt+0x48b8>  // b.any
  406de4:	mov	x3, x22
  406de8:	tbz	w23, #1, 406e0c <tigetstr@plt+0x48ac>
  406dec:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406df0:	add	x2, x2, #0x196
  406df4:	mov	x1, x19
  406df8:	mov	x0, x20
  406dfc:	bl	402080 <strftime@plt>
  406e00:	cmp	w0, #0x0
  406e04:	csetm	w0, le
  406e08:	b	406dc8 <tigetstr@plt+0x4868>
  406e0c:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406e10:	add	x2, x2, #0x1a4
  406e14:	b	406df4 <tigetstr@plt+0x4894>
  406e18:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  406e1c:	mov	x3, x22
  406e20:	add	x2, x2, #0x1a1
  406e24:	b	406df4 <tigetstr@plt+0x4894>
  406e28:	mov	w0, #0xffffffff            	// #-1
  406e2c:	b	406dc8 <tigetstr@plt+0x4868>
  406e30:	stp	x29, x30, [sp, #-48]!
  406e34:	mov	x29, sp
  406e38:	stp	x19, x20, [sp, #16]
  406e3c:	bl	4024e0 <getenv@plt>
  406e40:	cbz	x0, 406e98 <tigetstr@plt+0x4938>
  406e44:	mov	x19, x0
  406e48:	str	xzr, [sp, #40]
  406e4c:	bl	4024d0 <__errno_location@plt>
  406e50:	mov	x20, x0
  406e54:	add	x1, sp, #0x28
  406e58:	mov	x0, x19
  406e5c:	mov	w2, #0xa                   	// #10
  406e60:	str	wzr, [x20]
  406e64:	bl	402360 <strtol@plt>
  406e68:	ldr	w1, [x20]
  406e6c:	cbnz	w1, 406e98 <tigetstr@plt+0x4938>
  406e70:	ldr	x1, [sp, #40]
  406e74:	cbz	x1, 406e98 <tigetstr@plt+0x4938>
  406e78:	ldrsb	w2, [x1]
  406e7c:	cbnz	w2, 406e98 <tigetstr@plt+0x4938>
  406e80:	cmp	x1, x19
  406e84:	b.ls	406e98 <tigetstr@plt+0x4938>  // b.plast
  406e88:	sub	x2, x0, #0x1
  406e8c:	mov	x1, #0x7ffffffe            	// #2147483646
  406e90:	cmp	x2, x1
  406e94:	b.ls	406e9c <tigetstr@plt+0x493c>  // b.plast
  406e98:	mov	w0, #0xffffffff            	// #-1
  406e9c:	ldp	x19, x20, [sp, #16]
  406ea0:	ldp	x29, x30, [sp], #48
  406ea4:	ret
  406ea8:	stp	x29, x30, [sp, #-64]!
  406eac:	mov	x29, sp
  406eb0:	add	x2, sp, #0x38
  406eb4:	stp	x19, x20, [sp, #16]
  406eb8:	mov	x20, x1
  406ebc:	mov	x1, #0x5413                	// #21523
  406ec0:	str	x21, [sp, #32]
  406ec4:	mov	x21, x0
  406ec8:	mov	w0, #0x1                   	// #1
  406ecc:	bl	402530 <ioctl@plt>
  406ed0:	cbnz	w0, 406f2c <tigetstr@plt+0x49cc>
  406ed4:	ldrh	w0, [sp, #58]
  406ed8:	ldrh	w19, [sp, #56]
  406edc:	cbz	x21, 406ef4 <tigetstr@plt+0x4994>
  406ee0:	cbnz	w0, 406ef0 <tigetstr@plt+0x4990>
  406ee4:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  406ee8:	add	x0, x0, #0x26a
  406eec:	bl	406e30 <tigetstr@plt+0x48d0>
  406ef0:	str	w0, [x21]
  406ef4:	cbz	x20, 406f10 <tigetstr@plt+0x49b0>
  406ef8:	cbnz	w19, 406f0c <tigetstr@plt+0x49ac>
  406efc:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  406f00:	add	x0, x0, #0x272
  406f04:	bl	406e30 <tigetstr@plt+0x48d0>
  406f08:	mov	w19, w0
  406f0c:	str	w19, [x20]
  406f10:	mov	w0, #0x0                   	// #0
  406f14:	ldp	x19, x20, [sp, #16]
  406f18:	ldr	x21, [sp, #32]
  406f1c:	ldp	x29, x30, [sp], #64
  406f20:	ret
  406f24:	mov	w19, #0x0                   	// #0
  406f28:	b	406ee4 <tigetstr@plt+0x4984>
  406f2c:	cbnz	x21, 406f24 <tigetstr@plt+0x49c4>
  406f30:	cbnz	x20, 406efc <tigetstr@plt+0x499c>
  406f34:	b	406f10 <tigetstr@plt+0x49b0>
  406f38:	stp	x29, x30, [sp, #-48]!
  406f3c:	mov	x1, #0x0                   	// #0
  406f40:	mov	x29, sp
  406f44:	str	x19, [sp, #16]
  406f48:	mov	w19, w0
  406f4c:	add	x0, sp, #0x2c
  406f50:	str	wzr, [sp, #44]
  406f54:	bl	406ea8 <tigetstr@plt+0x4948>
  406f58:	ldr	w0, [sp, #44]
  406f5c:	cmp	w0, #0x0
  406f60:	csel	w0, w19, w0, le
  406f64:	ldr	x19, [sp, #16]
  406f68:	ldp	x29, x30, [sp], #48
  406f6c:	ret
  406f70:	stp	x29, x30, [sp, #-16]!
  406f74:	mov	w0, #0x0                   	// #0
  406f78:	mov	x29, sp
  406f7c:	bl	402420 <isatty@plt>
  406f80:	cbnz	w0, 406fb0 <tigetstr@plt+0x4a50>
  406f84:	mov	w0, #0x1                   	// #1
  406f88:	bl	402420 <isatty@plt>
  406f8c:	cbnz	w0, 406fb8 <tigetstr@plt+0x4a58>
  406f90:	mov	w0, #0x2                   	// #2
  406f94:	bl	402420 <isatty@plt>
  406f98:	cmp	w0, #0x0
  406f9c:	mov	w1, #0x2                   	// #2
  406fa0:	mov	w0, #0xffffffea            	// #-22
  406fa4:	csel	w0, w0, w1, eq  // eq = none
  406fa8:	ldp	x29, x30, [sp], #16
  406fac:	ret
  406fb0:	mov	w0, #0x0                   	// #0
  406fb4:	b	406fa8 <tigetstr@plt+0x4a48>
  406fb8:	mov	w0, #0x1                   	// #1
  406fbc:	b	406fa8 <tigetstr@plt+0x4a48>
  406fc0:	stp	x29, x30, [sp, #-48]!
  406fc4:	mov	x29, sp
  406fc8:	stp	x19, x20, [sp, #16]
  406fcc:	mov	x20, x2
  406fd0:	stp	x21, x22, [sp, #32]
  406fd4:	mov	x22, x0
  406fd8:	mov	x21, x1
  406fdc:	cbz	x1, 406fe4 <tigetstr@plt+0x4a84>
  406fe0:	str	xzr, [x1]
  406fe4:	cbz	x22, 406fec <tigetstr@plt+0x4a8c>
  406fe8:	str	xzr, [x22]
  406fec:	cbz	x20, 406ff4 <tigetstr@plt+0x4a94>
  406ff0:	str	xzr, [x20]
  406ff4:	bl	406f70 <tigetstr@plt+0x4a10>
  406ff8:	mov	w3, w0
  406ffc:	tbnz	w0, #31, 407020 <tigetstr@plt+0x4ac0>
  407000:	bl	402020 <ttyname@plt>
  407004:	mov	x19, x0
  407008:	cbz	x0, 407084 <tigetstr@plt+0x4b24>
  40700c:	cbz	x22, 407014 <tigetstr@plt+0x4ab4>
  407010:	str	x0, [x22]
  407014:	orr	x0, x21, x20
  407018:	cbnz	x0, 407034 <tigetstr@plt+0x4ad4>
  40701c:	mov	w3, #0x0                   	// #0
  407020:	mov	w0, w3
  407024:	ldp	x19, x20, [sp, #16]
  407028:	ldp	x21, x22, [sp, #32]
  40702c:	ldp	x29, x30, [sp], #48
  407030:	ret
  407034:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407038:	mov	x0, x19
  40703c:	add	x1, x1, #0x278
  407040:	mov	x2, #0x5                   	// #5
  407044:	bl	402190 <strncmp@plt>
  407048:	cbnz	w0, 407050 <tigetstr@plt+0x4af0>
  40704c:	add	x19, x19, #0x5
  407050:	cbz	x21, 40705c <tigetstr@plt+0x4afc>
  407054:	str	x19, [x21]
  407058:	cbz	x20, 40701c <tigetstr@plt+0x4abc>
  40705c:	ldrsb	w21, [x19]
  407060:	cbz	w21, 40701c <tigetstr@plt+0x4abc>
  407064:	bl	402350 <__ctype_b_loc@plt>
  407068:	ldr	x0, [x0]
  40706c:	ldrh	w0, [x0, w21, sxtw #1]
  407070:	tbz	w0, #11, 40707c <tigetstr@plt+0x4b1c>
  407074:	str	x19, [x20]
  407078:	b	40701c <tigetstr@plt+0x4abc>
  40707c:	add	x19, x19, #0x1
  407080:	b	40705c <tigetstr@plt+0x4afc>
  407084:	mov	w3, #0xffffffff            	// #-1
  407088:	b	407020 <tigetstr@plt+0x4ac0>
  40708c:	stp	x29, x30, [sp, #-32]!
  407090:	mov	x29, sp
  407094:	str	x19, [sp, #16]
  407098:	mov	x19, x0
  40709c:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  4070a0:	add	x0, x0, #0x5bf
  4070a4:	bl	4024e0 <getenv@plt>
  4070a8:	cmp	x0, #0x0
  4070ac:	str	x0, [x19]
  4070b0:	mov	w0, #0xffffffea            	// #-22
  4070b4:	csel	w0, w0, wzr, ne  // ne = any
  4070b8:	ldr	x19, [sp, #16]
  4070bc:	ldp	x29, x30, [sp], #32
  4070c0:	ret
  4070c4:	stp	x29, x30, [sp, #-288]!
  4070c8:	mov	x29, sp
  4070cc:	stp	x1, x2, [sp, #232]
  4070d0:	add	x1, sp, #0x120
  4070d4:	stp	x1, x1, [sp, #64]
  4070d8:	add	x1, sp, #0xe0
  4070dc:	str	x19, [sp, #16]
  4070e0:	adrp	x19, 41b000 <tigetstr@plt+0x18aa0>
  4070e4:	str	x1, [sp, #80]
  4070e8:	mov	w1, #0xffffffc8            	// #-56
  4070ec:	str	w1, [sp, #88]
  4070f0:	mov	w1, #0xffffff80            	// #-128
  4070f4:	str	w1, [sp, #92]
  4070f8:	mov	x1, x0
  4070fc:	ldr	x19, [x19, #4048]
  407100:	stp	x3, x4, [sp, #248]
  407104:	ldp	x2, x3, [sp, #64]
  407108:	stp	x2, x3, [sp, #32]
  40710c:	ldp	x2, x3, [sp, #80]
  407110:	stp	x2, x3, [sp, #48]
  407114:	str	q0, [sp, #96]
  407118:	add	x2, sp, #0x20
  40711c:	str	q1, [sp, #112]
  407120:	str	q2, [sp, #128]
  407124:	str	q3, [sp, #144]
  407128:	str	q4, [sp, #160]
  40712c:	str	q5, [sp, #176]
  407130:	str	q6, [sp, #192]
  407134:	str	q7, [sp, #208]
  407138:	stp	x5, x6, [sp, #264]
  40713c:	str	x7, [sp, #280]
  407140:	ldr	x0, [x19]
  407144:	bl	4024a0 <vfprintf@plt>
  407148:	ldr	x1, [x19]
  40714c:	mov	w0, #0xa                   	// #10
  407150:	bl	4020a0 <fputc@plt>
  407154:	ldr	x19, [sp, #16]
  407158:	ldp	x29, x30, [sp], #288
  40715c:	ret
  407160:	ldr	x0, [x0]
  407164:	ldr	x1, [x1]
  407168:	b	402330 <strcmp@plt>
  40716c:	stp	x29, x30, [sp, #-64]!
  407170:	mov	w1, #0x1                   	// #1
  407174:	mov	x0, #0x0                   	// #0
  407178:	mov	x29, sp
  40717c:	add	x2, sp, #0x3c
  407180:	stp	x19, x20, [sp, #16]
  407184:	str	x21, [sp, #32]
  407188:	adrp	x21, 41c000 <tigetstr@plt+0x19aa0>
  40718c:	bl	401fc0 <setupterm@plt>
  407190:	cbnz	w0, 407218 <tigetstr@plt+0x4cb8>
  407194:	ldr	w19, [sp, #60]
  407198:	cmp	w19, #0x1
  40719c:	b.ne	407218 <tigetstr@plt+0x4cb8>  // b.any
  4071a0:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4071a4:	add	x0, x0, #0x287
  4071a8:	bl	4024f0 <tigetnum@plt>
  4071ac:	mov	w20, w0
  4071b0:	cmp	w0, #0x1
  4071b4:	b.le	407218 <tigetstr@plt+0x4cb8>
  4071b8:	ldr	w0, [x21, #1296]
  4071bc:	tbz	w0, #2, 407204 <tigetstr@plt+0x4ca4>
  4071c0:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4071c4:	ldr	x0, [x0, #4048]
  4071c8:	ldr	x21, [x0]
  4071cc:	bl	402130 <getpid@plt>
  4071d0:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  4071d4:	mov	w2, w0
  4071d8:	add	x4, x4, #0x27e
  4071dc:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  4071e0:	add	x3, x3, #0x283
  4071e4:	mov	x0, x21
  4071e8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4071ec:	add	x1, x1, #0x28e
  4071f0:	bl	402500 <fprintf@plt>
  4071f4:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4071f8:	mov	w1, w20
  4071fc:	add	x0, x0, #0x29c
  407200:	bl	4070c4 <tigetstr@plt+0x4b64>
  407204:	mov	w0, w19
  407208:	ldp	x19, x20, [sp, #16]
  40720c:	ldr	x21, [sp, #32]
  407210:	ldp	x29, x30, [sp], #64
  407214:	ret
  407218:	ldr	w0, [x21, #1296]
  40721c:	and	w19, w0, #0x4
  407220:	tbz	w0, #2, 407204 <tigetstr@plt+0x4ca4>
  407224:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  407228:	ldr	x0, [x0, #4048]
  40722c:	ldr	x19, [x0]
  407230:	bl	402130 <getpid@plt>
  407234:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  407238:	mov	w2, w0
  40723c:	add	x4, x4, #0x27e
  407240:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407244:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407248:	add	x3, x3, #0x283
  40724c:	add	x1, x1, #0x28e
  407250:	mov	x0, x19
  407254:	bl	402500 <fprintf@plt>
  407258:	mov	w19, #0x0                   	// #0
  40725c:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407260:	add	x0, x0, #0x2c3
  407264:	bl	4070c4 <tigetstr@plt+0x4b64>
  407268:	b	407204 <tigetstr@plt+0x4ca4>
  40726c:	stp	x29, x30, [sp, #-48]!
  407270:	mov	x29, sp
  407274:	stp	x19, x20, [sp, #16]
  407278:	adrp	x20, 41c000 <tigetstr@plt+0x19aa0>
  40727c:	ldr	w0, [x20, #1296]
  407280:	stp	x21, x22, [sp, #32]
  407284:	tbz	w0, #3, 4072c8 <tigetstr@plt+0x4d68>
  407288:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  40728c:	ldr	x0, [x0, #4048]
  407290:	ldr	x19, [x0]
  407294:	bl	402130 <getpid@plt>
  407298:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  40729c:	mov	w2, w0
  4072a0:	add	x4, x4, #0x2e5
  4072a4:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  4072a8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4072ac:	add	x3, x3, #0x283
  4072b0:	add	x1, x1, #0x28e
  4072b4:	mov	x0, x19
  4072b8:	bl	402500 <fprintf@plt>
  4072bc:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4072c0:	add	x0, x0, #0x2ec
  4072c4:	bl	4070c4 <tigetstr@plt+0x4b64>
  4072c8:	add	x20, x20, #0x510
  4072cc:	mov	x21, #0x0                   	// #0
  4072d0:	add	x19, x20, #0x8
  4072d4:	ldp	x0, x1, [x19, #24]
  4072d8:	cmp	x21, x1
  4072dc:	b.cc	40731c <tigetstr@plt+0x4dbc>  // b.lo, b.ul, b.last
  4072e0:	bl	402370 <free@plt>
  4072e4:	stp	xzr, xzr, [x19, #24]
  4072e8:	ldr	x0, [x19, #16]
  4072ec:	str	xzr, [x19, #40]
  4072f0:	bl	402370 <free@plt>
  4072f4:	str	xzr, [x20, #64]
  4072f8:	mov	w0, #0x3                   	// #3
  4072fc:	str	wzr, [x20, #72]
  407300:	ldp	x21, x22, [sp, #32]
  407304:	stp	xzr, xzr, [x19]
  407308:	str	xzr, [x19, #16]
  40730c:	str	w0, [x19, #48]
  407310:	ldp	x19, x20, [sp, #16]
  407314:	ldp	x29, x30, [sp], #48
  407318:	ret
  40731c:	lsl	x22, x21, #4
  407320:	add	x21, x21, #0x1
  407324:	ldr	x0, [x0, x22]
  407328:	bl	402370 <free@plt>
  40732c:	ldr	x0, [x19, #24]
  407330:	add	x0, x0, x22
  407334:	ldr	x0, [x0, #8]
  407338:	bl	402370 <free@plt>
  40733c:	b	4072d0 <tigetstr@plt+0x4d70>
  407340:	mov	x12, #0x1090                	// #4240
  407344:	sub	sp, sp, x12
  407348:	mov	x2, #0xff0                 	// #4080
  40734c:	mov	w1, #0x0                   	// #0
  407350:	stp	x29, x30, [sp]
  407354:	mov	x29, sp
  407358:	stp	x19, x20, [sp, #16]
  40735c:	stp	x21, x22, [sp, #32]
  407360:	stp	x23, x24, [sp, #48]
  407364:	mov	x23, x0
  407368:	add	x0, sp, #0xa0
  40736c:	stp	x25, x26, [sp, #64]
  407370:	stp	x27, x28, [sp, #80]
  407374:	stp	xzr, xzr, [sp, #144]
  407378:	bl	4021e0 <memset@plt>
  40737c:	cbz	x23, 4077c0 <tigetstr@plt+0x5260>
  407380:	adrp	x20, 41c000 <tigetstr@plt+0x19aa0>
  407384:	add	x0, x20, #0x510
  407388:	ldr	x1, [x0, #8]
  40738c:	cbz	x1, 4077c0 <tigetstr@plt+0x5260>
  407390:	ldrsb	w0, [x1]
  407394:	cbz	w0, 4077c0 <tigetstr@plt+0x5260>
  407398:	ldr	w0, [x20, #1296]
  40739c:	tbz	w0, #2, 4073e4 <tigetstr@plt+0x4e84>
  4073a0:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4073a4:	ldr	x0, [x0, #4048]
  4073a8:	ldr	x19, [x0]
  4073ac:	bl	402130 <getpid@plt>
  4073b0:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  4073b4:	mov	w2, w0
  4073b8:	add	x4, x4, #0x27e
  4073bc:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  4073c0:	add	x3, x3, #0x283
  4073c4:	mov	x0, x19
  4073c8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4073cc:	add	x1, x1, #0x28e
  4073d0:	bl	402500 <fprintf@plt>
  4073d4:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4073d8:	mov	x1, x23
  4073dc:	add	x0, x0, #0x307
  4073e0:	bl	4070c4 <tigetstr@plt+0x4b64>
  4073e4:	mov	x0, x23
  4073e8:	bl	402070 <opendir@plt>
  4073ec:	mov	x26, x0
  4073f0:	cbnz	x0, 407428 <tigetstr@plt+0x4ec8>
  4073f4:	bl	4024d0 <__errno_location@plt>
  4073f8:	ldr	w19, [x0]
  4073fc:	neg	w19, w19
  407400:	mov	w0, w19
  407404:	mov	x12, #0x1090                	// #4240
  407408:	ldp	x29, x30, [sp]
  40740c:	ldp	x19, x20, [sp, #16]
  407410:	ldp	x21, x22, [sp, #32]
  407414:	ldp	x23, x24, [sp, #48]
  407418:	ldp	x25, x26, [sp, #64]
  40741c:	ldp	x27, x28, [sp, #80]
  407420:	add	sp, sp, x12
  407424:	ret
  407428:	add	x0, x20, #0x510
  40742c:	add	x19, x0, #0x8
  407430:	ldr	x0, [x0, #8]
  407434:	bl	401f70 <strlen@plt>
  407438:	str	x0, [sp, #104]
  40743c:	ldr	x0, [x19, #8]
  407440:	cbz	x0, 4074b4 <tigetstr@plt+0x4f54>
  407444:	bl	401f70 <strlen@plt>
  407448:	mov	x24, x0
  40744c:	add	x0, sp, #0x90
  407450:	str	x0, [sp, #112]
  407454:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407458:	add	x0, x0, #0x2ff
  40745c:	str	x0, [sp, #120]
  407460:	mov	x0, x26
  407464:	bl	402240 <readdir@plt>
  407468:	cbnz	x0, 4074bc <tigetstr@plt+0x4f5c>
  40746c:	ldrsb	w0, [sp, #144]
  407470:	cbz	w0, 4074a4 <tigetstr@plt+0x4f44>
  407474:	mov	x0, #0x1030                	// #4144
  407478:	add	x0, sp, x0
  40747c:	add	x3, sp, #0x90
  407480:	mov	x2, x23
  407484:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407488:	add	x1, x1, #0x385
  40748c:	strb	wzr, [x0, #95]
  407490:	add	x0, x20, #0x510
  407494:	add	x0, x0, #0x18
  407498:	bl	4020c0 <asprintf@plt>
  40749c:	cmp	w0, #0x0
  4074a0:	b.le	4077b8 <tigetstr@plt+0x5258>
  4074a4:	mov	w19, #0x0                   	// #0
  4074a8:	mov	x0, x26
  4074ac:	bl	402270 <closedir@plt>
  4074b0:	b	407400 <tigetstr@plt+0x4ea0>
  4074b4:	mov	x24, #0x0                   	// #0
  4074b8:	b	40744c <tigetstr@plt+0x4eec>
  4074bc:	ldrsb	w1, [x0, #19]
  4074c0:	cmp	w1, #0x2e
  4074c4:	b.eq	407460 <tigetstr@plt+0x4f00>  // b.none
  4074c8:	ldrb	w2, [x0, #18]
  4074cc:	ands	w3, w2, #0xfffffff7
  4074d0:	ccmp	w2, #0xa, #0x4, ne  // ne = any
  4074d4:	b.ne	407460 <tigetstr@plt+0x4f00>  // b.any
  4074d8:	add	x19, x0, #0x13
  4074dc:	cbz	w1, 407460 <tigetstr@plt+0x4f00>
  4074e0:	mov	x0, x19
  4074e4:	bl	401f70 <strlen@plt>
  4074e8:	cmp	x0, #0x1, lsl #12
  4074ec:	b.hi	407460 <tigetstr@plt+0x4f00>  // b.pmore
  4074f0:	mov	w1, #0x2e                  	// #46
  4074f4:	mov	x0, x19
  4074f8:	bl	402290 <strrchr@plt>
  4074fc:	cmp	x0, #0x0
  407500:	csinc	x22, x19, x0, eq  // eq = none
  407504:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407508:	add	x1, x0, #0x2ff
  40750c:	mov	x0, x22
  407510:	bl	402330 <strcmp@plt>
  407514:	ldr	w28, [x20, #1296]
  407518:	mov	w21, w0
  40751c:	and	w28, w28, #0x4
  407520:	cbz	w0, 40759c <tigetstr@plt+0x503c>
  407524:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407528:	mov	x0, x22
  40752c:	add	x1, x1, #0x2f8
  407530:	bl	402330 <strcmp@plt>
  407534:	cbz	w0, 407598 <tigetstr@plt+0x5038>
  407538:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40753c:	mov	x0, x22
  407540:	add	x1, x1, #0x2f1
  407544:	bl	402330 <strcmp@plt>
  407548:	cbz	w0, 407770 <tigetstr@plt+0x5210>
  40754c:	cbz	w28, 407460 <tigetstr@plt+0x4f00>
  407550:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  407554:	ldr	x0, [x0, #4048]
  407558:	ldr	x19, [x0]
  40755c:	bl	402130 <getpid@plt>
  407560:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  407564:	mov	w2, w0
  407568:	add	x4, x4, #0x27e
  40756c:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407570:	add	x3, x3, #0x283
  407574:	mov	x0, x19
  407578:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40757c:	add	x1, x1, #0x28e
  407580:	bl	402500 <fprintf@plt>
  407584:	mov	x1, x22
  407588:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  40758c:	add	x0, x0, #0x319
  407590:	bl	4070c4 <tigetstr@plt+0x4b64>
  407594:	b	407460 <tigetstr@plt+0x4f00>
  407598:	mov	w21, #0x1                   	// #1
  40759c:	cmp	x19, x22
  4075a0:	b.eq	407794 <tigetstr@plt+0x5234>  // b.none
  4075a4:	mov	x0, x19
  4075a8:	mov	w1, #0x40                  	// #64
  4075ac:	bl	4023f0 <strchr@plt>
  4075b0:	mov	x27, x0
  4075b4:	cbz	x0, 407778 <tigetstr@plt+0x5218>
  4075b8:	add	x1, x0, #0x1
  4075bc:	cmp	x19, x0
  4075c0:	sub	x6, x22, x1
  4075c4:	sub	x25, x6, #0x1
  4075c8:	b.eq	407780 <tigetstr@plt+0x5220>  // b.none
  4075cc:	mov	x22, x1
  4075d0:	mov	x27, x1
  4075d4:	sub	x22, x22, x19
  4075d8:	mov	x5, x19
  4075dc:	sub	x8, x22, #0x1
  4075e0:	mov	w22, #0x15                  	// #21
  4075e4:	cbz	x27, 4075ec <tigetstr@plt+0x508c>
  4075e8:	add	w22, w22, #0xa
  4075ec:	sxtw	x0, w21
  4075f0:	str	x0, [sp, #128]
  4075f4:	cbz	w28, 407668 <tigetstr@plt+0x5108>
  4075f8:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4075fc:	stp	x8, x5, [sp, #128]
  407600:	ldr	x0, [x0, #4048]
  407604:	ldr	x28, [x0]
  407608:	bl	402130 <getpid@plt>
  40760c:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  407610:	mov	w2, w0
  407614:	add	x4, x4, #0x27e
  407618:	mov	x0, x28
  40761c:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407620:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407624:	add	x3, x3, #0x283
  407628:	add	x1, x1, #0x28e
  40762c:	bl	402500 <fprintf@plt>
  407630:	sxtw	x1, w21
  407634:	add	x0, x20, #0x510
  407638:	ldp	x8, x5, [sp, #128]
  40763c:	add	x0, x0, x1, lsl #2
  407640:	mov	x7, x27
  407644:	mov	x6, x25
  407648:	mov	w2, w22
  40764c:	mov	x1, x19
  407650:	ldr	w3, [x0, #64]
  407654:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407658:	add	x0, x0, #0x32b
  40765c:	mov	x4, x8
  407660:	bl	4070c4 <tigetstr@plt+0x4b64>
  407664:	ldp	x8, x5, [sp, #128]
  407668:	sxtw	x1, w21
  40766c:	add	x0, x20, #0x510
  407670:	add	x1, x0, x1, lsl #2
  407674:	ldr	w1, [x1, #64]
  407678:	cmp	w22, w1
  40767c:	b.lt	407460 <tigetstr@plt+0x4f00>  // b.tstop
  407680:	cbz	x8, 4076a4 <tigetstr@plt+0x5144>
  407684:	ldr	x1, [sp, #104]
  407688:	cmp	x1, x8
  40768c:	b.ne	407460 <tigetstr@plt+0x4f00>  // b.any
  407690:	mov	x2, x1
  407694:	ldr	x1, [x0, #8]
  407698:	mov	x0, x5
  40769c:	bl	402190 <strncmp@plt>
  4076a0:	cbnz	w0, 407460 <tigetstr@plt+0x4f00>
  4076a4:	cbz	x25, 4076cc <tigetstr@plt+0x516c>
  4076a8:	cbz	x24, 407460 <tigetstr@plt+0x4f00>
  4076ac:	cmp	x24, x25
  4076b0:	b.ne	407460 <tigetstr@plt+0x4f00>  // b.any
  4076b4:	add	x0, x20, #0x510
  4076b8:	mov	x2, x24
  4076bc:	ldr	x1, [x0, #16]
  4076c0:	mov	x0, x27
  4076c4:	bl	402190 <strncmp@plt>
  4076c8:	cbnz	w0, 407460 <tigetstr@plt+0x4f00>
  4076cc:	ldr	w0, [x20, #1296]
  4076d0:	tbz	w0, #2, 407744 <tigetstr@plt+0x51e4>
  4076d4:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4076d8:	ldr	x0, [x0, #4048]
  4076dc:	ldr	x28, [x0]
  4076e0:	bl	402130 <getpid@plt>
  4076e4:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  4076e8:	mov	w2, w0
  4076ec:	add	x4, x4, #0x27e
  4076f0:	mov	x0, x28
  4076f4:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  4076f8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4076fc:	add	x3, x3, #0x283
  407700:	add	x1, x1, #0x28e
  407704:	bl	402500 <fprintf@plt>
  407708:	cmp	w21, #0x2
  40770c:	b.eq	4077ac <tigetstr@plt+0x524c>  // b.none
  407710:	ldr	x0, [sp, #120]
  407714:	cmp	w21, #0x0
  407718:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40771c:	add	x1, x1, #0x2f8
  407720:	csel	x1, x1, x0, ne  // ne = any
  407724:	sxtw	x2, w21
  407728:	add	x0, x20, #0x510
  40772c:	mov	w3, w22
  407730:	add	x0, x0, x2, lsl #2
  407734:	ldr	w2, [x0, #64]
  407738:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  40773c:	add	x0, x0, #0x367
  407740:	bl	4070c4 <tigetstr@plt+0x4b64>
  407744:	sxtw	x1, w21
  407748:	add	x0, x20, #0x510
  40774c:	cmp	w21, #0x2
  407750:	add	x25, x0, x1, lsl #2
  407754:	str	w22, [x25, #64]
  407758:	b.ne	407460 <tigetstr@plt+0x4f00>  // b.any
  40775c:	ldr	x0, [sp, #112]
  407760:	mov	x1, x19
  407764:	mov	x2, #0x1000                	// #4096
  407768:	bl	402460 <strncpy@plt>
  40776c:	b	407460 <tigetstr@plt+0x4f00>
  407770:	mov	w21, #0x2                   	// #2
  407774:	b	40759c <tigetstr@plt+0x503c>
  407778:	mov	x25, #0x0                   	// #0
  40777c:	b	4075d4 <tigetstr@plt+0x5074>
  407780:	mov	x27, x1
  407784:	mov	x8, #0x0                   	// #0
  407788:	mov	x5, #0x0                   	// #0
  40778c:	mov	w22, #0x1                   	// #1
  407790:	b	4075e8 <tigetstr@plt+0x5088>
  407794:	mov	x25, #0x0                   	// #0
  407798:	mov	x8, #0x0                   	// #0
  40779c:	mov	x27, #0x0                   	// #0
  4077a0:	mov	x5, #0x0                   	// #0
  4077a4:	mov	w22, #0x1                   	// #1
  4077a8:	b	4075ec <tigetstr@plt+0x508c>
  4077ac:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4077b0:	add	x1, x1, #0x2f1
  4077b4:	b	407724 <tigetstr@plt+0x51c4>
  4077b8:	mov	w19, #0xfffffff4            	// #-12
  4077bc:	b	4074a8 <tigetstr@plt+0x4f48>
  4077c0:	mov	w19, #0xffffffea            	// #-22
  4077c4:	b	407400 <tigetstr@plt+0x4ea0>
  4077c8:	mov	x12, #0x1020                	// #4128
  4077cc:	sub	sp, sp, x12
  4077d0:	adrp	x0, 408000 <tigetstr@plt+0x5aa0>
  4077d4:	add	x0, x0, #0x5bf
  4077d8:	stp	x29, x30, [sp]
  4077dc:	mov	x29, sp
  4077e0:	str	x19, [sp, #16]
  4077e4:	bl	4024e0 <getenv@plt>
  4077e8:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  4077ec:	add	x1, x19, #0x510
  4077f0:	str	x0, [x1, #16]
  4077f4:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4077f8:	add	x0, x0, #0x38b
  4077fc:	bl	4024e0 <getenv@plt>
  407800:	cbz	x0, 40783c <tigetstr@plt+0x52dc>
  407804:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  407808:	mov	x3, x0
  40780c:	add	x2, x2, #0x39b
  407810:	mov	x1, #0x1000                	// #4096
  407814:	add	x0, sp, #0x20
  407818:	bl	4020e0 <snprintf@plt>
  40781c:	add	x0, sp, #0x20
  407820:	bl	407340 <tigetstr@plt+0x4de0>
  407824:	cmn	w0, #0xd
  407828:	b.eq	407850 <tigetstr@plt+0x52f0>  // b.none
  40782c:	add	w1, w0, #0x2
  407830:	cmp	w1, #0x1
  407834:	b.hi	40785c <tigetstr@plt+0x52fc>  // b.pmore
  407838:	b	407850 <tigetstr@plt+0x52f0>
  40783c:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407840:	add	x0, x0, #0x396
  407844:	bl	4024e0 <getenv@plt>
  407848:	mov	x3, x0
  40784c:	cbnz	x0, 407880 <tigetstr@plt+0x5320>
  407850:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407854:	add	x0, x0, #0x3b0
  407858:	bl	407340 <tigetstr@plt+0x4de0>
  40785c:	add	x1, x19, #0x510
  407860:	mov	x12, #0x1020                	// #4128
  407864:	ldp	x29, x30, [sp]
  407868:	ldrb	w2, [x1, #60]
  40786c:	ldr	x19, [sp, #16]
  407870:	orr	w2, w2, #0x8
  407874:	strb	w2, [x1, #60]
  407878:	add	sp, sp, x12
  40787c:	ret
  407880:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  407884:	add	x2, x2, #0x3c7
  407888:	b	407810 <tigetstr@plt+0x52b0>
  40788c:	mov	x12, #0x2190                	// #8592
  407890:	sub	sp, sp, x12
  407894:	stp	x29, x30, [sp]
  407898:	mov	x29, sp
  40789c:	stp	x19, x20, [sp, #16]
  4078a0:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  4078a4:	add	x20, x19, #0x510
  4078a8:	stp	x21, x22, [sp, #32]
  4078ac:	add	x20, x20, #0x8
  4078b0:	ldrb	w0, [x20, #52]
  4078b4:	stp	x23, x24, [sp, #48]
  4078b8:	stp	x25, x26, [sp, #64]
  4078bc:	stp	x27, x28, [sp, #80]
  4078c0:	tbz	w0, #3, 407970 <tigetstr@plt+0x5410>
  4078c4:	orr	w0, w0, #0x4
  4078c8:	strb	w0, [x20, #52]
  4078cc:	add	x20, x19, #0x510
  4078d0:	add	x20, x20, #0x8
  4078d4:	ldr	x0, [x20, #16]
  4078d8:	cbz	x0, 407de4 <tigetstr@plt+0x5884>
  4078dc:	ldr	w0, [x19, #1296]
  4078e0:	tbz	w0, #3, 407928 <tigetstr@plt+0x53c8>
  4078e4:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4078e8:	ldr	x0, [x0, #4048]
  4078ec:	ldr	x21, [x0]
  4078f0:	bl	402130 <getpid@plt>
  4078f4:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  4078f8:	mov	w2, w0
  4078fc:	add	x4, x4, #0x2e5
  407900:	mov	x0, x21
  407904:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407908:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40790c:	add	x3, x3, #0x283
  407910:	add	x1, x1, #0x28e
  407914:	bl	402500 <fprintf@plt>
  407918:	ldr	x1, [x20, #16]
  40791c:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407920:	add	x0, x0, #0x3e4
  407924:	bl	4070c4 <tigetstr@plt+0x4b64>
  407928:	add	x0, x19, #0x510
  40792c:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  407930:	add	x1, x1, #0xc51
  407934:	ldr	x0, [x0, #24]
  407938:	bl	402150 <fopen@plt>
  40793c:	mov	x20, x0
  407940:	cbz	x0, 407a1c <tigetstr@plt+0x54bc>
  407944:	adrp	x24, 409000 <tigetstr@plt+0x6aa0>
  407948:	add	x21, sp, #0x190
  40794c:	add	x23, sp, #0x108
  407950:	add	x24, x24, #0x588
  407954:	mov	x2, x20
  407958:	mov	x0, x21
  40795c:	mov	w1, #0x2000                	// #8192
  407960:	bl	402510 <fgets@plt>
  407964:	cbnz	x0, 407a2c <tigetstr@plt+0x54cc>
  407968:	mov	w21, #0x0                   	// #0
  40796c:	b	407b50 <tigetstr@plt+0x55f0>
  407970:	bl	4077c8 <tigetstr@plt+0x5268>
  407974:	mov	w21, w0
  407978:	ldrb	w0, [x20, #52]
  40797c:	orr	w0, w0, #0x4
  407980:	strb	w0, [x20, #52]
  407984:	cbz	w21, 4078cc <tigetstr@plt+0x536c>
  407988:	add	x0, x19, #0x510
  40798c:	ldr	x0, [x0, #40]
  407990:	cbz	x0, 4079f4 <tigetstr@plt+0x5494>
  407994:	ldr	w0, [x19, #1296]
  407998:	tbz	w0, #3, 4079dc <tigetstr@plt+0x547c>
  40799c:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  4079a0:	ldr	x0, [x0, #4048]
  4079a4:	ldr	x20, [x0]
  4079a8:	bl	402130 <getpid@plt>
  4079ac:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  4079b0:	mov	w2, w0
  4079b4:	add	x4, x4, #0x2e5
  4079b8:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  4079bc:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4079c0:	add	x3, x3, #0x283
  4079c4:	add	x1, x1, #0x28e
  4079c8:	mov	x0, x20
  4079cc:	bl	402500 <fprintf@plt>
  4079d0:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4079d4:	add	x0, x0, #0x452
  4079d8:	bl	4070c4 <tigetstr@plt+0x4b64>
  4079dc:	add	x19, x19, #0x510
  4079e0:	adrp	x3, 407000 <tigetstr@plt+0x4aa0>
  4079e4:	mov	x2, #0x10                  	// #16
  4079e8:	add	x3, x3, #0x160
  4079ec:	ldp	x0, x1, [x19, #32]
  4079f0:	bl	4020b0 <qsort@plt>
  4079f4:	mov	w0, w21
  4079f8:	mov	x12, #0x2190                	// #8592
  4079fc:	ldp	x29, x30, [sp]
  407a00:	ldp	x19, x20, [sp, #16]
  407a04:	ldp	x21, x22, [sp, #32]
  407a08:	ldp	x23, x24, [sp, #48]
  407a0c:	ldp	x25, x26, [sp, #64]
  407a10:	ldp	x27, x28, [sp, #80]
  407a14:	add	sp, sp, x12
  407a18:	ret
  407a1c:	bl	4024d0 <__errno_location@plt>
  407a20:	ldr	w21, [x0]
  407a24:	neg	w21, w21
  407a28:	b	407988 <tigetstr@plt+0x5428>
  407a2c:	mov	x0, x21
  407a30:	mov	w1, #0xa                   	// #10
  407a34:	bl	4023f0 <strchr@plt>
  407a38:	cbnz	x0, 407a54 <tigetstr@plt+0x54f4>
  407a3c:	mov	x0, x20
  407a40:	bl	4022e0 <feof@plt>
  407a44:	cbz	w0, 407b44 <tigetstr@plt+0x55e4>
  407a48:	mov	x0, x21
  407a4c:	bl	401f70 <strlen@plt>
  407a50:	add	x0, x21, x0
  407a54:	strb	wzr, [x0]
  407a58:	bl	402350 <__ctype_b_loc@plt>
  407a5c:	mov	x22, x0
  407a60:	mov	x0, x21
  407a64:	ldr	x3, [x22]
  407a68:	ldrsb	x2, [x0]
  407a6c:	ldrsb	w1, [x0]
  407a70:	ldrh	w2, [x3, x2, lsl #1]
  407a74:	tbnz	w2, #0, 407b5c <tigetstr@plt+0x55fc>
  407a78:	cmp	w1, #0x23
  407a7c:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  407a80:	b.eq	407954 <tigetstr@plt+0x53f4>  // b.none
  407a84:	add	x25, sp, #0x80
  407a88:	mov	x3, x23
  407a8c:	mov	x2, x25
  407a90:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407a94:	add	x1, x1, #0x3f6
  407a98:	bl	402450 <__isoc99_sscanf@plt>
  407a9c:	cmp	w0, #0x2
  407aa0:	b.ne	407954 <tigetstr@plt+0x53f4>  // b.any
  407aa4:	ldrsb	w0, [sp, #128]
  407aa8:	cbz	w0, 407954 <tigetstr@plt+0x53f4>
  407aac:	ldrsb	w0, [sp, #264]
  407ab0:	cbz	w0, 407954 <tigetstr@plt+0x53f4>
  407ab4:	ldr	w0, [x19, #1296]
  407ab8:	str	xzr, [sp, #120]
  407abc:	tbz	w0, #3, 407b04 <tigetstr@plt+0x55a4>
  407ac0:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  407ac4:	ldr	x0, [x0, #4048]
  407ac8:	ldr	x26, [x0]
  407acc:	bl	402130 <getpid@plt>
  407ad0:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  407ad4:	mov	w2, w0
  407ad8:	add	x4, x4, #0x2e5
  407adc:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407ae0:	add	x3, x3, #0x283
  407ae4:	mov	x0, x26
  407ae8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407aec:	add	x1, x1, #0x28e
  407af0:	bl	402500 <fprintf@plt>
  407af4:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407af8:	mov	x1, x25
  407afc:	add	x0, x0, #0x409
  407b00:	bl	4070c4 <tigetstr@plt+0x4b64>
  407b04:	ldrsb	w0, [sp, #264]
  407b08:	str	xzr, [sp, #120]
  407b0c:	cmp	w0, #0x5c
  407b10:	b.eq	407b64 <tigetstr@plt+0x5604>  // b.none
  407b14:	ldr	x1, [x22]
  407b18:	ldrh	w0, [x1, w0, sxtw #1]
  407b1c:	tbz	w0, #10, 407b64 <tigetstr@plt+0x5604>
  407b20:	mov	x0, x23
  407b24:	bl	40843c <tigetstr@plt+0x5edc>
  407b28:	cmp	x0, #0x0
  407b2c:	csel	x0, x0, x23, ne  // ne = any
  407b30:	bl	402260 <strdup@plt>
  407b34:	str	x0, [sp, #120]
  407b38:	cbnz	x0, 407cbc <tigetstr@plt+0x575c>
  407b3c:	mov	w21, #0xfffffff4            	// #-12
  407b40:	b	407b50 <tigetstr@plt+0x55f0>
  407b44:	bl	4024d0 <__errno_location@plt>
  407b48:	ldr	w21, [x0]
  407b4c:	neg	w21, w21
  407b50:	mov	x0, x20
  407b54:	bl	402120 <fclose@plt>
  407b58:	b	407988 <tigetstr@plt+0x5428>
  407b5c:	add	x0, x0, #0x1
  407b60:	b	407a68 <tigetstr@plt+0x5508>
  407b64:	mov	x2, x23
  407b68:	add	x0, sp, #0x78
  407b6c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407b70:	add	x1, x1, #0x412
  407b74:	bl	4020c0 <asprintf@plt>
  407b78:	cmp	w0, #0x0
  407b7c:	b.le	407b3c <tigetstr@plt+0x55dc>
  407b80:	ldr	x1, [sp, #120]
  407b84:	mov	w3, #0x5c                  	// #92
  407b88:	mov	w4, #0x20                  	// #32
  407b8c:	mov	w5, #0xb                   	// #11
  407b90:	mov	x2, x1
  407b94:	mov	w6, #0x9                   	// #9
  407b98:	mov	w7, #0xd                   	// #13
  407b9c:	mov	w8, #0xa                   	// #10
  407ba0:	mov	w9, #0xc                   	// #12
  407ba4:	mov	w10, #0x1b                  	// #27
  407ba8:	mov	w11, #0x8                   	// #8
  407bac:	mov	w12, #0x7                   	// #7
  407bb0:	cbz	x2, 407bbc <tigetstr@plt+0x565c>
  407bb4:	ldrsb	w13, [x2]
  407bb8:	cbnz	w13, 407bf0 <tigetstr@plt+0x5690>
  407bbc:	cbz	x1, 407cbc <tigetstr@plt+0x575c>
  407bc0:	ldr	x2, [sp, #120]
  407bc4:	sub	x2, x1, x2
  407bc8:	cmp	x2, w0, sxtw
  407bcc:	b.le	407cb8 <tigetstr@plt+0x5758>
  407bd0:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407bd4:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407bd8:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407bdc:	add	x3, x3, #0x5a3
  407be0:	add	x1, x1, #0x418
  407be4:	add	x0, x0, #0x425
  407be8:	mov	w2, #0x1ac                 	// #428
  407bec:	bl	4024c0 <__assert_fail@plt>
  407bf0:	cmp	w13, #0x5c
  407bf4:	b.eq	407c04 <tigetstr@plt+0x56a4>  // b.none
  407bf8:	strb	w13, [x1], #1
  407bfc:	add	x2, x2, #0x1
  407c00:	b	407bb0 <tigetstr@plt+0x5650>
  407c04:	ldrsb	w13, [x2, #1]
  407c08:	cmp	w13, #0x76
  407c0c:	b.gt	407c28 <tigetstr@plt+0x56c8>
  407c10:	cmp	w13, #0x5b
  407c14:	b.gt	407c40 <tigetstr@plt+0x56e0>
  407c18:	cmp	w13, #0x23
  407c1c:	b.eq	407cb0 <tigetstr@plt+0x5750>  // b.none
  407c20:	cmp	w13, #0x3f
  407c24:	b.eq	407cb0 <tigetstr@plt+0x5750>  // b.none
  407c28:	mov	x13, x1
  407c2c:	strb	w3, [x13], #2
  407c30:	ldrsb	w14, [x2, #1]
  407c34:	strb	w14, [x1, #1]
  407c38:	mov	x1, x13
  407c3c:	b	407c60 <tigetstr@plt+0x5700>
  407c40:	sub	w13, w13, #0x5c
  407c44:	cmp	w13, #0x1a
  407c48:	b.hi	407c28 <tigetstr@plt+0x56c8>  // b.pmore
  407c4c:	ldrb	w13, [x24, w13, uxtw]
  407c50:	adr	x14, 407c5c <tigetstr@plt+0x56fc>
  407c54:	add	x13, x14, w13, sxtb #2
  407c58:	br	x13
  407c5c:	strb	w12, [x1], #1
  407c60:	add	x2, x2, #0x1
  407c64:	b	407bfc <tigetstr@plt+0x569c>
  407c68:	strb	w11, [x1], #1
  407c6c:	b	407c60 <tigetstr@plt+0x5700>
  407c70:	strb	w10, [x1], #1
  407c74:	b	407c60 <tigetstr@plt+0x5700>
  407c78:	strb	w9, [x1], #1
  407c7c:	b	407c60 <tigetstr@plt+0x5700>
  407c80:	strb	w8, [x1], #1
  407c84:	b	407c60 <tigetstr@plt+0x5700>
  407c88:	strb	w7, [x1], #1
  407c8c:	b	407c60 <tigetstr@plt+0x5700>
  407c90:	strb	w6, [x1], #1
  407c94:	b	407c60 <tigetstr@plt+0x5700>
  407c98:	strb	w5, [x1], #1
  407c9c:	b	407c60 <tigetstr@plt+0x5700>
  407ca0:	strb	w3, [x1], #1
  407ca4:	b	407c60 <tigetstr@plt+0x5700>
  407ca8:	strb	w4, [x1], #1
  407cac:	b	407c60 <tigetstr@plt+0x5700>
  407cb0:	strb	w13, [x1], #1
  407cb4:	b	407c60 <tigetstr@plt+0x5700>
  407cb8:	strb	wzr, [x1]
  407cbc:	ldr	x0, [sp, #120]
  407cc0:	ldr	x1, [x22]
  407cc4:	ldrsb	x2, [x0]
  407cc8:	ldrh	w1, [x1, x2, lsl #1]
  407ccc:	tbz	w1, #10, 407d54 <tigetstr@plt+0x57f4>
  407cd0:	bl	40843c <tigetstr@plt+0x5edc>
  407cd4:	cbnz	x0, 407d2c <tigetstr@plt+0x57cc>
  407cd8:	ldr	w0, [x19, #1296]
  407cdc:	tbz	w0, #3, 407d24 <tigetstr@plt+0x57c4>
  407ce0:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  407ce4:	ldr	x0, [x0, #4048]
  407ce8:	ldr	x21, [x0]
  407cec:	bl	402130 <getpid@plt>
  407cf0:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  407cf4:	mov	w2, w0
  407cf8:	add	x4, x4, #0x2e5
  407cfc:	mov	x0, x21
  407d00:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407d04:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407d08:	add	x3, x3, #0x283
  407d0c:	add	x1, x1, #0x28e
  407d10:	bl	402500 <fprintf@plt>
  407d14:	ldr	x1, [sp, #120]
  407d18:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407d1c:	add	x0, x0, #0x439
  407d20:	bl	4070c4 <tigetstr@plt+0x4b64>
  407d24:	mov	w21, #0xffffffea            	// #-22
  407d28:	b	407d40 <tigetstr@plt+0x57e0>
  407d2c:	bl	402260 <strdup@plt>
  407d30:	mov	x22, x0
  407d34:	ldr	x0, [sp, #120]
  407d38:	cbnz	x22, 407d4c <tigetstr@plt+0x57ec>
  407d3c:	mov	w21, #0xfffffff4            	// #-12
  407d40:	ldr	x0, [sp, #120]
  407d44:	bl	402370 <free@plt>
  407d48:	b	407b50 <tigetstr@plt+0x55f0>
  407d4c:	bl	402370 <free@plt>
  407d50:	str	x22, [sp, #120]
  407d54:	add	x22, x19, #0x510
  407d58:	ldp	x1, x0, [x22, #40]
  407d5c:	add	x22, x22, #0x8
  407d60:	cmp	x1, x0
  407d64:	b.ne	407d8c <tigetstr@plt+0x582c>  // b.any
  407d68:	ldr	x0, [x22, #24]
  407d6c:	add	x1, x1, #0xa
  407d70:	lsl	x1, x1, #4
  407d74:	bl	402250 <realloc@plt>
  407d78:	cbz	x0, 407d3c <tigetstr@plt+0x57dc>
  407d7c:	str	x0, [x22, #24]
  407d80:	ldr	x0, [x22, #32]
  407d84:	add	x0, x0, #0xa
  407d88:	str	x0, [x22, #40]
  407d8c:	add	x22, x19, #0x510
  407d90:	mov	x0, x25
  407d94:	add	x22, x22, #0x8
  407d98:	ldr	x28, [sp, #120]
  407d9c:	ldp	x1, x26, [x22, #24]
  407da0:	add	x27, x1, x26, lsl #4
  407da4:	lsl	x2, x26, #4
  407da8:	stp	x1, x2, [sp, #96]
  407dac:	str	x28, [x27, #8]
  407db0:	bl	402260 <strdup@plt>
  407db4:	ldp	x1, x2, [sp, #96]
  407db8:	str	x0, [x1, x2]
  407dbc:	cbnz	x0, 407dd8 <tigetstr@plt+0x5878>
  407dc0:	mov	x0, x28
  407dc4:	bl	402370 <free@plt>
  407dc8:	ldr	x0, [x27]
  407dcc:	bl	402370 <free@plt>
  407dd0:	stp	xzr, xzr, [x27]
  407dd4:	b	407b3c <tigetstr@plt+0x55dc>
  407dd8:	add	x26, x26, #0x1
  407ddc:	str	x26, [x22, #32]
  407de0:	b	407954 <tigetstr@plt+0x53f4>
  407de4:	mov	w21, #0x0                   	// #0
  407de8:	b	407988 <tigetstr@plt+0x5428>
  407dec:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  407df0:	add	x0, x0, #0x510
  407df4:	ldrb	w1, [x0, #60]
  407df8:	orr	w1, w1, #0x2
  407dfc:	strb	w1, [x0, #60]
  407e00:	ret
  407e04:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  407e08:	add	x0, x0, #0x510
  407e0c:	ldrb	w1, [x0, #60]
  407e10:	and	w1, w1, #0xfffffffd
  407e14:	strb	w1, [x0, #60]
  407e18:	ret
  407e1c:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  407e20:	ldrb	w0, [x0, #1356]
  407e24:	and	w0, w0, #0x1
  407e28:	ret
  407e2c:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  407e30:	ldr	w0, [x0, #1352]
  407e34:	ret
  407e38:	adrp	x3, 41c000 <tigetstr@plt+0x19aa0>
  407e3c:	ldrb	w3, [x3, #1356]
  407e40:	and	w3, w3, #0x3
  407e44:	cmp	w3, #0x1
  407e48:	b.ne	407e54 <tigetstr@plt+0x58f4>  // b.any
  407e4c:	cbz	x0, 407e54 <tigetstr@plt+0x58f4>
  407e50:	b	401f80 <fputs@plt>
  407e54:	ret
  407e58:	stp	x29, x30, [sp, #-64]!
  407e5c:	mov	x29, sp
  407e60:	stp	x19, x20, [sp, #16]
  407e64:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  407e68:	mov	x20, x1
  407e6c:	stp	x21, x22, [sp, #32]
  407e70:	mov	x21, x0
  407e74:	add	x0, x19, #0x510
  407e78:	ldrb	w0, [x0, #60]
  407e7c:	and	w1, w0, #0x3
  407e80:	cmp	w1, #0x1
  407e84:	b.ne	407f44 <tigetstr@plt+0x59e4>  // b.any
  407e88:	stp	x21, xzr, [sp, #48]
  407e8c:	cbz	x21, 407ea8 <tigetstr@plt+0x5948>
  407e90:	ldrsb	w1, [x21]
  407e94:	cbz	w1, 407ea8 <tigetstr@plt+0x5948>
  407e98:	tbz	w0, #2, 407ebc <tigetstr@plt+0x595c>
  407e9c:	add	x0, x19, #0x510
  407ea0:	ldr	x0, [x0, #40]
  407ea4:	cbnz	x0, 407ec8 <tigetstr@plt+0x5968>
  407ea8:	mov	x0, x20
  407eac:	ldp	x19, x20, [sp, #16]
  407eb0:	ldp	x21, x22, [sp, #32]
  407eb4:	ldp	x29, x30, [sp], #64
  407eb8:	ret
  407ebc:	bl	40788c <tigetstr@plt+0x532c>
  407ec0:	cbz	w0, 407e9c <tigetstr@plt+0x593c>
  407ec4:	b	407ea8 <tigetstr@plt+0x5948>
  407ec8:	ldr	w0, [x19, #1296]
  407ecc:	tbz	w0, #3, 407f14 <tigetstr@plt+0x59b4>
  407ed0:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  407ed4:	ldr	x0, [x0, #4048]
  407ed8:	ldr	x22, [x0]
  407edc:	bl	402130 <getpid@plt>
  407ee0:	adrp	x4, 409000 <tigetstr@plt+0x6aa0>
  407ee4:	mov	w2, w0
  407ee8:	add	x4, x4, #0x2e5
  407eec:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  407ef0:	add	x3, x3, #0x283
  407ef4:	mov	x0, x22
  407ef8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  407efc:	add	x1, x1, #0x28e
  407f00:	bl	402500 <fprintf@plt>
  407f04:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407f08:	mov	x1, x21
  407f0c:	add	x0, x0, #0x45e
  407f10:	bl	4070c4 <tigetstr@plt+0x4b64>
  407f14:	add	x19, x19, #0x510
  407f18:	adrp	x4, 407000 <tigetstr@plt+0x4aa0>
  407f1c:	add	x0, sp, #0x30
  407f20:	add	x4, x4, #0x160
  407f24:	mov	x3, #0x10                  	// #16
  407f28:	ldp	x1, x2, [x19, #32]
  407f2c:	bl	402220 <bsearch@plt>
  407f30:	cbz	x0, 407ea8 <tigetstr@plt+0x5948>
  407f34:	ldr	x0, [x0, #8]
  407f38:	cmp	x0, #0x0
  407f3c:	csel	x20, x20, x0, eq  // eq = none
  407f40:	b	407ea8 <tigetstr@plt+0x5948>
  407f44:	mov	x20, #0x0                   	// #0
  407f48:	b	407ea8 <tigetstr@plt+0x5948>
  407f4c:	stp	x29, x30, [sp, #-32]!
  407f50:	mov	x29, sp
  407f54:	str	x19, [sp, #16]
  407f58:	mov	x19, x2
  407f5c:	bl	407e58 <tigetstr@plt+0x58f8>
  407f60:	cbz	x0, 407f74 <tigetstr@plt+0x5a14>
  407f64:	mov	x1, x19
  407f68:	ldr	x19, [sp, #16]
  407f6c:	ldp	x29, x30, [sp], #32
  407f70:	b	407e38 <tigetstr@plt+0x58d8>
  407f74:	ldr	x19, [sp, #16]
  407f78:	ldp	x29, x30, [sp], #32
  407f7c:	ret
  407f80:	mov	x1, x0
  407f84:	adrp	x0, 41c000 <tigetstr@plt+0x19aa0>
  407f88:	ldrb	w0, [x0, #1356]
  407f8c:	and	w0, w0, #0x3
  407f90:	cmp	w0, #0x1
  407f94:	b.ne	407fa4 <tigetstr@plt+0x5a44>  // b.any
  407f98:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407f9c:	add	x0, x0, #0x46a
  407fa0:	b	401f80 <fputs@plt>
  407fa4:	ret
  407fa8:	stp	x29, x30, [sp, #-96]!
  407fac:	mov	x29, sp
  407fb0:	stp	x19, x20, [sp, #16]
  407fb4:	adrp	x19, 41c000 <tigetstr@plt+0x19aa0>
  407fb8:	stp	x21, x22, [sp, #32]
  407fbc:	mov	w22, w0
  407fc0:	add	x0, x19, #0x510
  407fc4:	stp	x23, x24, [sp, #48]
  407fc8:	stp	x25, x26, [sp, #64]
  407fcc:	str	x1, [x0, #8]
  407fd0:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  407fd4:	add	x0, x0, #0x47d
  407fd8:	bl	4024e0 <getenv@plt>
  407fdc:	ldr	w2, [x19, #1296]
  407fe0:	tbnz	w2, #1, 40801c <tigetstr@plt+0x5abc>
  407fe4:	cbz	x0, 408094 <tigetstr@plt+0x5b34>
  407fe8:	add	x1, sp, #0x58
  407fec:	mov	w2, #0x0                   	// #0
  407ff0:	bl	401f60 <strtoul@plt>
  407ff4:	mov	w20, w0
  407ff8:	ldr	x0, [sp, #88]
  407ffc:	cbz	x0, 408018 <tigetstr@plt+0x5ab8>
  408000:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  408004:	add	x1, x1, #0x493
  408008:	bl	402330 <strcmp@plt>
  40800c:	cmp	w0, #0x0
  408010:	mov	w0, #0xffff                	// #65535
  408014:	csel	w20, w20, w0, ne  // ne = any
  408018:	str	w20, [x19, #1296]
  40801c:	ldr	w20, [x19, #1296]
  408020:	cbz	w20, 40806c <tigetstr@plt+0x5b0c>
  408024:	bl	402060 <getuid@plt>
  408028:	mov	w21, w0
  40802c:	bl	402010 <geteuid@plt>
  408030:	cmp	w21, w0
  408034:	b.eq	40809c <tigetstr@plt+0x5b3c>  // b.none
  408038:	adrp	x0, 41b000 <tigetstr@plt+0x18aa0>
  40803c:	orr	w20, w20, #0x1000000
  408040:	str	w20, [x19, #1296]
  408044:	ldr	x0, [x0, #4048]
  408048:	ldr	x20, [x0]
  40804c:	bl	402130 <getpid@plt>
  408050:	adrp	x3, 409000 <tigetstr@plt+0x6aa0>
  408054:	mov	w2, w0
  408058:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  40805c:	add	x3, x3, #0x283
  408060:	add	x1, x1, #0x497
  408064:	mov	x0, x20
  408068:	bl	402500 <fprintf@plt>
  40806c:	ldr	w0, [x19, #1296]
  408070:	add	x21, x19, #0x510
  408074:	cmp	w22, #0x2
  408078:	add	x21, x21, #0x8
  40807c:	orr	w0, w0, #0x2
  408080:	str	w0, [x19, #1296]
  408084:	b.ne	4080b4 <tigetstr@plt+0x5b54>  // b.any
  408088:	str	w22, [x21, #48]
  40808c:	mov	w20, #0xffffffff            	// #-1
  408090:	b	4080f0 <tigetstr@plt+0x5b90>
  408094:	str	wzr, [x19, #1296]
  408098:	b	40801c <tigetstr@plt+0x5abc>
  40809c:	bl	402390 <getgid@plt>
  4080a0:	mov	w21, w0
  4080a4:	bl	401fe0 <getegid@plt>
  4080a8:	cmp	w21, w0
  4080ac:	b.ne	408038 <tigetstr@plt+0x5ad8>  // b.any
  4080b0:	b	40806c <tigetstr@plt+0x5b0c>
  4080b4:	mov	w0, #0x1                   	// #1
  4080b8:	bl	402420 <isatty@plt>
  4080bc:	cbnz	w0, 4080cc <tigetstr@plt+0x5b6c>
  4080c0:	mov	w0, #0x1                   	// #1
  4080c4:	str	w0, [x21, #48]
  4080c8:	b	40808c <tigetstr@plt+0x5b2c>
  4080cc:	str	w22, [x21, #48]
  4080d0:	cmp	w22, #0x3
  4080d4:	b.ne	40808c <tigetstr@plt+0x5b2c>  // b.any
  4080d8:	bl	40716c <tigetstr@plt+0x4c0c>
  4080dc:	mov	w20, w0
  4080e0:	cbz	w0, 4080f0 <tigetstr@plt+0x5b90>
  4080e4:	bl	4077c8 <tigetstr@plt+0x5268>
  4080e8:	cbz	w0, 408114 <tigetstr@plt+0x5bb4>
  4080ec:	str	wzr, [x21, #48]
  4080f0:	add	x0, x19, #0x510
  4080f4:	add	x0, x0, #0x8
  4080f8:	ldr	w1, [x0, #48]
  4080fc:	cbz	w1, 408134 <tigetstr@plt+0x5bd4>
  408100:	cmp	w1, #0x2
  408104:	b.eq	4082e8 <tigetstr@plt+0x5d88>  // b.none
  408108:	ldrb	w1, [x0, #52]
  40810c:	and	w1, w1, #0xfffffffe
  408110:	b	4082f0 <tigetstr@plt+0x5d90>
  408114:	ldp	w1, w0, [x21, #56]
  408118:	cmp	w1, w0
  40811c:	cset	w0, gt
  408120:	str	w0, [x21, #48]
  408124:	adrp	x0, 407000 <tigetstr@plt+0x4aa0>
  408128:	add	x0, x0, #0x26c
  40812c:	bl	408510 <tigetstr@plt+0x5fb0>
  408130:	b	4080f0 <tigetstr@plt+0x5b90>
  408134:	cmn	w20, #0x1
  408138:	b.ne	4082e0 <tigetstr@plt+0x5d80>  // b.any
  40813c:	bl	40716c <tigetstr@plt+0x4c0c>
  408140:	and	w20, w0, #0x1
  408144:	add	x0, x19, #0x510
  408148:	ldrb	w1, [x0, #60]
  40814c:	bfxil	w1, w20, #0, #1
  408150:	strb	w1, [x0, #60]
  408154:	ldr	w0, [x19, #1296]
  408158:	add	x21, x19, #0x510
  40815c:	tbz	w0, #2, 4082bc <tigetstr@plt+0x5d5c>
  408160:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408164:	add	x0, x0, #0x4d0
  408168:	bl	4022f0 <puts@plt>
  40816c:	ldr	x1, [x21, #8]
  408170:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408174:	add	x0, x0, #0x4d8
  408178:	bl	4024b0 <printf@plt>
  40817c:	ldr	x1, [x21, #16]
  408180:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408184:	add	x0, x0, #0x4ea
  408188:	bl	4024b0 <printf@plt>
  40818c:	ldr	x1, [x21, #24]
  408190:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408194:	add	x0, x0, #0x4fc
  408198:	bl	4024b0 <printf@plt>
  40819c:	ldr	w0, [x21, #56]
  4081a0:	cmp	w0, #0x3
  4081a4:	b.eq	4082f8 <tigetstr@plt+0x5d98>  // b.none
  4081a8:	cbz	w0, 408304 <tigetstr@plt+0x5da4>
  4081ac:	cmp	w0, #0x1
  4081b0:	b.eq	408310 <tigetstr@plt+0x5db0>  // b.none
  4081b4:	cmp	w0, #0x2
  4081b8:	adrp	x2, 409000 <tigetstr@plt+0x6aa0>
  4081bc:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  4081c0:	add	x0, x2, #0x479
  4081c4:	add	x1, x1, #0xa3d
  4081c8:	csel	x1, x1, x0, eq  // eq = none
  4081cc:	add	x24, x19, #0x510
  4081d0:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4081d4:	add	x0, x0, #0x511
  4081d8:	bl	4024b0 <printf@plt>
  4081dc:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  4081e0:	add	x0, x0, #0x51d
  4081e4:	ldrb	w1, [x24, #60]
  4081e8:	adrp	x22, 41b000 <tigetstr@plt+0x18aa0>
  4081ec:	adrp	x23, 409000 <tigetstr@plt+0x6aa0>
  4081f0:	add	x23, x23, #0x566
  4081f4:	and	w1, w1, #0x1
  4081f8:	bl	4024b0 <printf@plt>
  4081fc:	ldrb	w1, [x24, #60]
  408200:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408204:	add	x0, x0, #0x52f
  408208:	adrp	x25, 409000 <tigetstr@plt+0x6aa0>
  40820c:	mov	x21, #0x0                   	// #0
  408210:	add	x25, x25, #0x576
  408214:	ubfx	x1, x1, #1, #1
  408218:	bl	4024b0 <printf@plt>
  40821c:	ldrb	w1, [x24, #60]
  408220:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408224:	add	x0, x0, #0x53f
  408228:	ubfx	x1, x1, #3, #1
  40822c:	bl	4024b0 <printf@plt>
  408230:	ldrb	w1, [x24, #60]
  408234:	adrp	x0, 409000 <tigetstr@plt+0x6aa0>
  408238:	add	x0, x0, #0x551
  40823c:	ubfx	x1, x1, #2, #1
  408240:	bl	4024b0 <printf@plt>
  408244:	ldr	x20, [x22, #4056]
  408248:	mov	w0, #0xa                   	// #10
  40824c:	ldr	x1, [x20]
  408250:	bl	4020a0 <fputc@plt>
  408254:	ldr	w2, [x24, #64]
  408258:	mov	x0, x23
  40825c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  408260:	add	x1, x1, #0x2ff
  408264:	bl	4024b0 <printf@plt>
  408268:	ldr	w2, [x24, #68]
  40826c:	mov	x0, x23
  408270:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  408274:	add	x1, x1, #0x2f8
  408278:	bl	4024b0 <printf@plt>
  40827c:	ldr	w2, [x24, #72]
  408280:	mov	x0, x23
  408284:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  408288:	add	x1, x1, #0x2f1
  40828c:	bl	4024b0 <printf@plt>
  408290:	ldr	x1, [x20]
  408294:	mov	w0, #0xa                   	// #10
  408298:	bl	4020a0 <fputc@plt>
  40829c:	ldr	x0, [x24, #40]
  4082a0:	add	x23, x24, #0x8
  4082a4:	cmp	x21, x0
  4082a8:	b.cc	40831c <tigetstr@plt+0x5dbc>  // b.lo, b.ul, b.last
  4082ac:	ldr	x22, [x22, #4056]
  4082b0:	mov	w0, #0xa                   	// #10
  4082b4:	ldr	x1, [x22]
  4082b8:	bl	4020a0 <fputc@plt>
  4082bc:	add	x19, x19, #0x510
  4082c0:	ldp	x21, x22, [sp, #32]
  4082c4:	ldrb	w0, [x19, #60]
  4082c8:	ldp	x19, x20, [sp, #16]
  4082cc:	and	w0, w0, #0x1
  4082d0:	ldp	x23, x24, [sp, #48]
  4082d4:	ldp	x25, x26, [sp, #64]
  4082d8:	ldp	x29, x30, [sp], #96
  4082dc:	ret
  4082e0:	and	w20, w20, #0x1
  4082e4:	b	408144 <tigetstr@plt+0x5be4>
  4082e8:	ldrb	w1, [x0, #52]
  4082ec:	orr	w1, w1, #0x1
  4082f0:	strb	w1, [x0, #52]
  4082f4:	b	408154 <tigetstr@plt+0x5bf4>
  4082f8:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  4082fc:	add	x1, x1, #0x46f
  408300:	b	4081cc <tigetstr@plt+0x5c6c>
  408304:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  408308:	add	x1, x1, #0xa44
  40830c:	b	4081cc <tigetstr@plt+0x5c6c>
  408310:	adrp	x1, 408000 <tigetstr@plt+0x5aa0>
  408314:	add	x1, x1, #0xa37
  408318:	b	4081cc <tigetstr@plt+0x5c6c>
  40831c:	mov	x1, x21
  408320:	mov	x0, x25
  408324:	bl	4024b0 <printf@plt>
  408328:	lsl	x26, x21, #4
  40832c:	ldr	x0, [x23, #24]
  408330:	mov	x1, #0x0                   	// #0
  408334:	ldr	x2, [x20]
  408338:	add	x21, x21, #0x1
  40833c:	ldr	x0, [x0, x26]
  408340:	bl	407f4c <tigetstr@plt+0x59ec>
  408344:	ldr	x0, [x23, #24]
  408348:	ldr	x1, [x20]
  40834c:	ldr	x0, [x0, x26]
  408350:	bl	401f80 <fputs@plt>
  408354:	ldr	x0, [x20]
  408358:	bl	407f80 <tigetstr@plt+0x5a20>
  40835c:	ldr	x1, [x20]
  408360:	mov	w0, #0xa                   	// #10
  408364:	bl	4020a0 <fputc@plt>
  408368:	b	40829c <tigetstr@plt+0x5d3c>
  40836c:	cbz	x0, 4083d0 <tigetstr@plt+0x5e70>
  408370:	stp	x29, x30, [sp, #-48]!
  408374:	mov	x29, sp
  408378:	stp	x19, x20, [sp, #16]
  40837c:	mov	x20, x0
  408380:	str	x21, [sp, #32]
  408384:	ldrsb	w0, [x0]
  408388:	cbz	w0, 4083c8 <tigetstr@plt+0x5e68>
  40838c:	adrp	x21, 41b000 <tigetstr@plt+0x18aa0>
  408390:	add	x21, x21, #0xc68
  408394:	mov	x19, #0x0                   	// #0
  408398:	ldr	x1, [x21, x19, lsl #3]
  40839c:	mov	x0, x20
  4083a0:	bl	402230 <strcasecmp@plt>
  4083a4:	cbnz	w0, 4083bc <tigetstr@plt+0x5e5c>
  4083a8:	mov	w0, w19
  4083ac:	ldp	x19, x20, [sp, #16]
  4083b0:	ldr	x21, [sp, #32]
  4083b4:	ldp	x29, x30, [sp], #48
  4083b8:	ret
  4083bc:	add	x19, x19, #0x1
  4083c0:	cmp	x19, #0x4
  4083c4:	b.ne	408398 <tigetstr@plt+0x5e38>  // b.any
  4083c8:	mov	w0, #0xffffffea            	// #-22
  4083cc:	b	4083ac <tigetstr@plt+0x5e4c>
  4083d0:	mov	w0, #0xffffffea            	// #-22
  4083d4:	ret
  4083d8:	stp	x29, x30, [sp, #-32]!
  4083dc:	mov	x29, sp
  4083e0:	stp	x19, x20, [sp, #16]
  4083e4:	mov	x19, x0
  4083e8:	mov	x20, x1
  4083ec:	cbz	x0, 408400 <tigetstr@plt+0x5ea0>
  4083f0:	ldrsb	w0, [x0]
  4083f4:	cmp	w0, #0x3d
  4083f8:	b.ne	408400 <tigetstr@plt+0x5ea0>  // b.any
  4083fc:	add	x19, x19, #0x1
  408400:	mov	x0, x19
  408404:	bl	40836c <tigetstr@plt+0x5e0c>
  408408:	tbz	w0, #31, 408424 <tigetstr@plt+0x5ec4>
  40840c:	adrp	x1, 409000 <tigetstr@plt+0x6aa0>
  408410:	mov	x3, x19
  408414:	mov	x2, x20
  408418:	add	x1, x1, #0x3f
  40841c:	mov	w0, #0x1                   	// #1
  408420:	bl	402470 <errx@plt>
  408424:	ldp	x19, x20, [sp, #16]
  408428:	ldp	x29, x30, [sp], #32
  40842c:	ret
  408430:	ldr	x0, [x0]
  408434:	ldr	x1, [x1]
  408438:	b	402330 <strcmp@plt>
  40843c:	stp	x29, x30, [sp, #-32]!
  408440:	mov	x29, sp
  408444:	stp	x0, xzr, [sp, #16]
  408448:	cbnz	x0, 408458 <tigetstr@plt+0x5ef8>
  40844c:	mov	x0, #0x0                   	// #0
  408450:	ldp	x29, x30, [sp], #32
  408454:	ret
  408458:	adrp	x4, 408000 <tigetstr@plt+0x5aa0>
  40845c:	mov	x3, #0x10                  	// #16
  408460:	adrp	x1, 41b000 <tigetstr@plt+0x18aa0>
  408464:	add	x4, x4, #0x430
  408468:	add	x1, x1, #0xc88
  40846c:	add	x0, sp, x3
  408470:	mov	x2, #0x15                  	// #21
  408474:	bl	402220 <bsearch@plt>
  408478:	cbz	x0, 40844c <tigetstr@plt+0x5eec>
  40847c:	ldr	x0, [x0, #8]
  408480:	b	408450 <tigetstr@plt+0x5ef0>
  408484:	nop
  408488:	stp	x29, x30, [sp, #-64]!
  40848c:	mov	x29, sp
  408490:	stp	x19, x20, [sp, #16]
  408494:	adrp	x20, 41b000 <tigetstr@plt+0x18aa0>
  408498:	add	x20, x20, #0x9c0
  40849c:	stp	x21, x22, [sp, #32]
  4084a0:	adrp	x21, 41b000 <tigetstr@plt+0x18aa0>
  4084a4:	add	x21, x21, #0x9b8
  4084a8:	sub	x20, x20, x21
  4084ac:	mov	w22, w0
  4084b0:	stp	x23, x24, [sp, #48]
  4084b4:	mov	x23, x1
  4084b8:	mov	x24, x2
  4084bc:	bl	401ef8 <mbrtowc@plt-0x38>
  4084c0:	cmp	xzr, x20, asr #3
  4084c4:	b.eq	4084f0 <tigetstr@plt+0x5f90>  // b.none
  4084c8:	asr	x20, x20, #3
  4084cc:	mov	x19, #0x0                   	// #0
  4084d0:	ldr	x3, [x21, x19, lsl #3]
  4084d4:	mov	x2, x24
  4084d8:	add	x19, x19, #0x1
  4084dc:	mov	x1, x23
  4084e0:	mov	w0, w22
  4084e4:	blr	x3
  4084e8:	cmp	x20, x19
  4084ec:	b.ne	4084d0 <tigetstr@plt+0x5f70>  // b.any
  4084f0:	ldp	x19, x20, [sp, #16]
  4084f4:	ldp	x21, x22, [sp, #32]
  4084f8:	ldp	x23, x24, [sp, #48]
  4084fc:	ldp	x29, x30, [sp], #64
  408500:	ret
  408504:	nop
  408508:	ret
  40850c:	nop
  408510:	adrp	x2, 41c000 <tigetstr@plt+0x19aa0>
  408514:	mov	x1, #0x0                   	// #0
  408518:	ldr	x2, [x2, #808]
  40851c:	b	402090 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000408520 <.fini>:
  408520:	stp	x29, x30, [sp, #-16]!
  408524:	mov	x29, sp
  408528:	ldp	x29, x30, [sp], #16
  40852c:	ret
