Qflow static timing analysis logfile created on Sunday 19 February 2023 12:13:30 AM IST
Converting qrouter output to vesta delay format
Running rc2dly -r Paritygen.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d Paritygen.dly
Converting qrouter output to SPEF delay format
Running rc2dly -D : -r Paritygen.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d Paritygen.spef
Converting qrouter output to SDF delay format
Running rc2dly -r Paritygen.rc -l /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib -d Paritygen.sdf
Running vesta static timing analysis with back-annotated extracted wire delays
vesta -c -d Paritygen.dly --long Paritygen.rtlnopwr.v /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib
----------------------------------------------
Vesta static timing analysis tool
for qflow 1.3.17
(c) 2013-2018 Tim Edwards, Open Circuit Design
----------------------------------------------

Parsing library "osu018_stdcells"
End of library at line 6141
Parsing module "Paritygen"
Lib read /usr/local/share/qflow/tech/osu018/osu018_stdcells.lib:  Processed 6142 lines.
Verilog netlist read:  Processed 112 lines.
Number of paths analyzed:  0

Top 0 maximum delay paths:
Computed maximum clock frequency (zero margin) = inf MHz
-----------------------------------------

Number of paths analyzed:  0

Top 0 minimum delay paths:
Design meets minimum hold timing.
-----------------------------------------

Number of paths analyzed:  4

Top 4 maximum delay paths:
Path input pin in[13] to output pin oddp delay 732.319 ps
      0.2 ps  in[13]:              ->   INVX1_12/A
     56.6 ps     _2_:   INVX1_12/Y -> NAND2X1_30/A
    163.8 ps    _11_: NAND2X1_30/Y -> AOI22X1_12/A
    298.3 ps    _70_: AOI22X1_12/Y ->   NOR2X1_2/B
    372.7 ps    _71_:   NOR2X1_2/Y ->  OAI21X1_1/C
    478.3 ps    _74_:  OAI21X1_1/Y ->  NAND3X1_4/A
    590.7 ps     _1_:  NAND3X1_4/Y -> NAND2X1_25/A
    661.8 ps    _83_: NAND2X1_25/Y ->    BUFX2_5/A
    732.3 ps    oddp:    BUFX2_5/Y -> oddp

Path input pin in[13] to output pin evenp delay 729.389 ps
      0.2 ps  in[13]:              ->   INVX1_12/A
     56.6 ps     _2_:   INVX1_12/Y -> NAND2X1_30/A
    163.8 ps    _11_: NAND2X1_30/Y -> AOI22X1_16/A
    298.0 ps    _15_: AOI22X1_16/Y ->   NOR2X1_4/B
    369.0 ps    _16_:   NOR2X1_4/Y ->  NAND2X1_9/A
    475.0 ps    _32_:  NAND2X1_9/Y ->  NAND3X1_1/A
    584.9 ps    _68_:  NAND3X1_1/Y -> NAND2X1_24/A
    658.3 ps    _81_: NAND2X1_24/Y ->    BUFX2_3/A
    729.4 ps   evenp:    BUFX2_3/Y -> evenp

Path input pin in[0] to output pin oddche delay 126.522 ps
      1.0 ps   in[0]:           -> INVX1_5/A
     55.5 ps    _82_: INVX1_5/Y -> BUFX2_4/A
    126.5 ps  oddche: BUFX2_4/Y -> oddche

Path input pin in[0] to output pin evenche delay 66.1057 ps
      1.1 ps    in[0]:           -> BUFX2_2/A
     66.1 ps  evenche: BUFX2_2/Y -> evenche

-----------------------------------------

Number of paths analyzed:  4

Top 4 minimum delay paths:
Path input pin in[0] to output pin evenche delay 62.7027 ps
      1.1 ps    in[0]:           -> BUFX2_2/A
     62.7 ps  evenche: BUFX2_2/Y -> evenche

Path input pin in[0] to output pin oddche delay 126.522 ps
      1.0 ps   in[0]:           -> INVX1_5/A
     55.5 ps    _82_: INVX1_5/Y -> BUFX2_4/A
    126.5 ps  oddche: BUFX2_4/Y -> oddche

Path input pin in[14] to output pin oddp delay 465.732 ps
      0.4 ps  in[14]:              ->  NAND2X1_2/B
     83.8 ps    _20_:  NAND2X1_2/Y ->  AOI22X1_1/D
    176.2 ps    _25_:  AOI22X1_1/Y ->  OAI22X1_1/C
    291.4 ps    _33_:  OAI22X1_1/Y ->  NAND3X1_3/B
    344.6 ps     _0_:  NAND3X1_3/Y -> NAND2X1_25/B
    397.1 ps    _83_: NAND2X1_25/Y ->    BUFX2_5/A
    465.7 ps    oddp:    BUFX2_5/Y -> oddp

Path input pin in[14] to output pin evenp delay 470.175 ps
      0.5 ps  in[14]:              ->  NAND2X1_5/A
     86.9 ps    _26_:  NAND2X1_5/Y -> AOI22X1_11/C
    173.2 ps    _69_: AOI22X1_11/Y ->  OAI21X1_2/A
    294.6 ps    _76_:  OAI21X1_2/Y ->  NAND3X1_2/B
    347.0 ps    _80_:  NAND3X1_2/Y -> NAND2X1_24/B
    401.0 ps    _81_: NAND2X1_24/Y ->    BUFX2_3/A
    470.2 ps   evenp:    BUFX2_3/Y -> evenp

-----------------------------------------

