// Seed: 3860210472
module module_0 (
    input supply0 id_0
);
endmodule
macromodule module_1 (
    input tri1 id_0,
    input tri  id_1
);
  wire id_3;
  module_0 modCall_1 (id_0);
  assign modCall_1.type_2 = 0;
endmodule
module module_2 (
    output supply0 id_0
);
  wire id_2, id_3;
endmodule
module module_3 (
    input tri0 id_0,
    input supply1 id_1,
    output supply1 id_2,
    output supply1 id_3,
    input uwire id_4,
    output tri0 id_5
);
  wand id_7 = id_4;
  wor  id_8 = id_1;
  module_2 modCall_1 (id_2);
  assign modCall_1.id_0 = 0;
  final $display(1'b0);
  tri0 id_9, id_10 = 1'b0;
  uwire id_11 = -1'b0, id_12, id_13;
  assign id_9 = 1;
  assign id_8 = 1'b0;
  always id_3 = -1;
endmodule
