../bench/verilog/spi_slave_model.v
../bench/verilog/tb_spi_top.v
../bench/verilog/wb_master_model.v
../rtl/verilog/spi_clgen.v
../rtl/verilog/spi_shift.v
../rtl/verilog/spi_top.v
