

================================================================
== Vitis HLS Report for 'Dense'
================================================================
* Date:           Sat Apr 20 12:09:58 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dense
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  3.239 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- output_loop  |        ?|        ?|  139 ~ 235|          -|          -|     ?|        no|
        +---------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 24 
23 --> 22 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Out_LP_now = alloca i32 1"   --->   Operation 25 'alloca' 'Out_LP_now' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.00ns)   --->   "%feature_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_out" [dense/dense.cpp:207]   --->   Operation 26 'read' 'feature_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (1.00ns)   --->   "%bias_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %bias" [dense/dense.cpp:207]   --->   Operation 27 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 28 [1/1] (1.00ns)   --->   "%Weight4_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight4" [dense/dense.cpp:207]   --->   Operation 28 'read' 'Weight4_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 29 [1/1] (1.00ns)   --->   "%Weight3_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight3" [dense/dense.cpp:207]   --->   Operation 29 'read' 'Weight3_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 30 [1/1] (1.00ns)   --->   "%Weight2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight2" [dense/dense.cpp:207]   --->   Operation 30 'read' 'Weight2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%Weight1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %Weight1" [dense/dense.cpp:207]   --->   Operation 31 'read' 'Weight1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 32 [1/1] (1.00ns)   --->   "%feature_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %feature_in" [dense/dense.cpp:207]   --->   Operation 32 'read' 'feature_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 33 [2/2] (1.00ns)   --->   "%relu_en_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %relu_en" [dense/dense.cpp:207]   --->   Operation 33 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 34 [2/2] (1.00ns)   --->   "%CHout_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHout" [dense/dense.cpp:207]   --->   Operation 34 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 35 [2/2] (1.00ns)   --->   "%CHin_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHin" [dense/dense.cpp:207]   --->   Operation 35 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln241 = store i31 0, i31 %Out_LP_now" [dense/dense.cpp:241]   --->   Operation 36 'store' 'store_ln241' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.00>
ST_2 : Operation 37 [1/2] (1.00ns)   --->   "%relu_en_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %relu_en" [dense/dense.cpp:207]   --->   Operation 37 'read' 'relu_en_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 38 [1/2] (1.00ns)   --->   "%CHout_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHout" [dense/dense.cpp:207]   --->   Operation 38 'read' 'CHout_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 39 [1/2] (1.00ns)   --->   "%CHin_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %CHin" [dense/dense.cpp:207]   --->   Operation 39 'read' 'CHin_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 40 [7/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 40 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.23>
ST_4 : Operation 41 [7/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 41 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 42 [6/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 42 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.23>
ST_5 : Operation 43 [6/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 43 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 44 [5/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 44 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.23>
ST_6 : Operation 45 [5/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 45 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 46 [4/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 46 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.23>
ST_7 : Operation 47 [4/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 47 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 48 [3/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 48 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.23>
ST_8 : Operation 49 [3/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 49 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 50 [2/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 50 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.23>
ST_9 : Operation 51 [2/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 51 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 52 [1/7] (3.23ns)   --->   "%conv1 = sitofp i32 %CHin_read" [dense/dense.cpp:230]   --->   Operation 52 'sitofp' 'conv1' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.23>
ST_10 : Operation 53 [1/7] (3.23ns)   --->   "%conv = sitofp i32 %CHout_read" [dense/dense.cpp:229]   --->   Operation 53 'sitofp' 'conv' <Predicate = true> <Delay = 3.23> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 6> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 54 [6/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 54 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.56>
ST_11 : Operation 55 [6/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 55 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 56 [5/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 56 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.56>
ST_12 : Operation 57 [5/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 57 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 58 [4/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 58 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.56>
ST_13 : Operation 59 [4/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 59 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 60 [3/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 60 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.56>
ST_14 : Operation 61 [3/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 61 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 62 [2/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 62 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.56>
ST_15 : Operation 63 [2/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 63 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 64 [1/6] (2.56ns)   --->   "%dc_2 = fmul i32 %conv1, i32 0.0078125" [dense/dense.cpp:230]   --->   Operation 64 'fmul' 'dc_2' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.56>
ST_16 : Operation 65 [1/6] (2.56ns)   --->   "%dc = fmul i32 %conv, i32 0.03125" [dense/dense.cpp:229]   --->   Operation 65 'fmul' 'dc' <Predicate = true> <Delay = 2.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 5> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%data_V_3 = bitcast i32 %dc_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 66 'bitcast' 'data_V_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_3, i32 31"   --->   Operation 67 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%xs_exp_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_3, i32 23, i32 30"   --->   Operation 68 'partselect' 'xs_exp_V_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%trunc_ln21_1 = trunc i32 %data_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 69 'trunc' 'trunc_ln21_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%or_ln21_2 = or i8 %trunc_ln21_1, i8 %xs_exp_V_10" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 70 'or' 'or_ln21_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%tmp_1_i9 = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V_3, i32 8, i32 22" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 71 'partselect' 'tmp_1_i9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21_1)   --->   "%tmp_2_i1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1_i9, i8 %or_ln21_2" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 72 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln21_1 = icmp_eq  i23 %tmp_2_i1, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 73 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%index_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_V_3, i32 23, i32 27"   --->   Operation 74 'partselect' 'index_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i5 %index_1"   --->   Operation 75 'zext' 'zext_ln541_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "%mask_table_addr_1 = getelementptr i23 %mask_table, i64 0, i64 %zext_ln541_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 76 'getelementptr' 'mask_table_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 77 [2/2] (0.67ns)   --->   "%mask_1 = load i5 %mask_table_addr_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 77 'load' 'mask_1' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_16 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln368_1 = trunc i32 %data_V_3"   --->   Operation 78 'trunc' 'trunc_ln368_1' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.53>
ST_17 : Operation 79 [1/1] (0.00ns)   --->   "%data_V = bitcast i32 %dc" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 79 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V, i32 31"   --->   Operation 80 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (0.00ns)   --->   "%xs_exp_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V, i32 23, i32 30"   --->   Operation 81 'partselect' 'xs_exp_V_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%trunc_ln21 = trunc i32 %data_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 82 'trunc' 'trunc_ln21' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%or_ln21 = or i8 %trunc_ln21, i8 %xs_exp_V_8" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 83 'or' 'or_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%tmp_1_i = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %data_V, i32 8, i32 22" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 84 'partselect' 'tmp_1_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln21)   --->   "%tmp_2_i = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i15.i8, i15 %tmp_1_i, i8 %or_ln21" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 85 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (1.05ns) (out node of the LUT)   --->   "%icmp_ln21 = icmp_eq  i23 %tmp_2_i, i23 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 86 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 87 [1/1] (0.00ns)   --->   "%index = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %data_V, i32 23, i32 27"   --->   Operation 87 'partselect' 'index' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i5 %index"   --->   Operation 88 'zext' 'zext_ln541' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%mask_table_addr = getelementptr i23 %mask_table, i64 0, i64 %zext_ln541" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:34->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 89 'getelementptr' 'mask_table_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [2/2] (0.67ns)   --->   "%mask = load i5 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 90 'load' 'mask' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_17 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i32 %data_V"   --->   Operation 91 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 92 [1/1] (0.84ns)   --->   "%icmp_ln1035_2 = icmp_ult  i8 %xs_exp_V_10, i8 127"   --->   Operation 92 'icmp' 'icmp_ln1035_2' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 93 [1/1] (0.84ns)   --->   "%icmp_ln1035_3 = icmp_ugt  i8 %xs_exp_V_10, i8 150"   --->   Operation 93 'icmp' 'icmp_ln1035_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 94 [1/2] (0.67ns)   --->   "%mask_1 = load i5 %mask_table_addr_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 94 'load' 'mask_1' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln30_1 = zext i23 %mask_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:30->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 95 'zext' 'zext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%p_Result_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_6, i31 0"   --->   Operation 96 'bitconcatenate' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%bitcast_ln356_2 = bitcast i32 %p_Result_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 97 'bitcast' 'bitcast_ln356_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368_1"   --->   Operation 98 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (1.01ns)   --->   "%data_V_4 = add i32 %zext_ln30_1, i32 %p_Result_8"   --->   Operation 99 'add' 'data_V_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_exp_V_5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_4, i32 23, i32 30"   --->   Operation 100 'partselect' 'xs_exp_V_5' <Predicate = (!p_Result_6)> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%or_ln779_1 = or i32 %data_V_3, i32 %data_V_4"   --->   Operation 101 'or' 'or_ln779_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_sign_V_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln779_1, i32 31"   --->   Operation 102 'bitselect' 'xs_sign_V_5' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_exp_V_11 = select i1 %p_Result_6, i8 %xs_exp_V_10, i8 %xs_exp_V_5"   --->   Operation 103 'select' 'xs_exp_V_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%trunc_ln779_2 = trunc i32 %data_V_3"   --->   Operation 104 'trunc' 'trunc_ln779_2' <Predicate = (p_Result_6)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%trunc_ln779_3 = trunc i32 %data_V_4"   --->   Operation 105 'trunc' 'trunc_ln779_3' <Predicate = (!p_Result_6)> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_sig_V_2 = select i1 %p_Result_6, i23 %trunc_ln779_2, i23 %trunc_ln779_3"   --->   Operation 106 'select' 'xs_sig_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xor_ln1497_1 = xor i23 %mask_1, i23 8388607"   --->   Operation 107 'xor' 'xor_ln1497_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%xs_sig_V_5 = and i23 %xs_sig_V_2, i23 %xor_ln1497_1"   --->   Operation 108 'and' 'xs_sig_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_3)   --->   "%p_Result_9 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %xs_sign_V_5, i8 %xs_exp_V_11, i23 %xs_sig_V_5"   --->   Operation 109 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.39ns) (out node of the LUT)   --->   "%bitcast_ln356_3 = bitcast i32 %p_Result_9" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 110 'bitcast' 'bitcast_ln356_3' <Predicate = true> <Delay = 0.39>
ST_17 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%or_ln21_3 = or i1 %p_Result_6, i1 %icmp_ln21_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 111 'or' 'or_ln21_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_1)   --->   "%and_ln21_1 = and i1 %icmp_ln1035_2, i1 %or_ln21_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 112 'and' 'and_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 113 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln21_1 = select i1 %and_ln21_1, i32 %bitcast_ln356_2, i32 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 113 'select' 'select_ln21_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035_2)   --->   "%or_ln1035_1 = or i1 %icmp_ln1035_2, i1 %icmp_ln1035_3"   --->   Operation 114 'or' 'or_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 115 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1035_2 = select i1 %or_ln1035_1, i32 %select_ln21_1, i32 %bitcast_ln356_3"   --->   Operation 115 'select' 'select_ln1035_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.53>
ST_18 : Operation 116 [1/1] (0.84ns)   --->   "%icmp_ln1035 = icmp_ult  i8 %xs_exp_V_8, i8 127"   --->   Operation 116 'icmp' 'icmp_ln1035' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 117 [1/1] (0.84ns)   --->   "%icmp_ln1035_1 = icmp_ugt  i8 %xs_exp_V_8, i8 150"   --->   Operation 117 'icmp' 'icmp_ln1035_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 118 [1/2] (0.67ns)   --->   "%mask = load i5 %mask_table_addr" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 118 'load' 'mask' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 32> <ROM>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i23 %mask" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:30->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 119 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%p_Result_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 %p_Result_s, i31 0"   --->   Operation 120 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%bitcast_ln356 = bitcast i32 %p_Result_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 121 'bitcast' 'bitcast_ln356' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1 0, i31 %trunc_ln368"   --->   Operation 122 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (1.01ns)   --->   "%data_V_1 = add i32 %zext_ln30, i32 %p_Result_2"   --->   Operation 123 'add' 'data_V_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_exp_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_1, i32 23, i32 30"   --->   Operation 124 'partselect' 'xs_exp_V' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%or_ln779 = or i32 %data_V, i32 %data_V_1"   --->   Operation 125 'or' 'or_ln779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_sign_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln779, i32 31"   --->   Operation 126 'bitselect' 'xs_sign_V_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_exp_V_9 = select i1 %p_Result_s, i8 %xs_exp_V_8, i8 %xs_exp_V"   --->   Operation 127 'select' 'xs_exp_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%trunc_ln779 = trunc i32 %data_V"   --->   Operation 128 'trunc' 'trunc_ln779' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%trunc_ln779_1 = trunc i32 %data_V_1"   --->   Operation 129 'trunc' 'trunc_ln779_1' <Predicate = (!p_Result_s)> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_sig_V = select i1 %p_Result_s, i23 %trunc_ln779, i23 %trunc_ln779_1"   --->   Operation 130 'select' 'xs_sig_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xor_ln1497 = xor i23 %mask, i23 8388607"   --->   Operation 131 'xor' 'xor_ln1497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%xs_sig_V_4 = and i23 %xs_sig_V, i23 %xor_ln1497"   --->   Operation 132 'and' 'xs_sig_V_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node bitcast_ln356_1)   --->   "%p_Result_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23, i1 %xs_sign_V_1, i8 %xs_exp_V_9, i23 %xs_sig_V_4"   --->   Operation 133 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.39ns) (out node of the LUT)   --->   "%bitcast_ln356_1 = bitcast i32 %p_Result_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:356]   --->   Operation 134 'bitcast' 'bitcast_ln356_1' <Predicate = true> <Delay = 0.39>
ST_18 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21_1 = or i1 %p_Result_s, i1 %icmp_ln21" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 135 'or' 'or_ln21_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%and_ln21 = and i1 %icmp_ln1035, i1 %or_ln21_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 136 'and' 'and_ln21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 137 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %and_ln21, i32 %bitcast_ln356, i32 1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:21->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7]   --->   Operation 137 'select' 'select_ln21' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln1035)   --->   "%or_ln1035 = or i1 %icmp_ln1035, i1 %icmp_ln1035_1"   --->   Operation 138 'or' 'or_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 139 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln1035 = select i1 %or_ln1035, i32 %select_ln21, i32 %bitcast_ln356_1"   --->   Operation 139 'select' 'select_ln1035' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node dc_3)   --->   "%xor_ln1035_1 = xor i1 %icmp_ln1035_2, i1 1"   --->   Operation 140 'xor' 'xor_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node dc_3)   --->   "%and_ln1035_1 = and i1 %icmp_ln1035_3, i1 %xor_ln1035_1"   --->   Operation 141 'and' 'and_ln1035_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 142 [1/1] (0.44ns) (out node of the LUT)   --->   "%dc_3 = select i1 %and_ln1035_1, i32 %dc_2, i32 %select_ln1035_2"   --->   Operation 142 'select' 'dc_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.55>
ST_19 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%xor_ln1035 = xor i1 %icmp_ln1035, i1 1"   --->   Operation 143 'xor' 'xor_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node dc_1)   --->   "%and_ln1035 = and i1 %icmp_ln1035_1, i1 %xor_ln1035"   --->   Operation 144 'and' 'and_ln1035' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 145 [1/1] (0.44ns) (out node of the LUT)   --->   "%dc_1 = select i1 %and_ln1035, i32 %dc, i32 %select_ln1035"   --->   Operation 145 'select' 'dc_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 146 [1/1] (0.00ns)   --->   "%data_V_5 = bitcast i32 %dc_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 146 'bitcast' 'data_V_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_5, i32 31"   --->   Operation 147 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 148 [1/1] (0.00ns)   --->   "%xs_exp_V_7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_5, i32 23, i32 30"   --->   Operation 148 'partselect' 'xs_exp_V_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_11 = trunc i32 %data_V_5"   --->   Operation 149 'trunc' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 150 [1/1] (0.00ns)   --->   "%mantissa_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_11, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 150 'bitconcatenate' 'mantissa_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i25 %mantissa_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 151 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln346_1 = zext i8 %xs_exp_V_7" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 152 'zext' 'zext_ln346_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.76ns)   --->   "%add_ln346_1 = add i9 %zext_ln346_1, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 153 'add' 'add_ln346_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 154 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346_1, i32 8"   --->   Operation 154 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 155 [1/1] (0.76ns)   --->   "%sub_ln1512_1 = sub i8 127, i8 %xs_exp_V_7"   --->   Operation 155 'sub' 'sub_ln1512_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1512_1 = sext i8 %sub_ln1512_1"   --->   Operation 156 'sext' 'sext_ln1512_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 157 [1/1] (0.39ns)   --->   "%ush_1 = select i1 %isNeg_1, i9 %sext_ln1512_1, i9 %add_ln346_1"   --->   Operation 157 'select' 'ush_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 158 [1/1] (0.00ns)   --->   "%sext_ln1488_1 = sext i9 %ush_1"   --->   Operation 158 'sext' 'sext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1488_1 = zext i32 %sext_ln1488_1"   --->   Operation 159 'zext' 'zext_ln1488_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_2 = lshr i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 160 'lshr' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%r_V_3 = shl i79 %zext_ln15_1, i79 %zext_ln1488_1"   --->   Operation 161 'shl' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V_2, i32 24"   --->   Operation 162 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%zext_ln818_1 = zext i1 %tmp_6"   --->   Operation 163 'zext' 'zext_ln818_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node val_1)   --->   "%tmp_195 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_3, i32 24, i32 55"   --->   Operation 164 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 165 [1/1] (1.38ns) (out node of the LUT)   --->   "%val_1 = select i1 %isNeg_1, i32 %zext_ln818_1, i32 %tmp_195"   --->   Operation 165 'select' 'val_1' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.55>
ST_20 : Operation 166 [1/1] (0.00ns)   --->   "%data_V_2 = bitcast i32 %dc_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:317]   --->   Operation 166 'bitcast' 'data_V_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 167 [1/1] (0.00ns)   --->   "%p_Result_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data_V_2, i32 31"   --->   Operation 167 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%xs_exp_V_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data_V_2, i32 23, i32 30"   --->   Operation 168 'partselect' 'xs_exp_V_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%p_Result_5 = trunc i32 %data_V_2"   --->   Operation 169 'trunc' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %p_Result_5, i1 0" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 170 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 171 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln346 = zext i8 %xs_exp_V_3" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 172 'zext' 'zext_ln346' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln346 = add i9 %zext_ln346, i9 385" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:346]   --->   Operation 173 'add' 'add_ln346' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln346, i32 8"   --->   Operation 174 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 175 [1/1] (0.76ns)   --->   "%sub_ln1512 = sub i8 127, i8 %xs_exp_V_3"   --->   Operation 175 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i8 %sub_ln1512"   --->   Operation 176 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 177 [1/1] (0.39ns)   --->   "%ush = select i1 %isNeg, i9 %sext_ln1512, i9 %add_ln346"   --->   Operation 177 'select' 'ush' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i9 %ush"   --->   Operation 178 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 179 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 180 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_1 = shl i79 %zext_ln15, i79 %zext_ln1488"   --->   Operation 181 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i79.i32, i79 %r_V, i32 24"   --->   Operation 182 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp"   --->   Operation 183 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %r_V_1, i32 24, i32 55"   --->   Operation 184 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 185 [1/1] (1.38ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 185 'select' 'val' <Predicate = true> <Delay = 1.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 186 [1/1] (1.01ns)   --->   "%result_V_6 = sub i32 0, i32 %val_1"   --->   Operation 186 'sub' 'result_V_6' <Predicate = (p_Result_10)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 187 [1/1] (0.44ns)   --->   "%result_V_7 = select i1 %p_Result_10, i32 %result_V_6, i32 %val_1" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 187 'select' 'result_V_7' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 188 [2/2] (1.08ns)   --->   "%call_ln238 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 0, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:238]   --->   Operation 188 'call' 'call_ln238' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.48>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%spectopmodule_ln207 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_84" [dense/dense.cpp:207]   --->   Operation 189 'spectopmodule' 'spectopmodule_ln207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 190 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %IN1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_61, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 190 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 191 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %IN1"   --->   Operation 191 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_63, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 192 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W1"   --->   Operation 193 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 194 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W2, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_64, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 194 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W2"   --->   Operation 195 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W3, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_65, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 196 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W3"   --->   Operation 197 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %W4, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_0, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 198 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 199 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %W4"   --->   Operation 199 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 200 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %B1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_67, void @empty_62, void @empty_60, i32 28, i32 16, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 200 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %B1"   --->   Operation 201 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %OUT1, void @empty_59, i32 0, i32 0, void @empty_60, i32 0, i32 51200, void @empty_4, void @empty_62, void @empty_60, i32 28, i32 28, i32 16, i32 16, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 202 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 203 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %OUT1"   --->   Operation 203 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %CHin"   --->   Operation 204 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHin, void @empty_69, i32 1, i32 1, void @empty_96, i32 0, i32 0, void @empty_71, void @empty_72, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 205 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHin, void @empty_73, i32 1, i32 1, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %CHout"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHout, void @empty_69, i32 1, i32 1, void @empty_96, i32 0, i32 0, void @empty_71, void @empty_74, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %CHout, void @empty_73, i32 1, i32 1, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 209 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %relu_en"   --->   Operation 210 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %relu_en, void @empty_69, i32 1, i32 1, void @empty_96, i32 0, i32 0, void @empty_71, void @empty_75, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %relu_en, void @empty_73, i32 1, i32 1, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_76, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_in, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight1, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_78, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight1, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 217 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight2, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_81, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 217 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 218 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight2, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 218 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight3, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_80, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 219 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight3, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 220 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 221 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight4, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_15, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 221 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %Weight4, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 222 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_82, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 223 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 224 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_17, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 225 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %feature_out, void @empty_73, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_60, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_77, i32 4294967295, i32 0"   --->   Operation 226 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_69, i32 0, i32 0, void @empty_60, i32 0, i32 0, void @empty_71, void @empty_60, void @empty_60, i32 0, i32 0, i32 0, i32 0, void @empty_60, void @empty_60, i32 4294967295, i32 0"   --->   Operation 227 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%specmemcore_ln222 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer0_V, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:222]   --->   Operation 228 'specmemcore' 'specmemcore_ln222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%specmemcore_ln226 = specmemcore void @_ssdm_op_SpecMemCore, i16 %output_buffer1_V, i64 666, i64 22, i64 18446744073709551615" [dense/dense.cpp:226]   --->   Operation 229 'specmemcore' 'specmemcore_ln226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (1.01ns)   --->   "%result_V_2 = sub i32 0, i32 %val"   --->   Operation 230 'sub' 'result_V_2' <Predicate = (p_Result_4)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 231 [1/1] (0.44ns)   --->   "%result_V = select i1 %p_Result_4, i32 %result_V_2, i32 %val" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 231 'select' 'result_V' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 232 [1/2] (0.00ns)   --->   "%call_ln238 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 0, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:238]   --->   Operation 232 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%empty = trunc i32 %result_V" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 233 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (1.01ns)   --->   "%sub = add i32 %result_V, i32 4294967295" [r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 234 'add' 'sub' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.96ns)   --->   "%add_ln241 = add i27 %empty, i27 134217727" [dense/dense.cpp:241]   --->   Operation 235 'add' 'add_ln241' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.42ns)   --->   "%br_ln241 = br void %for.body" [dense/dense.cpp:241]   --->   Operation 236 'br' 'br_ln241' <Predicate = true> <Delay = 0.42>

State 22 <SV = 21> <Delay = 2.40>
ST_22 : Operation 237 [1/1] (0.00ns)   --->   "%pp = phi i1 0, void %entry, i1 %pp_1, void %for.inc"   --->   Operation 237 'phi' 'pp' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 238 [1/1] (0.00ns)   --->   "%Out_LP_now_1 = load i31 %Out_LP_now" [dense/dense.cpp:241]   --->   Operation 238 'load' 'Out_LP_now_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i31 %Out_LP_now_1" [dense/dense.cpp:241]   --->   Operation 239 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln241 = trunc i31 %Out_LP_now_1" [dense/dense.cpp:241]   --->   Operation 240 'trunc' 'trunc_ln241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 241 [1/1] (0.99ns)   --->   "%icmp_ln241 = icmp_slt  i32 %zext_ln241, i32 %sub" [dense/dense.cpp:241]   --->   Operation 241 'icmp' 'icmp_ln241' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 242 [1/1] (1.00ns)   --->   "%Out_LP_now_2 = add i31 %Out_LP_now_1, i31 1" [dense/dense.cpp:250]   --->   Operation 242 'add' 'Out_LP_now_2' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 243 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %for.end.loopexit, void %for.body.split" [dense/dense.cpp:241]   --->   Operation 243 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 244 [1/1] (0.00ns)   --->   "%specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_85" [dense/dense.cpp:231]   --->   Operation 244 'specloopname' 'specloopname_ln231' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_22 : Operation 245 [1/1] (0.96ns)   --->   "%add_ln242 = add i27 %trunc_ln241, i27 1" [dense/dense.cpp:242]   --->   Operation 245 'add' 'add_ln242' <Predicate = (icmp_ln241)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %pp, void %if.then, void %if.else" [dense/dense.cpp:242]   --->   Operation 246 'br' 'br_ln242' <Predicate = (icmp_ln241)> <Delay = 0.00>
ST_22 : Operation 247 [2/2] (1.08ns)   --->   "%call_ln243 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer1_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:243]   --->   Operation 247 'call' 'call_ln243' <Predicate = (icmp_ln241 & !pp)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 248 [2/2] (1.41ns)   --->   "%call_ln246 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:246]   --->   Operation 248 'call' 'call_ln246' <Predicate = (icmp_ln241 & !pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 249 [2/2] (1.08ns)   --->   "%call_ln249 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:249]   --->   Operation 249 'call' 'call_ln249' <Predicate = (icmp_ln241 & pp)> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 250 [2/2] (1.41ns)   --->   "%call_ln252 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:252]   --->   Operation 250 'call' 'call_ln252' <Predicate = (icmp_ln241 & pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln256 = br i1 %pp, void %if.then17, void %if.else19" [dense/dense.cpp:256]   --->   Operation 251 'br' 'br_ln256' <Predicate = (!icmp_ln241)> <Delay = 0.00>
ST_22 : Operation 252 [2/2] (1.41ns)   --->   "%call_ln257 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:257]   --->   Operation 252 'call' 'call_ln257' <Predicate = (!icmp_ln241 & !pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 253 [2/2] (1.41ns)   --->   "%call_ln259 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:259]   --->   Operation 253 'call' 'call_ln259' <Predicate = (!icmp_ln241 & pp)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.42>
ST_23 : Operation 254 [1/2] (0.00ns)   --->   "%call_ln243 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer1_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:243]   --->   Operation 254 'call' 'call_ln243' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 255 [1/2] (0.00ns)   --->   "%call_ln246 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:246]   --->   Operation 255 'call' 'call_ln246' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 256 [1/1] (0.42ns)   --->   "%br_ln248 = br void %for.inc" [dense/dense.cpp:248]   --->   Operation 256 'br' 'br_ln248' <Predicate = (!pp)> <Delay = 0.42>
ST_23 : Operation 257 [1/2] (0.00ns)   --->   "%call_ln249 = call void @Load_and_Compute, i16 %IN1, i64 %feature_in_read, i16 %W1, i64 %Weight1_read, i16 %W2, i64 %Weight2_read, i16 %W3, i64 %Weight3_read, i16 %W4, i64 %Weight4_read, i16 %B1, i64 %bias_read, i16 %output_buffer0_V, i27 %add_ln242, i32 %result_V_7, i32 %CHin_read, i16 %bias_buffer_V, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_3, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_1, i64 %Load_and_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_2, i64 %Load_mulmulmulmulmulmuland_Compute_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap_fixed_ap" [dense/dense.cpp:249]   --->   Operation 257 'call' 'call_ln249' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 258 [1/2] (0.00ns)   --->   "%call_ln252 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %trunc_ln241, i32 %relu_en_read" [dense/dense.cpp:252]   --->   Operation 258 'call' 'call_ln252' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 259 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 259 'br' 'br_ln0' <Predicate = (pp)> <Delay = 0.42>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%pp_1 = phi i1 1, void %if.then, i1 0, void %if.else"   --->   Operation 260 'phi' 'pp_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.42ns)   --->   "%store_ln241 = store i31 %Out_LP_now_2, i31 %Out_LP_now" [dense/dense.cpp:241]   --->   Operation 261 'store' 'store_ln241' <Predicate = true> <Delay = 0.42>
ST_23 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.body" [dense/dense.cpp:241]   --->   Operation 262 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>

State 24 <SV = 22> <Delay = 0.00>
ST_24 : Operation 263 [1/2] (0.00ns)   --->   "%call_ln257 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer0_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:257]   --->   Operation 263 'call' 'call_ln257' <Predicate = (!pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln258 = br void %if.end21" [dense/dense.cpp:258]   --->   Operation 264 'br' 'br_ln258' <Predicate = (!pp)> <Delay = 0.00>
ST_24 : Operation 265 [1/2] (0.00ns)   --->   "%call_ln259 = call void @Write_Output, i16 %OUT1, i64 %feature_out_read, i16 %output_buffer1_V, i27 %add_ln241, i32 %relu_en_read" [dense/dense.cpp:259]   --->   Operation 265 'call' 'call_ln259' <Predicate = (pp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_24 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end21"   --->   Operation 266 'br' 'br_ln0' <Predicate = (pp)> <Delay = 0.00>
ST_24 : Operation 267 [1/1] (0.00ns)   --->   "%ret_ln263 = ret" [dense/dense.cpp:263]   --->   Operation 267 'ret' 'ret_ln263' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 1.08ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('feature_out_read', dense/dense.cpp:207) on port 'feature_out' (dense/dense.cpp:207) [66]  (1 ns)

 <State 2>: 1ns
The critical path consists of the following:
	s_axi read operation ('relu_en_read', dense/dense.cpp:207) on port 'relu_en' (dense/dense.cpp:207) [73]  (1 ns)

 <State 3>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv1', dense/dense.cpp:230) [141]  (3.24 ns)

 <State 4>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 5>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 6>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 7>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 8>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 9>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 10>: 3.24ns
The critical path consists of the following:
	'sitofp' operation ('conv', dense/dense.cpp:229) [78]  (3.24 ns)

 <State 11>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('__x', dense/dense.cpp:229) [79]  (2.56 ns)

 <State 12>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('__x', dense/dense.cpp:229) [79]  (2.56 ns)

 <State 13>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('__x', dense/dense.cpp:229) [79]  (2.56 ns)

 <State 14>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('__x', dense/dense.cpp:229) [79]  (2.56 ns)

 <State 15>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('__x', dense/dense.cpp:229) [79]  (2.56 ns)

 <State 16>: 2.56ns
The critical path consists of the following:
	'fmul' operation ('__x', dense/dense.cpp:229) [79]  (2.56 ns)

 <State 17>: 2.54ns
The critical path consists of the following:
	'load' operation ('mask', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7) on array 'mask_table' [156]  (0.677 ns)
	'add' operation ('data.V') [162]  (1.02 ns)
	'or' operation ('or_ln779_1') [164]  (0 ns)
	'select' operation ('select_ln1035_2') [178]  (0.449 ns)
	blocking operation 0.393 ns on control path)

 <State 18>: 2.54ns
The critical path consists of the following:
	'load' operation ('mask', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_ceil.h:41->r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c/ceilfloat.cpp:7) on array 'mask_table' [93]  (0.677 ns)
	'add' operation ('data.V') [99]  (1.02 ns)
	'select' operation ('xs.sig.V') [106]  (0 ns)
	'and' operation ('xs.sig.V') [108]  (0 ns)
	'select' operation ('select_ln1035') [115]  (0.449 ns)
	blocking operation 0.393 ns on control path)

 <State 19>: 2.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512_1') [191]  (0.765 ns)
	'select' operation ('ush') [193]  (0.398 ns)
	'shl' operation ('r.V') [197]  (0 ns)
	'select' operation ('val') [201]  (1.39 ns)

 <State 20>: 2.55ns
The critical path consists of the following:
	'sub' operation ('sub_ln1512') [128]  (0.765 ns)
	'select' operation ('ush') [130]  (0.398 ns)
	'shl' operation ('r.V') [134]  (0 ns)
	'select' operation ('val') [138]  (1.39 ns)

 <State 21>: 2.48ns
The critical path consists of the following:
	'sub' operation ('result.V') [139]  (1.02 ns)
	'select' operation ('result.V', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [140]  (0.449 ns)
	'add' operation ('sub', r:/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59) [206]  (1.02 ns)

 <State 22>: 2.41ns
The critical path consists of the following:
	'load' operation ('Out_LP_now', dense/dense.cpp:241) on local variable 'Out_LP_now' [212]  (0 ns)
	'add' operation ('add_ln242', dense/dense.cpp:242) [220]  (0.965 ns)
	'call' operation ('call_ln243', dense/dense.cpp:243) to 'Load_and_Compute' [223]  (1.08 ns)
	blocking operation 0.359 ns on control path)

 <State 23>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('pp') [231]  (0.427 ns)
	'phi' operation ('pp') [231]  (0 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
