<def f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='430' ll='474' type='unsigned int llvm::R600InstrInfo::isLegalUpTo(const std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &gt; &amp; IGSrcs, const std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp; Swz, const std::vector&lt;std::pair&lt;int, unsigned int&gt; &gt; &amp; TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='427'>/// returns how many MIs (whose inputs are represented by IGSrcs) can be packed
/// in the same Instruction Group while meeting read port limitations given a
/// Swz swizzle sequence.</doc>
