[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   3596       tick       4598638       1861058       1808429       4598638 
      2   3596       tick       6663647       2819042       2797108       6663647 
      3   3596       tick       6653951       2821609       2802186       6653951 
      4   3596       tick       6662601       2820419       2795838       6662601 
      5   3596       tick       6675630       2824536       2805728       6675630 
      6   3596       tick       6676673       2824666       2807425       6676673 
      7   3596       tick       6657836       2820423       2801425       6657836 
      8   3596       tick       6671525       2823795       2807192       6671525 
      9   3596       tick       6665752       2823184       2804298       6665752 
     10   3596       tick       6649038       2819978       2798195       6649038 
     11   3596       tick       6664329       2820670       2800822       6664329 
     12   3596       tick       6684605       2825833       2807721       6684605 
     13   3596       tick       6670511       2825261       2808471       6670511 
     14   3596       tick       6661289       2819325       2794331       6661289 
     15   3596       tick       6680980       2825510       2808154       6680980 
     16   3596       tick       6673746       2824055       2807020       6673746 
     17   3596       tick       6664429       2818205       2798863       6664429 
     18   3596       tick       6669064       2824606       2805196       6669064 
     19   3596       exit       4028476       1707024       1693213       4028476 
