#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu May  2 09:07:12 2024
# Process ID: 9920
# Current directory: C:/Users/ST/Desktop/project_ethernet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4876 C:\Users\ST\Desktop\project_ethernet\project_ethernet.xpr
# Log file: C:/Users/ST/Desktop/project_ethernet/vivado.log
# Journal file: C:/Users/ST/Desktop/project_ethernet\vivado.jou
# Running On: ST-84TTYR2, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 6, Host memory: 34146 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ST/Desktop/project_ethernet/project_ethernet.xpr
update_compile_order -fileset sources_1
update_files -from_files C:/Users/ST/Desktop/myVivado/Thesis/project_btpwm/project_btpwm.srcs/constrs_1/new/const.xdc -to_files C:/Users/ST/Zybo-Z7-Master.xdc -filesets [get_filesets *]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
create_project project_ethtest C:/Users/ST/Desktop/myVivado/Testprojects/project_ethtest -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.1 [current_project]
current_project project_ethernet
current_project project_ethtest
set_property  ip_repo_paths  C:/Users/ST/Desktop/myVivado/vivado-library-master [current_project]
current_project project_ethernet
current_project project_ethtest
update_ip_catalog
set_property target_language VHDL [current_project]
current_project project_ethernet
current_project project_ethtest
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
make_wrapper -files [get_files C:/Users/ST/Desktop/myVivado/Testprojects/project_ethtest/project_ethtest.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/ST/Desktop/myVivado/Testprojects/project_ethtest/project_ethtest.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/ST/Desktop/myVivado/Testprojects/project_ethtest/design_1_wrapper.xsa
current_project project_ethernet
write_hw_platform -fixed -include_bit -force -file C:/Users/ST/Desktop/project_ethernet/design_1_wrapper.xsa
current_project project_ethtest
close_project
open_project C:/Users/ST/Desktop/Ethernet-LED-Zybo--master/ethernet_led/hardware/et_led/et_led.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ST/Desktop/Ethernet-LED-Zybo--master/ethernet_led/hardware/bd/design_1/design_1.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
add_files -fileset constrs_1 -norecurse C:/Users/ST/Desktop/myVivado/Zybo-Z7-Master.xdc
import_files -fileset constrs_1 C:/Users/ST/Desktop/myVivado/Zybo-Z7-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_project
open_bd_design {C:/Users/ST/Desktop/project_ethernet/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd}
generate_target all [get_files  C:/Users/ST/Desktop/project_ethernet/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/ST/Desktop/project_ethernet/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ST/Desktop/project_ethernet/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/ST/Desktop/project_ethernet/project_ethernet.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/ST/Desktop/project_ethernet/project_ethernet.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ST/Desktop/project_ethernet/project_ethernet.ip_user_files -ipstatic_source_dir C:/Users/ST/Desktop/project_ethernet/project_ethernet.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ST/Desktop/project_ethernet/project_ethernet.cache/compile_simlib/modelsim} {questa=C:/Users/ST/Desktop/project_ethernet/project_ethernet.cache/compile_simlib/questa} {riviera=C:/Users/ST/Desktop/project_ethernet/project_ethernet.cache/compile_simlib/riviera} {activehdl=C:/Users/ST/Desktop/project_ethernet/project_ethernet.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
regenerate_bd_layout
write_hw_platform -fixed -include_bit -force -file C:/Users/ST/Desktop/project_ethernet/design_1_wrapper.xsa
