
// Compute steps 0000 - 5959 

// DO NOT EDIT!
// This code was automatically generated by the code2code.cpp program
// See the LCD-maps.MD file for more info.

    //  sequence count: 3600


.section    .text    ; Everything in this file is pure code in the TEXT linker section

// The SETUP macro loads all of the registers with 
// with some values that make it faster to update the LCD 
// It is defined as a macro because we need to run it both
// on normal entry to update_lcd_1_hour but also on entry
// on entry to update_lcd_1_hour_start_at. We could make it
// a subrotine but then we would have the overhead of call/ret
// everytime it runs (once per hour) for the entire life of the product.
// Since we have plenty of flash, a macro works well becuase we 
// can just repeat teh code whereever we need it. 
// This macro does push stuff to the stack
// This macro does not touch Z (r31:r30)

.MACRO SETUP_CACHE_REGS
    // First we will load up the some available XMEGA registers with the most commonly
    // stored values so we can save an LDI to load them again.
    // We do this first becuase this will naturally PUSH the registers used
    // by the Y index adn therefore save them before they get clobbered in the
    // index allocation below.
    LDI r19,170              ; Cache value 170 in reg 19 (used 511 times)
    LDI r20,42               ; Cache value  42 in reg 20 (used 328 times)
    LDI r21,255              ; Cache value 255 in reg 21 (used 267 times)
    LDI r22,238              ; Cache value 238 in reg 22 (used 261 times)
    LDI r23,234              ; Cache value 234 in reg 23 (used 240 times)
    LDI r24,254              ; Cache value 254 in reg 24 (used 239 times)
    LDI r25,239              ; Cache value 239 in reg 25 (used 227 times)
    PUSH r17                 ; Save reg 17 to stack
    LDI r17,138              ; Cache value 138 in reg 17 (used 216 times)
    PUSH r00                 ; Save reg 00 to stack
    LDI r18,191              ; Load cache value 191 into working_reg
    MOV r00,18               ; Move value 191 into reg 00 (used 200 times)
    PUSH r01                 ; Save reg 01 to stack
    LDI r18,174              ; Load cache value 174 into working_reg
    MOV r01,18               ; Move value 174 into reg 01 (used 198 times)
    PUSH r02                 ; Save reg 02 to stack
    LDI r18,168              ; Load cache value 168 into working_reg
    MOV r02,18               ; Move value 168 into reg 02 (used 190 times)
    PUSH r03                 ; Save reg 03 to stack
    LDI r18,250              ; Load cache value 250 into working_reg
    MOV r03,18               ; Move value 250 into reg 03 (used 180 times)
    PUSH r04                 ; Save reg 04 to stack
    LDI r18,190              ; Load cache value 190 into working_reg
    MOV r04,18               ; Move value 190 into reg 04 (used 174 times)
    PUSH r05                 ; Save reg 05 to stack
    LDI r18,175              ; Load cache value 175 into working_reg
    MOV r05,18               ; Move value 175 into reg 05 (used 174 times)
    PUSH r06                 ; Save reg 06 to stack
    LDI r18,251              ; Load cache value 251 into working_reg
    MOV r06,18               ; Move value 251 into reg 06 (used 168 times)
    PUSH r07                 ; Save reg 07 to stack
    LDI r18,235              ; Load cache value 235 into working_reg
    MOV r07,18               ; Move value 235 into reg 07 (used 164 times)
    PUSH r08                 ; Save reg 08 to stack
    LDI r18,10               ; Load cache value  10 into working_reg
    MOV r08,18               ; Move value  10 into reg 08 (used 152 times)
    PUSH r09                 ; Save reg 09 to stack
    LDI r18,40               ; Load cache value  40 into working_reg
    MOV r09,18               ; Move value  40 into reg 09 (used 152 times)
    PUSH r10                 ; Save reg 10 to stack
    LDI r18,186              ; Load cache value 186 into working_reg
    MOV r10,18               ; Move value 186 into reg 10 (used 126 times)
    PUSH r11                 ; Save reg 11 to stack
    LDI r18,171              ; Load cache value 171 into working_reg
    MOV r11,18               ; Move value 171 into reg 11 (used 126 times)
    PUSH r12                 ; Save reg 12 to stack
    LDI r18,162              ; Load cache value 162 into working_reg
    MOV r12,18               ; Move value 162 into reg 12 (used 124 times)
    PUSH r13                 ; Save reg 13 to stack
    LDI r18,187              ; Load cache value 187 into working_reg
    MOV r13,18               ; Move value 187 into reg 13 (used 121 times)
    PUSH r14                 ; Save reg 14 to stack
    LDI r18,222              ; Load cache value 222 into working_reg
    MOV r14,18               ; Move value 222 into reg 14 (used 111 times)
    PUSH r15                 ; Save reg 15 to stack
    LDI r18,223              ; Load cache value 223 into working_reg
    MOV r15,18               ; Move value 223 into reg 15 (used 105 times)
    PUSH r16                 ; Save reg 16 to stack
    LDI r18,136              ; Load cache value 136 into working_reg
    MOV r16,18               ; Move value 136 into reg 16 (used 104 times)
    // Save Y registers since C uses them for the stack frame
    PUSH r29                 ; Save reg 29 to stack
    PUSH r28                 ; Save reg 28 to stack
.ENDM

.MACRO SETUP_INDEX_REGS
    // This macro will load up the indirect pointers to point to the top 3 LCD addresses
    // so we can get to those in 1 cycle with ST rather than 2 cycles for an STS
    // This macro does NOT alter the stack (important)
    LDI r27,0x0d             ; Store high byte of address of LCD reg 06 to X (2880 accesses)
    LDI r26,0x16             ; Store low byte of address of LCD reg 06 to X
    LDI r29,0x0d             ; Store high byte of address of LCD reg 02 to Y (2868 accesses)
    LDI r28,0x12             ; Store low byte of address of LCD reg 02 to Y
    LDI r31,0x0d             ; Store high byte of address of LCD reg 10 to Z (2040 accesses)
    LDI r30,0x1a             ; Store low byte of address of LCD reg 10 to Z
.ENDM

.MACRO PAUSE
    // This macro will pause until the next second starts.
    // It has hardcoded the VPORT and bit for the FOUT pin.
    // Someday we can shrinnk this down to just a SLEEP when
    // PCB V6 comes out.
    // Interlock on a high-to-low then low-to-high transition on FOUT (1 second)
    SLEEP                    ; Wait for any edge interrupt from RX8900
    SBIC 0x1a, 2             ; Skip to next phase if !(VPORT2.IN & 0x04)
    RJMP . + 6               ; ...or go back to sleep and wait again
    SLEEP                    ; Wait for any edge interrupt from RX8900
    SBIS 0x1a, 2             ; Skip to next phase if (VPORT2.IN & 0x04)
    RJMP . + 6               ; ...or go back to sleep and wait again
.ENDM

// Actual function called from C to 

// step though a full hour of LCD updates (3600 in all)


.global update_lcd_1_hour
update_lcd_1_hour :
    SETUP_CACHE_REGS         ; Setup all the cache registers just the way we like them before starting
    SETUP_INDEX_REGS         ; Setup all the index registers just the way we like them before starting

    // ----- Step 0000 00:00
    STEP_0000:               ; 00:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x55             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0001 00:01
    STEP_0001:               ; 00:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x15             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0002 00:02
    STEP_0002:               ; 00:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0003 00:03
    STEP_0003:               ; 00:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x95             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0004 00:04
    STEP_0004:               ; 00:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0005 00:05
    STEP_0005:               ; 00:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0006 00:06
    STEP_0006:               ; 00:06
    LDI r18,0xd5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0007 00:07
    STEP_0007:               ; 00:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x15             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0008 00:08
    STEP_0008:               ; 00:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xd5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0009 00:09
    STEP_0009:               ; 00:09
    LDI r18,0x95             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0010 00:10
    STEP_0010:               ; 00:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x45             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0011 00:11
    STEP_0011:               ; 00:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x05             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0012 00:12
    STEP_0012:               ; 00:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0013 00:13
    STEP_0013:               ; 00:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x85             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0014 00:14
    STEP_0014:               ; 00:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0015 00:15
    STEP_0015:               ; 00:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0016 00:16
    STEP_0016:               ; 00:16
    LDI r18,0xc5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0017 00:17
    STEP_0017:               ; 00:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x05             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0018 00:18
    STEP_0018:               ; 00:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xc5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0019 00:19
    STEP_0019:               ; 00:19
    LDI r18,0x85             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0020 00:20
    STEP_0020:               ; 00:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x75             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0021 00:21
    STEP_0021:               ; 00:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x35             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0022 00:22
    STEP_0022:               ; 00:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0023 00:23
    STEP_0023:               ; 00:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xb5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0024 00:24
    STEP_0024:               ; 00:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0025 00:25
    STEP_0025:               ; 00:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0026 00:26
    STEP_0026:               ; 00:26
    LDI r18,0xf5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0027 00:27
    STEP_0027:               ; 00:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x35             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0028 00:28
    STEP_0028:               ; 00:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xf5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0029 00:29
    STEP_0029:               ; 00:29
    LDI r18,0xb5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0030 00:30
    STEP_0030:               ; 00:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0031 00:31
    STEP_0031:               ; 00:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x25             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0032 00:32
    STEP_0032:               ; 00:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0033 00:33
    STEP_0033:               ; 00:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0034 00:34
    STEP_0034:               ; 00:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0035 00:35
    STEP_0035:               ; 00:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0036 00:36
    STEP_0036:               ; 00:36
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0037 00:37
    STEP_0037:               ; 00:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x25             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0038 00:38
    STEP_0038:               ; 00:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0039 00:39
    STEP_0039:               ; 00:39
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0040 00:40
    STEP_0040:               ; 00:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0041 00:41
    STEP_0041:               ; 00:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x25             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0042 00:42
    STEP_0042:               ; 00:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0043 00:43
    STEP_0043:               ; 00:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0044 00:44
    STEP_0044:               ; 00:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0045 00:45
    STEP_0045:               ; 00:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0046 00:46
    STEP_0046:               ; 00:46
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0047 00:47
    STEP_0047:               ; 00:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x25             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0048 00:48
    STEP_0048:               ; 00:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0049 00:49
    STEP_0049:               ; 00:49
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0050 00:50
    STEP_0050:               ; 00:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0051 00:51
    STEP_0051:               ; 00:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x25             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0052 00:52
    STEP_0052:               ; 00:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0053 00:53
    STEP_0053:               ; 00:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0054 00:54
    STEP_0054:               ; 00:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0055 00:55
    STEP_0055:               ; 00:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0056 00:56
    STEP_0056:               ; 00:56
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0057 00:57
    STEP_0057:               ; 00:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x25             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0058 00:58
    STEP_0058:               ; 00:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0059 00:59
    STEP_0059:               ; 00:59
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0060 01:00
    STEP_0060:               ; 01:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x51             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0061 01:01
    STEP_0061:               ; 01:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x11             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0062 01:02
    STEP_0062:               ; 01:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0063 01:03
    STEP_0063:               ; 01:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0064 01:04
    STEP_0064:               ; 01:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0065 01:05
    STEP_0065:               ; 01:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0066 01:06
    STEP_0066:               ; 01:06
    LDI r18,0xd1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0067 01:07
    STEP_0067:               ; 01:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x11             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0068 01:08
    STEP_0068:               ; 01:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0069 01:09
    STEP_0069:               ; 01:09
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0070 01:10
    STEP_0070:               ; 01:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x41             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0071 01:11
    STEP_0071:               ; 01:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x01             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0072 01:12
    STEP_0072:               ; 01:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0073 01:13
    STEP_0073:               ; 01:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0074 01:14
    STEP_0074:               ; 01:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0075 01:15
    STEP_0075:               ; 01:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0076 01:16
    STEP_0076:               ; 01:16
    LDI r18,0xc1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0077 01:17
    STEP_0077:               ; 01:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x01             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0078 01:18
    STEP_0078:               ; 01:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0079 01:19
    STEP_0079:               ; 01:19
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0080 01:20
    STEP_0080:               ; 01:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x71             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0081 01:21
    STEP_0081:               ; 01:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x31             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0082 01:22
    STEP_0082:               ; 01:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0083 01:23
    STEP_0083:               ; 01:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0084 01:24
    STEP_0084:               ; 01:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0085 01:25
    STEP_0085:               ; 01:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0086 01:26
    STEP_0086:               ; 01:26
    LDI r18,0xf1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0087 01:27
    STEP_0087:               ; 01:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x31             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0088 01:28
    STEP_0088:               ; 01:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0089 01:29
    STEP_0089:               ; 01:29
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0090 01:30
    STEP_0090:               ; 01:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x61             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0091 01:31
    STEP_0091:               ; 01:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0092 01:32
    STEP_0092:               ; 01:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0093 01:33
    STEP_0093:               ; 01:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0094 01:34
    STEP_0094:               ; 01:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0095 01:35
    STEP_0095:               ; 01:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0096 01:36
    STEP_0096:               ; 01:36
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0097 01:37
    STEP_0097:               ; 01:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0098 01:38
    STEP_0098:               ; 01:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0099 01:39
    STEP_0099:               ; 01:39
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0100 01:40
    STEP_0100:               ; 01:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x61             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0101 01:41
    STEP_0101:               ; 01:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0102 01:42
    STEP_0102:               ; 01:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0103 01:43
    STEP_0103:               ; 01:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0104 01:44
    STEP_0104:               ; 01:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0105 01:45
    STEP_0105:               ; 01:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0106 01:46
    STEP_0106:               ; 01:46
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0107 01:47
    STEP_0107:               ; 01:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0108 01:48
    STEP_0108:               ; 01:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0109 01:49
    STEP_0109:               ; 01:49
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0110 01:50
    STEP_0110:               ; 01:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x61             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0111 01:51
    STEP_0111:               ; 01:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0112 01:52
    STEP_0112:               ; 01:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0113 01:53
    STEP_0113:               ; 01:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0114 01:54
    STEP_0114:               ; 01:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0115 01:55
    STEP_0115:               ; 01:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0116 01:56
    STEP_0116:               ; 01:56
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0117 01:57
    STEP_0117:               ; 01:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0118 01:58
    STEP_0118:               ; 01:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0119 01:59
    STEP_0119:               ; 01:59
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0120 02:00
    STEP_0120:               ; 02:00
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0121 02:01
    STEP_0121:               ; 02:01
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0122 02:02
    STEP_0122:               ; 02:02
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0123 02:03
    STEP_0123:               ; 02:03
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0124 02:04
    STEP_0124:               ; 02:04
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0125 02:05
    STEP_0125:               ; 02:05
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0126 02:06
    STEP_0126:               ; 02:06
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0127 02:07
    STEP_0127:               ; 02:07
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0128 02:08
    STEP_0128:               ; 02:08
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0129 02:09
    STEP_0129:               ; 02:09
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0130 02:10
    STEP_0130:               ; 02:10
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0131 02:11
    STEP_0131:               ; 02:11
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0132 02:12
    STEP_0132:               ; 02:12
    LDI r18,0x67             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0133 02:13
    STEP_0133:               ; 02:13
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0134 02:14
    STEP_0134:               ; 02:14
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0135 02:15
    STEP_0135:               ; 02:15
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0136 02:16
    STEP_0136:               ; 02:16
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0137 02:17
    STEP_0137:               ; 02:17
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0138 02:18
    STEP_0138:               ; 02:18
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0139 02:19
    STEP_0139:               ; 02:19
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0140 02:20
    STEP_0140:               ; 02:20
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0141 02:21
    STEP_0141:               ; 02:21
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0142 02:22
    STEP_0142:               ; 02:22
    LDI r18,0x57             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0143 02:23
    STEP_0143:               ; 02:23
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0144 02:24
    STEP_0144:               ; 02:24
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0145 02:25
    STEP_0145:               ; 02:25
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0146 02:26
    STEP_0146:               ; 02:26
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0147 02:27
    STEP_0147:               ; 02:27
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0148 02:28
    STEP_0148:               ; 02:28
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0149 02:29
    STEP_0149:               ; 02:29
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0150 02:30
    STEP_0150:               ; 02:30
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0151 02:31
    STEP_0151:               ; 02:31
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0152 02:32
    STEP_0152:               ; 02:32
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0153 02:33
    STEP_0153:               ; 02:33
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0154 02:34
    STEP_0154:               ; 02:34
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0155 02:35
    STEP_0155:               ; 02:35
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0156 02:36
    STEP_0156:               ; 02:36
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0157 02:37
    STEP_0157:               ; 02:37
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0158 02:38
    STEP_0158:               ; 02:38
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0159 02:39
    STEP_0159:               ; 02:39
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0160 02:40
    STEP_0160:               ; 02:40
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0161 02:41
    STEP_0161:               ; 02:41
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0162 02:42
    STEP_0162:               ; 02:42
    LDI r18,0x67             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0163 02:43
    STEP_0163:               ; 02:43
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0164 02:44
    STEP_0164:               ; 02:44
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0165 02:45
    STEP_0165:               ; 02:45
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0166 02:46
    STEP_0166:               ; 02:46
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0167 02:47
    STEP_0167:               ; 02:47
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0168 02:48
    STEP_0168:               ; 02:48
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0169 02:49
    STEP_0169:               ; 02:49
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0170 02:50
    STEP_0170:               ; 02:50
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0171 02:51
    STEP_0171:               ; 02:51
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0172 02:52
    STEP_0172:               ; 02:52
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0173 02:53
    STEP_0173:               ; 02:53
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0174 02:54
    STEP_0174:               ; 02:54
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0175 02:55
    STEP_0175:               ; 02:55
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0176 02:56
    STEP_0176:               ; 02:56
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0177 02:57
    STEP_0177:               ; 02:57
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0178 02:58
    STEP_0178:               ; 02:58
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0179 02:59
    STEP_0179:               ; 02:59
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0180 03:00
    STEP_0180:               ; 03:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0181 03:01
    STEP_0181:               ; 03:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0182 03:02
    STEP_0182:               ; 03:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0183 03:03
    STEP_0183:               ; 03:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0184 03:04
    STEP_0184:               ; 03:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0185 03:05
    STEP_0185:               ; 03:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0186 03:06
    STEP_0186:               ; 03:06
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0187 03:07
    STEP_0187:               ; 03:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0188 03:08
    STEP_0188:               ; 03:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0189 03:09
    STEP_0189:               ; 03:09
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0190 03:10
    STEP_0190:               ; 03:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x49             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0191 03:11
    STEP_0191:               ; 03:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0192 03:12
    STEP_0192:               ; 03:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0193 03:13
    STEP_0193:               ; 03:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0194 03:14
    STEP_0194:               ; 03:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0195 03:15
    STEP_0195:               ; 03:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0196 03:16
    STEP_0196:               ; 03:16
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0197 03:17
    STEP_0197:               ; 03:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0198 03:18
    STEP_0198:               ; 03:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0199 03:19
    STEP_0199:               ; 03:19
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0200 03:20
    STEP_0200:               ; 03:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0201 03:21
    STEP_0201:               ; 03:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0202 03:22
    STEP_0202:               ; 03:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0203 03:23
    STEP_0203:               ; 03:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0204 03:24
    STEP_0204:               ; 03:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0205 03:25
    STEP_0205:               ; 03:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0206 03:26
    STEP_0206:               ; 03:26
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0207 03:27
    STEP_0207:               ; 03:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0208 03:28
    STEP_0208:               ; 03:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0209 03:29
    STEP_0209:               ; 03:29
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0210 03:30
    STEP_0210:               ; 03:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0211 03:31
    STEP_0211:               ; 03:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0212 03:32
    STEP_0212:               ; 03:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0213 03:33
    STEP_0213:               ; 03:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0214 03:34
    STEP_0214:               ; 03:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0215 03:35
    STEP_0215:               ; 03:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0216 03:36
    STEP_0216:               ; 03:36
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0217 03:37
    STEP_0217:               ; 03:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0218 03:38
    STEP_0218:               ; 03:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0219 03:39
    STEP_0219:               ; 03:39
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0220 03:40
    STEP_0220:               ; 03:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0221 03:41
    STEP_0221:               ; 03:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0222 03:42
    STEP_0222:               ; 03:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0223 03:43
    STEP_0223:               ; 03:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0224 03:44
    STEP_0224:               ; 03:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0225 03:45
    STEP_0225:               ; 03:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0226 03:46
    STEP_0226:               ; 03:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0227 03:47
    STEP_0227:               ; 03:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0228 03:48
    STEP_0228:               ; 03:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0229 03:49
    STEP_0229:               ; 03:49
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0230 03:50
    STEP_0230:               ; 03:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0231 03:51
    STEP_0231:               ; 03:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0232 03:52
    STEP_0232:               ; 03:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0233 03:53
    STEP_0233:               ; 03:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0234 03:54
    STEP_0234:               ; 03:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0235 03:55
    STEP_0235:               ; 03:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0236 03:56
    STEP_0236:               ; 03:56
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0237 03:57
    STEP_0237:               ; 03:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0238 03:58
    STEP_0238:               ; 03:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0239 03:59
    STEP_0239:               ; 03:59
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0240 04:00
    STEP_0240:               ; 04:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0241 04:01
    STEP_0241:               ; 04:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0242 04:02
    STEP_0242:               ; 04:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0243 04:03
    STEP_0243:               ; 04:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0244 04:04
    STEP_0244:               ; 04:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0245 04:05
    STEP_0245:               ; 04:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0246 04:06
    STEP_0246:               ; 04:06
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0247 04:07
    STEP_0247:               ; 04:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0248 04:08
    STEP_0248:               ; 04:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0249 04:09
    STEP_0249:               ; 04:09
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0250 04:10
    STEP_0250:               ; 04:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x49             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0251 04:11
    STEP_0251:               ; 04:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0252 04:12
    STEP_0252:               ; 04:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0253 04:13
    STEP_0253:               ; 04:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0254 04:14
    STEP_0254:               ; 04:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0255 04:15
    STEP_0255:               ; 04:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0256 04:16
    STEP_0256:               ; 04:16
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0257 04:17
    STEP_0257:               ; 04:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0258 04:18
    STEP_0258:               ; 04:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0259 04:19
    STEP_0259:               ; 04:19
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0260 04:20
    STEP_0260:               ; 04:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0261 04:21
    STEP_0261:               ; 04:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0262 04:22
    STEP_0262:               ; 04:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0263 04:23
    STEP_0263:               ; 04:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0264 04:24
    STEP_0264:               ; 04:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0265 04:25
    STEP_0265:               ; 04:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0266 04:26
    STEP_0266:               ; 04:26
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0267 04:27
    STEP_0267:               ; 04:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0268 04:28
    STEP_0268:               ; 04:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0269 04:29
    STEP_0269:               ; 04:29
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0270 04:30
    STEP_0270:               ; 04:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0271 04:31
    STEP_0271:               ; 04:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0272 04:32
    STEP_0272:               ; 04:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0273 04:33
    STEP_0273:               ; 04:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0274 04:34
    STEP_0274:               ; 04:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0275 04:35
    STEP_0275:               ; 04:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0276 04:36
    STEP_0276:               ; 04:36
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0277 04:37
    STEP_0277:               ; 04:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0278 04:38
    STEP_0278:               ; 04:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0279 04:39
    STEP_0279:               ; 04:39
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0280 04:40
    STEP_0280:               ; 04:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0281 04:41
    STEP_0281:               ; 04:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0282 04:42
    STEP_0282:               ; 04:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0283 04:43
    STEP_0283:               ; 04:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0284 04:44
    STEP_0284:               ; 04:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0285 04:45
    STEP_0285:               ; 04:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0286 04:46
    STEP_0286:               ; 04:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0287 04:47
    STEP_0287:               ; 04:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0288 04:48
    STEP_0288:               ; 04:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0289 04:49
    STEP_0289:               ; 04:49
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0290 04:50
    STEP_0290:               ; 04:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0291 04:51
    STEP_0291:               ; 04:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0292 04:52
    STEP_0292:               ; 04:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0293 04:53
    STEP_0293:               ; 04:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0294 04:54
    STEP_0294:               ; 04:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0295 04:55
    STEP_0295:               ; 04:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0296 04:56
    STEP_0296:               ; 04:56
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0297 04:57
    STEP_0297:               ; 04:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0298 04:58
    STEP_0298:               ; 04:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0299 04:59
    STEP_0299:               ; 04:59
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0300 05:00
    STEP_0300:               ; 05:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0301 05:01
    STEP_0301:               ; 05:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0302 05:02
    STEP_0302:               ; 05:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0303 05:03
    STEP_0303:               ; 05:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0304 05:04
    STEP_0304:               ; 05:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0305 05:05
    STEP_0305:               ; 05:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0306 05:06
    STEP_0306:               ; 05:06
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0307 05:07
    STEP_0307:               ; 05:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0308 05:08
    STEP_0308:               ; 05:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0309 05:09
    STEP_0309:               ; 05:09
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0310 05:10
    STEP_0310:               ; 05:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x49             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0311 05:11
    STEP_0311:               ; 05:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0312 05:12
    STEP_0312:               ; 05:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0313 05:13
    STEP_0313:               ; 05:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0314 05:14
    STEP_0314:               ; 05:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0315 05:15
    STEP_0315:               ; 05:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0316 05:16
    STEP_0316:               ; 05:16
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0317 05:17
    STEP_0317:               ; 05:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0318 05:18
    STEP_0318:               ; 05:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0319 05:19
    STEP_0319:               ; 05:19
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0320 05:20
    STEP_0320:               ; 05:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0321 05:21
    STEP_0321:               ; 05:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0322 05:22
    STEP_0322:               ; 05:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0323 05:23
    STEP_0323:               ; 05:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0324 05:24
    STEP_0324:               ; 05:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0325 05:25
    STEP_0325:               ; 05:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0326 05:26
    STEP_0326:               ; 05:26
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0327 05:27
    STEP_0327:               ; 05:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0328 05:28
    STEP_0328:               ; 05:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0329 05:29
    STEP_0329:               ; 05:29
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0330 05:30
    STEP_0330:               ; 05:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0331 05:31
    STEP_0331:               ; 05:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0332 05:32
    STEP_0332:               ; 05:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0333 05:33
    STEP_0333:               ; 05:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0334 05:34
    STEP_0334:               ; 05:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0335 05:35
    STEP_0335:               ; 05:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0336 05:36
    STEP_0336:               ; 05:36
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0337 05:37
    STEP_0337:               ; 05:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0338 05:38
    STEP_0338:               ; 05:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0339 05:39
    STEP_0339:               ; 05:39
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0340 05:40
    STEP_0340:               ; 05:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0341 05:41
    STEP_0341:               ; 05:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0342 05:42
    STEP_0342:               ; 05:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0343 05:43
    STEP_0343:               ; 05:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0344 05:44
    STEP_0344:               ; 05:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0345 05:45
    STEP_0345:               ; 05:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0346 05:46
    STEP_0346:               ; 05:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0347 05:47
    STEP_0347:               ; 05:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0348 05:48
    STEP_0348:               ; 05:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0349 05:49
    STEP_0349:               ; 05:49
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0350 05:50
    STEP_0350:               ; 05:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0351 05:51
    STEP_0351:               ; 05:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0352 05:52
    STEP_0352:               ; 05:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0353 05:53
    STEP_0353:               ; 05:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0354 05:54
    STEP_0354:               ; 05:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0355 05:55
    STEP_0355:               ; 05:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0356 05:56
    STEP_0356:               ; 05:56
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0357 05:57
    STEP_0357:               ; 05:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0358 05:58
    STEP_0358:               ; 05:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0359 05:59
    STEP_0359:               ; 05:59
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0360 06:00
    STEP_0360:               ; 06:00
    LDI r18,0x5d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0361 06:01
    STEP_0361:               ; 06:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0362 06:02
    STEP_0362:               ; 06:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0363 06:03
    STEP_0363:               ; 06:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0364 06:04
    STEP_0364:               ; 06:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0365 06:05
    STEP_0365:               ; 06:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0366 06:06
    STEP_0366:               ; 06:06
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0367 06:07
    STEP_0367:               ; 06:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0368 06:08
    STEP_0368:               ; 06:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0369 06:09
    STEP_0369:               ; 06:09
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0370 06:10
    STEP_0370:               ; 06:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0371 06:11
    STEP_0371:               ; 06:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0372 06:12
    STEP_0372:               ; 06:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0373 06:13
    STEP_0373:               ; 06:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0374 06:14
    STEP_0374:               ; 06:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0375 06:15
    STEP_0375:               ; 06:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0376 06:16
    STEP_0376:               ; 06:16
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0377 06:17
    STEP_0377:               ; 06:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0378 06:18
    STEP_0378:               ; 06:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0379 06:19
    STEP_0379:               ; 06:19
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0380 06:20
    STEP_0380:               ; 06:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0381 06:21
    STEP_0381:               ; 06:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0382 06:22
    STEP_0382:               ; 06:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0383 06:23
    STEP_0383:               ; 06:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0384 06:24
    STEP_0384:               ; 06:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0385 06:25
    STEP_0385:               ; 06:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0386 06:26
    STEP_0386:               ; 06:26
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0387 06:27
    STEP_0387:               ; 06:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0388 06:28
    STEP_0388:               ; 06:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0389 06:29
    STEP_0389:               ; 06:29
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0390 06:30
    STEP_0390:               ; 06:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0391 06:31
    STEP_0391:               ; 06:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0392 06:32
    STEP_0392:               ; 06:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0393 06:33
    STEP_0393:               ; 06:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0394 06:34
    STEP_0394:               ; 06:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0395 06:35
    STEP_0395:               ; 06:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0396 06:36
    STEP_0396:               ; 06:36
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0397 06:37
    STEP_0397:               ; 06:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0398 06:38
    STEP_0398:               ; 06:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0399 06:39
    STEP_0399:               ; 06:39
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0400 06:40
    STEP_0400:               ; 06:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0401 06:41
    STEP_0401:               ; 06:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0402 06:42
    STEP_0402:               ; 06:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0403 06:43
    STEP_0403:               ; 06:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0404 06:44
    STEP_0404:               ; 06:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0405 06:45
    STEP_0405:               ; 06:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0406 06:46
    STEP_0406:               ; 06:46
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0407 06:47
    STEP_0407:               ; 06:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0408 06:48
    STEP_0408:               ; 06:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0409 06:49
    STEP_0409:               ; 06:49
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0410 06:50
    STEP_0410:               ; 06:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0411 06:51
    STEP_0411:               ; 06:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0412 06:52
    STEP_0412:               ; 06:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0413 06:53
    STEP_0413:               ; 06:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0414 06:54
    STEP_0414:               ; 06:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0415 06:55
    STEP_0415:               ; 06:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0416 06:56
    STEP_0416:               ; 06:56
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0417 06:57
    STEP_0417:               ; 06:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0418 06:58
    STEP_0418:               ; 06:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0419 06:59
    STEP_0419:               ; 06:59
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0420 07:00
    STEP_0420:               ; 07:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x51             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0421 07:01
    STEP_0421:               ; 07:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x11             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0422 07:02
    STEP_0422:               ; 07:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0423 07:03
    STEP_0423:               ; 07:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0424 07:04
    STEP_0424:               ; 07:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0425 07:05
    STEP_0425:               ; 07:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0426 07:06
    STEP_0426:               ; 07:06
    LDI r18,0xd1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0427 07:07
    STEP_0427:               ; 07:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x11             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0428 07:08
    STEP_0428:               ; 07:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0429 07:09
    STEP_0429:               ; 07:09
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0430 07:10
    STEP_0430:               ; 07:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x41             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0431 07:11
    STEP_0431:               ; 07:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x01             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0432 07:12
    STEP_0432:               ; 07:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0433 07:13
    STEP_0433:               ; 07:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0434 07:14
    STEP_0434:               ; 07:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0435 07:15
    STEP_0435:               ; 07:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0436 07:16
    STEP_0436:               ; 07:16
    LDI r18,0xc1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0437 07:17
    STEP_0437:               ; 07:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x01             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0438 07:18
    STEP_0438:               ; 07:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0439 07:19
    STEP_0439:               ; 07:19
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0440 07:20
    STEP_0440:               ; 07:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x71             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0441 07:21
    STEP_0441:               ; 07:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x31             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0442 07:22
    STEP_0442:               ; 07:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0443 07:23
    STEP_0443:               ; 07:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0444 07:24
    STEP_0444:               ; 07:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0445 07:25
    STEP_0445:               ; 07:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0446 07:26
    STEP_0446:               ; 07:26
    LDI r18,0xf1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0447 07:27
    STEP_0447:               ; 07:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x31             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0448 07:28
    STEP_0448:               ; 07:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0449 07:29
    STEP_0449:               ; 07:29
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0450 07:30
    STEP_0450:               ; 07:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x61             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0451 07:31
    STEP_0451:               ; 07:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0452 07:32
    STEP_0452:               ; 07:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0453 07:33
    STEP_0453:               ; 07:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0454 07:34
    STEP_0454:               ; 07:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0455 07:35
    STEP_0455:               ; 07:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0456 07:36
    STEP_0456:               ; 07:36
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0457 07:37
    STEP_0457:               ; 07:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0458 07:38
    STEP_0458:               ; 07:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0459 07:39
    STEP_0459:               ; 07:39
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0460 07:40
    STEP_0460:               ; 07:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x61             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0461 07:41
    STEP_0461:               ; 07:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0462 07:42
    STEP_0462:               ; 07:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0463 07:43
    STEP_0463:               ; 07:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0464 07:44
    STEP_0464:               ; 07:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0465 07:45
    STEP_0465:               ; 07:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0466 07:46
    STEP_0466:               ; 07:46
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0467 07:47
    STEP_0467:               ; 07:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0468 07:48
    STEP_0468:               ; 07:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0469 07:49
    STEP_0469:               ; 07:49
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0470 07:50
    STEP_0470:               ; 07:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x61             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0471 07:51
    STEP_0471:               ; 07:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0472 07:52
    STEP_0472:               ; 07:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0473 07:53
    STEP_0473:               ; 07:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0474 07:54
    STEP_0474:               ; 07:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0475 07:55
    STEP_0475:               ; 07:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0476 07:56
    STEP_0476:               ; 07:56
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0477 07:57
    STEP_0477:               ; 07:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x21             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0478 07:58
    STEP_0478:               ; 07:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0479 07:59
    STEP_0479:               ; 07:59
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0480 08:00
    STEP_0480:               ; 08:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0481 08:01
    STEP_0481:               ; 08:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0482 08:02
    STEP_0482:               ; 08:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0483 08:03
    STEP_0483:               ; 08:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0484 08:04
    STEP_0484:               ; 08:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0485 08:05
    STEP_0485:               ; 08:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0486 08:06
    STEP_0486:               ; 08:06
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0487 08:07
    STEP_0487:               ; 08:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0488 08:08
    STEP_0488:               ; 08:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0489 08:09
    STEP_0489:               ; 08:09
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0490 08:10
    STEP_0490:               ; 08:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0491 08:11
    STEP_0491:               ; 08:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0492 08:12
    STEP_0492:               ; 08:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0493 08:13
    STEP_0493:               ; 08:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0494 08:14
    STEP_0494:               ; 08:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0495 08:15
    STEP_0495:               ; 08:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0496 08:16
    STEP_0496:               ; 08:16
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0497 08:17
    STEP_0497:               ; 08:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0498 08:18
    STEP_0498:               ; 08:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xcd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0499 08:19
    STEP_0499:               ; 08:19
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0500 08:20
    STEP_0500:               ; 08:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0501 08:21
    STEP_0501:               ; 08:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0502 08:22
    STEP_0502:               ; 08:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0503 08:23
    STEP_0503:               ; 08:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0504 08:24
    STEP_0504:               ; 08:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0505 08:25
    STEP_0505:               ; 08:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0506 08:26
    STEP_0506:               ; 08:26
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0507 08:27
    STEP_0507:               ; 08:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0508 08:28
    STEP_0508:               ; 08:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0509 08:29
    STEP_0509:               ; 08:29
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0510 08:30
    STEP_0510:               ; 08:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0511 08:31
    STEP_0511:               ; 08:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0512 08:32
    STEP_0512:               ; 08:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0513 08:33
    STEP_0513:               ; 08:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0514 08:34
    STEP_0514:               ; 08:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0515 08:35
    STEP_0515:               ; 08:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0516 08:36
    STEP_0516:               ; 08:36
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0517 08:37
    STEP_0517:               ; 08:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0518 08:38
    STEP_0518:               ; 08:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0519 08:39
    STEP_0519:               ; 08:39
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0520 08:40
    STEP_0520:               ; 08:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0521 08:41
    STEP_0521:               ; 08:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0522 08:42
    STEP_0522:               ; 08:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0523 08:43
    STEP_0523:               ; 08:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0524 08:44
    STEP_0524:               ; 08:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0525 08:45
    STEP_0525:               ; 08:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0526 08:46
    STEP_0526:               ; 08:46
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0527 08:47
    STEP_0527:               ; 08:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0528 08:48
    STEP_0528:               ; 08:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0529 08:49
    STEP_0529:               ; 08:49
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0530 08:50
    STEP_0530:               ; 08:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0531 08:51
    STEP_0531:               ; 08:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0532 08:52
    STEP_0532:               ; 08:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0533 08:53
    STEP_0533:               ; 08:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0534 08:54
    STEP_0534:               ; 08:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0535 08:55
    STEP_0535:               ; 08:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0536 08:56
    STEP_0536:               ; 08:56
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0537 08:57
    STEP_0537:               ; 08:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0538 08:58
    STEP_0538:               ; 08:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0539 08:59
    STEP_0539:               ; 08:59
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0540 09:00
    STEP_0540:               ; 09:00
    LDI r18,0x59             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0541 09:01
    STEP_0541:               ; 09:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0542 09:02
    STEP_0542:               ; 09:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0543 09:03
    STEP_0543:               ; 09:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0544 09:04
    STEP_0544:               ; 09:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0545 09:05
    STEP_0545:               ; 09:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0546 09:06
    STEP_0546:               ; 09:06
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0547 09:07
    STEP_0547:               ; 09:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x19             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0548 09:08
    STEP_0548:               ; 09:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0549 09:09
    STEP_0549:               ; 09:09
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0550 09:10
    STEP_0550:               ; 09:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x49             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0551 09:11
    STEP_0551:               ; 09:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0552 09:12
    STEP_0552:               ; 09:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0553 09:13
    STEP_0553:               ; 09:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0554 09:14
    STEP_0554:               ; 09:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0555 09:15
    STEP_0555:               ; 09:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0556 09:16
    STEP_0556:               ; 09:16
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0557 09:17
    STEP_0557:               ; 09:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x09             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0558 09:18
    STEP_0558:               ; 09:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xc9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0559 09:19
    STEP_0559:               ; 09:19
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0560 09:20
    STEP_0560:               ; 09:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0561 09:21
    STEP_0561:               ; 09:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0562 09:22
    STEP_0562:               ; 09:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0563 09:23
    STEP_0563:               ; 09:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0564 09:24
    STEP_0564:               ; 09:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0565 09:25
    STEP_0565:               ; 09:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0566 09:26
    STEP_0566:               ; 09:26
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0567 09:27
    STEP_0567:               ; 09:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x39             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0568 09:28
    STEP_0568:               ; 09:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0569 09:29
    STEP_0569:               ; 09:29
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0570 09:30
    STEP_0570:               ; 09:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0571 09:31
    STEP_0571:               ; 09:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0572 09:32
    STEP_0572:               ; 09:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0573 09:33
    STEP_0573:               ; 09:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0574 09:34
    STEP_0574:               ; 09:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0575 09:35
    STEP_0575:               ; 09:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0576 09:36
    STEP_0576:               ; 09:36
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0577 09:37
    STEP_0577:               ; 09:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0578 09:38
    STEP_0578:               ; 09:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0579 09:39
    STEP_0579:               ; 09:39
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0580 09:40
    STEP_0580:               ; 09:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0581 09:41
    STEP_0581:               ; 09:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0582 09:42
    STEP_0582:               ; 09:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0583 09:43
    STEP_0583:               ; 09:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0584 09:44
    STEP_0584:               ; 09:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0585 09:45
    STEP_0585:               ; 09:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0586 09:46
    STEP_0586:               ; 09:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0587 09:47
    STEP_0587:               ; 09:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0588 09:48
    STEP_0588:               ; 09:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0589 09:49
    STEP_0589:               ; 09:49
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0590 09:50
    STEP_0590:               ; 09:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0591 09:51
    STEP_0591:               ; 09:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0592 09:52
    STEP_0592:               ; 09:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0593 09:53
    STEP_0593:               ; 09:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0594 09:54
    STEP_0594:               ; 09:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0595 09:55
    STEP_0595:               ; 09:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0596 09:56
    STEP_0596:               ; 09:56
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0597 09:57
    STEP_0597:               ; 09:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x29             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0598 09:58
    STEP_0598:               ; 09:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0599 09:59
    STEP_0599:               ; 09:59
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0600 10:00
    STEP_0600:               ; 10:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x54             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0601 10:01
    STEP_0601:               ; 10:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x14             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0602 10:02
    STEP_0602:               ; 10:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0603 10:03
    STEP_0603:               ; 10:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x94             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0604 10:04
    STEP_0604:               ; 10:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0605 10:05
    STEP_0605:               ; 10:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0606 10:06
    STEP_0606:               ; 10:06
    LDI r18,0xd4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0607 10:07
    STEP_0607:               ; 10:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x14             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0608 10:08
    STEP_0608:               ; 10:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xd4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0609 10:09
    STEP_0609:               ; 10:09
    LDI r18,0x94             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0610 10:10
    STEP_0610:               ; 10:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x44             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0611 10:11
    STEP_0611:               ; 10:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x04             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0612 10:12
    STEP_0612:               ; 10:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0613 10:13
    STEP_0613:               ; 10:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x84             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0614 10:14
    STEP_0614:               ; 10:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0615 10:15
    STEP_0615:               ; 10:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0616 10:16
    STEP_0616:               ; 10:16
    LDI r18,0xc4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0617 10:17
    STEP_0617:               ; 10:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x04             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0618 10:18
    STEP_0618:               ; 10:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xc4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0619 10:19
    STEP_0619:               ; 10:19
    LDI r18,0x84             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0620 10:20
    STEP_0620:               ; 10:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x74             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0621 10:21
    STEP_0621:               ; 10:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x34             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0622 10:22
    STEP_0622:               ; 10:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0623 10:23
    STEP_0623:               ; 10:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xb4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0624 10:24
    STEP_0624:               ; 10:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0625 10:25
    STEP_0625:               ; 10:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0626 10:26
    STEP_0626:               ; 10:26
    LDI r18,0xf4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0627 10:27
    STEP_0627:               ; 10:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x34             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0628 10:28
    STEP_0628:               ; 10:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xf4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0629 10:29
    STEP_0629:               ; 10:29
    LDI r18,0xb4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0630 10:30
    STEP_0630:               ; 10:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x64             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0631 10:31
    STEP_0631:               ; 10:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x24             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0632 10:32
    STEP_0632:               ; 10:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0633 10:33
    STEP_0633:               ; 10:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0634 10:34
    STEP_0634:               ; 10:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0635 10:35
    STEP_0635:               ; 10:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0636 10:36
    STEP_0636:               ; 10:36
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0637 10:37
    STEP_0637:               ; 10:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x24             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0638 10:38
    STEP_0638:               ; 10:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0639 10:39
    STEP_0639:               ; 10:39
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0640 10:40
    STEP_0640:               ; 10:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x64             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0641 10:41
    STEP_0641:               ; 10:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x24             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0642 10:42
    STEP_0642:               ; 10:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0643 10:43
    STEP_0643:               ; 10:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0644 10:44
    STEP_0644:               ; 10:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0645 10:45
    STEP_0645:               ; 10:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0646 10:46
    STEP_0646:               ; 10:46
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0647 10:47
    STEP_0647:               ; 10:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x24             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0648 10:48
    STEP_0648:               ; 10:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0649 10:49
    STEP_0649:               ; 10:49
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0650 10:50
    STEP_0650:               ; 10:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x64             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0651 10:51
    STEP_0651:               ; 10:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x24             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0652 10:52
    STEP_0652:               ; 10:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0653 10:53
    STEP_0653:               ; 10:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0654 10:54
    STEP_0654:               ; 10:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0655 10:55
    STEP_0655:               ; 10:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0656 10:56
    STEP_0656:               ; 10:56
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0657 10:57
    STEP_0657:               ; 10:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x24             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0658 10:58
    STEP_0658:               ; 10:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0659 10:59
    STEP_0659:               ; 10:59
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0660 11:00
    STEP_0660:               ; 11:00
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x50             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0661 11:01
    STEP_0661:               ; 11:01
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x10             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0662 11:02
    STEP_0662:               ; 11:02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0663 11:03
    STEP_0663:               ; 11:03
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0664 11:04
    STEP_0664:               ; 11:04
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0665 11:05
    STEP_0665:               ; 11:05
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0666 11:06
    STEP_0666:               ; 11:06
    LDI r18,0xd0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0667 11:07
    STEP_0667:               ; 11:07
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x10             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0668 11:08
    STEP_0668:               ; 11:08
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xd0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0669 11:09
    STEP_0669:               ; 11:09
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0670 11:10
    STEP_0670:               ; 11:10
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x40             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0671 11:11
    STEP_0671:               ; 11:11
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x00             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Skipped redundant load of value   0 into working register. Wow.
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0672 11:12
    STEP_0672:               ; 11:12
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0673 11:13
    STEP_0673:               ; 11:13
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 128 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0674 11:14
    STEP_0674:               ; 11:14
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0675 11:15
    STEP_0675:               ; 11:15
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0676 11:16
    STEP_0676:               ; 11:16
    LDI r18,0xc0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0677 11:17
    STEP_0677:               ; 11:17
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x00             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0678 11:18
    STEP_0678:               ; 11:18
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xc0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0679 11:19
    STEP_0679:               ; 11:19
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0680 11:20
    STEP_0680:               ; 11:20
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x70             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0681 11:21
    STEP_0681:               ; 11:21
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x30             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0682 11:22
    STEP_0682:               ; 11:22
    LDI r18,0x5a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0683 11:23
    STEP_0683:               ; 11:23
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0684 11:24
    STEP_0684:               ; 11:24
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0685 11:25
    STEP_0685:               ; 11:25
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0686 11:26
    STEP_0686:               ; 11:26
    LDI r18,0xf0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0687 11:27
    STEP_0687:               ; 11:27
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x30             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0688 11:28
    STEP_0688:               ; 11:28
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0689 11:29
    STEP_0689:               ; 11:29
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0690 11:30
    STEP_0690:               ; 11:30
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x60             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0691 11:31
    STEP_0691:               ; 11:31
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Skipped redundant load of value  32 into working register. Wow.
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0692 11:32
    STEP_0692:               ; 11:32
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0693 11:33
    STEP_0693:               ; 11:33
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 160 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0694 11:34
    STEP_0694:               ; 11:34
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0695 11:35
    STEP_0695:               ; 11:35
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0696 11:36
    STEP_0696:               ; 11:36
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0697 11:37
    STEP_0697:               ; 11:37
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0698 11:38
    STEP_0698:               ; 11:38
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0699 11:39
    STEP_0699:               ; 11:39
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0700 11:40
    STEP_0700:               ; 11:40
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x60             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0701 11:41
    STEP_0701:               ; 11:41
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0702 11:42
    STEP_0702:               ; 11:42
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0703 11:43
    STEP_0703:               ; 11:43
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0704 11:44
    STEP_0704:               ; 11:44
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0705 11:45
    STEP_0705:               ; 11:45
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0706 11:46
    STEP_0706:               ; 11:46
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0707 11:47
    STEP_0707:               ; 11:47
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0708 11:48
    STEP_0708:               ; 11:48
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0709 11:49
    STEP_0709:               ; 11:49
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0710 11:50
    STEP_0710:               ; 11:50
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x60             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0711 11:51
    STEP_0711:               ; 11:51
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0712 11:52
    STEP_0712:               ; 11:52
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0713 11:53
    STEP_0713:               ; 11:53
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 160 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0714 11:54
    STEP_0714:               ; 11:54
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0715 11:55
    STEP_0715:               ; 11:55
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0716 11:56
    STEP_0716:               ; 11:56
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0717 11:57
    STEP_0717:               ; 11:57
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0718 11:58
    STEP_0718:               ; 11:58
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0719 11:59
    STEP_0719:               ; 11:59
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0720 12:00
    STEP_0720:               ; 12:00
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0721 12:01
    STEP_0721:               ; 12:01
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0722 12:02
    STEP_0722:               ; 12:02
    LDI r18,0x76             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0723 12:03
    STEP_0723:               ; 12:03
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0724 12:04
    STEP_0724:               ; 12:04
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0725 12:05
    STEP_0725:               ; 12:05
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0726 12:06
    STEP_0726:               ; 12:06
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0727 12:07
    STEP_0727:               ; 12:07
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0728 12:08
    STEP_0728:               ; 12:08
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0729 12:09
    STEP_0729:               ; 12:09
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0730 12:10
    STEP_0730:               ; 12:10
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0731 12:11
    STEP_0731:               ; 12:11
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0732 12:12
    STEP_0732:               ; 12:12
    LDI r18,0x66             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0733 12:13
    STEP_0733:               ; 12:13
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0734 12:14
    STEP_0734:               ; 12:14
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0735 12:15
    STEP_0735:               ; 12:15
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0736 12:16
    STEP_0736:               ; 12:16
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0737 12:17
    STEP_0737:               ; 12:17
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0738 12:18
    STEP_0738:               ; 12:18
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0739 12:19
    STEP_0739:               ; 12:19
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0740 12:20
    STEP_0740:               ; 12:20
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0741 12:21
    STEP_0741:               ; 12:21
    LDI r18,0x96             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0742 12:22
    STEP_0742:               ; 12:22
    LDI r18,0x56             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0743 12:23
    STEP_0743:               ; 12:23
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0744 12:24
    STEP_0744:               ; 12:24
    LDI r18,0x96             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0745 12:25
    STEP_0745:               ; 12:25
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0746 12:26
    STEP_0746:               ; 12:26
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0747 12:27
    STEP_0747:               ; 12:27
    LDI r18,0x96             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0748 12:28
    STEP_0748:               ; 12:28
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0749 12:29
    STEP_0749:               ; 12:29
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0750 12:30
    STEP_0750:               ; 12:30
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0751 12:31
    STEP_0751:               ; 12:31
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0752 12:32
    STEP_0752:               ; 12:32
    LDI r18,0x76             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0753 12:33
    STEP_0753:               ; 12:33
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0754 12:34
    STEP_0754:               ; 12:34
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0755 12:35
    STEP_0755:               ; 12:35
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0756 12:36
    STEP_0756:               ; 12:36
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0757 12:37
    STEP_0757:               ; 12:37
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0758 12:38
    STEP_0758:               ; 12:38
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0759 12:39
    STEP_0759:               ; 12:39
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0760 12:40
    STEP_0760:               ; 12:40
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0761 12:41
    STEP_0761:               ; 12:41
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0762 12:42
    STEP_0762:               ; 12:42
    LDI r18,0x66             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0763 12:43
    STEP_0763:               ; 12:43
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0764 12:44
    STEP_0764:               ; 12:44
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0765 12:45
    STEP_0765:               ; 12:45
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0766 12:46
    STEP_0766:               ; 12:46
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0767 12:47
    STEP_0767:               ; 12:47
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0768 12:48
    STEP_0768:               ; 12:48
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0769 12:49
    STEP_0769:               ; 12:49
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0770 12:50
    STEP_0770:               ; 12:50
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0771 12:51
    STEP_0771:               ; 12:51
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0772 12:52
    STEP_0772:               ; 12:52
    LDI r18,0x76             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0773 12:53
    STEP_0773:               ; 12:53
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0774 12:54
    STEP_0774:               ; 12:54
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0775 12:55
    STEP_0775:               ; 12:55
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0776 12:56
    STEP_0776:               ; 12:56
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0777 12:57
    STEP_0777:               ; 12:57
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0778 12:58
    STEP_0778:               ; 12:58
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0779 12:59
    STEP_0779:               ; 12:59
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0780 13:00
    STEP_0780:               ; 13:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x58             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0781 13:01
    STEP_0781:               ; 13:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0782 13:02
    STEP_0782:               ; 13:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0783 13:03
    STEP_0783:               ; 13:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0784 13:04
    STEP_0784:               ; 13:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0785 13:05
    STEP_0785:               ; 13:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0786 13:06
    STEP_0786:               ; 13:06
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0787 13:07
    STEP_0787:               ; 13:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0788 13:08
    STEP_0788:               ; 13:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0789 13:09
    STEP_0789:               ; 13:09
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0790 13:10
    STEP_0790:               ; 13:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x48             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0791 13:11
    STEP_0791:               ; 13:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Skipped redundant load of value   8 into working register. Wow.
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0792 13:12
    STEP_0792:               ; 13:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0793 13:13
    STEP_0793:               ; 13:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0794 13:14
    STEP_0794:               ; 13:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0795 13:15
    STEP_0795:               ; 13:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0796 13:16
    STEP_0796:               ; 13:16
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0797 13:17
    STEP_0797:               ; 13:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0798 13:18
    STEP_0798:               ; 13:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0799 13:19
    STEP_0799:               ; 13:19
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0800 13:20
    STEP_0800:               ; 13:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x78             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0801 13:21
    STEP_0801:               ; 13:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0802 13:22
    STEP_0802:               ; 13:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0803 13:23
    STEP_0803:               ; 13:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0804 13:24
    STEP_0804:               ; 13:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0805 13:25
    STEP_0805:               ; 13:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0806 13:26
    STEP_0806:               ; 13:26
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0807 13:27
    STEP_0807:               ; 13:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0808 13:28
    STEP_0808:               ; 13:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0809 13:29
    STEP_0809:               ; 13:29
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0810 13:30
    STEP_0810:               ; 13:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0811 13:31
    STEP_0811:               ; 13:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0812 13:32
    STEP_0812:               ; 13:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0813 13:33
    STEP_0813:               ; 13:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0814 13:34
    STEP_0814:               ; 13:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0815 13:35
    STEP_0815:               ; 13:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0816 13:36
    STEP_0816:               ; 13:36
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0817 13:37
    STEP_0817:               ; 13:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0818 13:38
    STEP_0818:               ; 13:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 232 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0819 13:39
    STEP_0819:               ; 13:39
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0820 13:40
    STEP_0820:               ; 13:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0821 13:41
    STEP_0821:               ; 13:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0822 13:42
    STEP_0822:               ; 13:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0823 13:43
    STEP_0823:               ; 13:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0824 13:44
    STEP_0824:               ; 13:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0825 13:45
    STEP_0825:               ; 13:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0826 13:46
    STEP_0826:               ; 13:46
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0827 13:47
    STEP_0827:               ; 13:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0828 13:48
    STEP_0828:               ; 13:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 232 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0829 13:49
    STEP_0829:               ; 13:49
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0830 13:50
    STEP_0830:               ; 13:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0831 13:51
    STEP_0831:               ; 13:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0832 13:52
    STEP_0832:               ; 13:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0833 13:53
    STEP_0833:               ; 13:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0834 13:54
    STEP_0834:               ; 13:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0835 13:55
    STEP_0835:               ; 13:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0836 13:56
    STEP_0836:               ; 13:56
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0837 13:57
    STEP_0837:               ; 13:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0838 13:58
    STEP_0838:               ; 13:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0839 13:59
    STEP_0839:               ; 13:59
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0840 14:00
    STEP_0840:               ; 14:00
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x58             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0841 14:01
    STEP_0841:               ; 14:01
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0842 14:02
    STEP_0842:               ; 14:02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0843 14:03
    STEP_0843:               ; 14:03
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0844 14:04
    STEP_0844:               ; 14:04
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0845 14:05
    STEP_0845:               ; 14:05
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0846 14:06
    STEP_0846:               ; 14:06
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0847 14:07
    STEP_0847:               ; 14:07
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0848 14:08
    STEP_0848:               ; 14:08
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0849 14:09
    STEP_0849:               ; 14:09
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0850 14:10
    STEP_0850:               ; 14:10
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x48             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0851 14:11
    STEP_0851:               ; 14:11
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0852 14:12
    STEP_0852:               ; 14:12
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0853 14:13
    STEP_0853:               ; 14:13
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0854 14:14
    STEP_0854:               ; 14:14
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0855 14:15
    STEP_0855:               ; 14:15
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0856 14:16
    STEP_0856:               ; 14:16
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0857 14:17
    STEP_0857:               ; 14:17
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0858 14:18
    STEP_0858:               ; 14:18
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0859 14:19
    STEP_0859:               ; 14:19
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0860 14:20
    STEP_0860:               ; 14:20
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x78             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0861 14:21
    STEP_0861:               ; 14:21
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0862 14:22
    STEP_0862:               ; 14:22
    LDI r18,0x5a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0863 14:23
    STEP_0863:               ; 14:23
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0864 14:24
    STEP_0864:               ; 14:24
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0865 14:25
    STEP_0865:               ; 14:25
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0866 14:26
    STEP_0866:               ; 14:26
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0867 14:27
    STEP_0867:               ; 14:27
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0868 14:28
    STEP_0868:               ; 14:28
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0869 14:29
    STEP_0869:               ; 14:29
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0870 14:30
    STEP_0870:               ; 14:30
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0871 14:31
    STEP_0871:               ; 14:31
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0872 14:32
    STEP_0872:               ; 14:32
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0873 14:33
    STEP_0873:               ; 14:33
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0874 14:34
    STEP_0874:               ; 14:34
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0875 14:35
    STEP_0875:               ; 14:35
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0876 14:36
    STEP_0876:               ; 14:36
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0877 14:37
    STEP_0877:               ; 14:37
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0878 14:38
    STEP_0878:               ; 14:38
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 232 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0879 14:39
    STEP_0879:               ; 14:39
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0880 14:40
    STEP_0880:               ; 14:40
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0881 14:41
    STEP_0881:               ; 14:41
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0882 14:42
    STEP_0882:               ; 14:42
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0883 14:43
    STEP_0883:               ; 14:43
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0884 14:44
    STEP_0884:               ; 14:44
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0885 14:45
    STEP_0885:               ; 14:45
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0886 14:46
    STEP_0886:               ; 14:46
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0887 14:47
    STEP_0887:               ; 14:47
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0888 14:48
    STEP_0888:               ; 14:48
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 232 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0889 14:49
    STEP_0889:               ; 14:49
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0890 14:50
    STEP_0890:               ; 14:50
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0891 14:51
    STEP_0891:               ; 14:51
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0892 14:52
    STEP_0892:               ; 14:52
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0893 14:53
    STEP_0893:               ; 14:53
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0894 14:54
    STEP_0894:               ; 14:54
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0895 14:55
    STEP_0895:               ; 14:55
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0896 14:56
    STEP_0896:               ; 14:56
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0897 14:57
    STEP_0897:               ; 14:57
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0898 14:58
    STEP_0898:               ; 14:58
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0899 14:59
    STEP_0899:               ; 14:59
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0900 15:00
    STEP_0900:               ; 15:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x58             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0901 15:01
    STEP_0901:               ; 15:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0902 15:02
    STEP_0902:               ; 15:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0903 15:03
    STEP_0903:               ; 15:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0904 15:04
    STEP_0904:               ; 15:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0905 15:05
    STEP_0905:               ; 15:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0906 15:06
    STEP_0906:               ; 15:06
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0907 15:07
    STEP_0907:               ; 15:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0908 15:08
    STEP_0908:               ; 15:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0909 15:09
    STEP_0909:               ; 15:09
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0910 15:10
    STEP_0910:               ; 15:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x48             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0911 15:11
    STEP_0911:               ; 15:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0912 15:12
    STEP_0912:               ; 15:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0913 15:13
    STEP_0913:               ; 15:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0914 15:14
    STEP_0914:               ; 15:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0915 15:15
    STEP_0915:               ; 15:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0916 15:16
    STEP_0916:               ; 15:16
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0917 15:17
    STEP_0917:               ; 15:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0918 15:18
    STEP_0918:               ; 15:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0919 15:19
    STEP_0919:               ; 15:19
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0920 15:20
    STEP_0920:               ; 15:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x78             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0921 15:21
    STEP_0921:               ; 15:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0922 15:22
    STEP_0922:               ; 15:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0923 15:23
    STEP_0923:               ; 15:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0924 15:24
    STEP_0924:               ; 15:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0925 15:25
    STEP_0925:               ; 15:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0926 15:26
    STEP_0926:               ; 15:26
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0927 15:27
    STEP_0927:               ; 15:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0928 15:28
    STEP_0928:               ; 15:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0929 15:29
    STEP_0929:               ; 15:29
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0930 15:30
    STEP_0930:               ; 15:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0931 15:31
    STEP_0931:               ; 15:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0932 15:32
    STEP_0932:               ; 15:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0933 15:33
    STEP_0933:               ; 15:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0934 15:34
    STEP_0934:               ; 15:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0935 15:35
    STEP_0935:               ; 15:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0936 15:36
    STEP_0936:               ; 15:36
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0937 15:37
    STEP_0937:               ; 15:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0938 15:38
    STEP_0938:               ; 15:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0939 15:39
    STEP_0939:               ; 15:39
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0940 15:40
    STEP_0940:               ; 15:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0941 15:41
    STEP_0941:               ; 15:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0942 15:42
    STEP_0942:               ; 15:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0943 15:43
    STEP_0943:               ; 15:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0944 15:44
    STEP_0944:               ; 15:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0945 15:45
    STEP_0945:               ; 15:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0946 15:46
    STEP_0946:               ; 15:46
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0947 15:47
    STEP_0947:               ; 15:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0948 15:48
    STEP_0948:               ; 15:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0949 15:49
    STEP_0949:               ; 15:49
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0950 15:50
    STEP_0950:               ; 15:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0951 15:51
    STEP_0951:               ; 15:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0952 15:52
    STEP_0952:               ; 15:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0953 15:53
    STEP_0953:               ; 15:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0954 15:54
    STEP_0954:               ; 15:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0955 15:55
    STEP_0955:               ; 15:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0956 15:56
    STEP_0956:               ; 15:56
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0957 15:57
    STEP_0957:               ; 15:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0958 15:58
    STEP_0958:               ; 15:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0959 15:59
    STEP_0959:               ; 15:59
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0960 16:00
    STEP_0960:               ; 16:00
    LDI r18,0x5c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0961 16:01
    STEP_0961:               ; 16:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0962 16:02
    STEP_0962:               ; 16:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0963 16:03
    STEP_0963:               ; 16:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0964 16:04
    STEP_0964:               ; 16:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0965 16:05
    STEP_0965:               ; 16:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0966 16:06
    STEP_0966:               ; 16:06
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0967 16:07
    STEP_0967:               ; 16:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0968 16:08
    STEP_0968:               ; 16:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0969 16:09
    STEP_0969:               ; 16:09
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0970 16:10
    STEP_0970:               ; 16:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0971 16:11
    STEP_0971:               ; 16:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0972 16:12
    STEP_0972:               ; 16:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0973 16:13
    STEP_0973:               ; 16:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0974 16:14
    STEP_0974:               ; 16:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0975 16:15
    STEP_0975:               ; 16:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0976 16:16
    STEP_0976:               ; 16:16
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0977 16:17
    STEP_0977:               ; 16:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0978 16:18
    STEP_0978:               ; 16:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0979 16:19
    STEP_0979:               ; 16:19
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0980 16:20
    STEP_0980:               ; 16:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0981 16:21
    STEP_0981:               ; 16:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0982 16:22
    STEP_0982:               ; 16:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0983 16:23
    STEP_0983:               ; 16:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0984 16:24
    STEP_0984:               ; 16:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0985 16:25
    STEP_0985:               ; 16:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0986 16:26
    STEP_0986:               ; 16:26
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0987 16:27
    STEP_0987:               ; 16:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0988 16:28
    STEP_0988:               ; 16:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0989 16:29
    STEP_0989:               ; 16:29
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0990 16:30
    STEP_0990:               ; 16:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0991 16:31
    STEP_0991:               ; 16:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0992 16:32
    STEP_0992:               ; 16:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0993 16:33
    STEP_0993:               ; 16:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0994 16:34
    STEP_0994:               ; 16:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0995 16:35
    STEP_0995:               ; 16:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0996 16:36
    STEP_0996:               ; 16:36
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0997 16:37
    STEP_0997:               ; 16:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0998 16:38
    STEP_0998:               ; 16:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 0999 16:39
    STEP_0999:               ; 16:39
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1000 16:40
    STEP_1000:               ; 16:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1001 16:41
    STEP_1001:               ; 16:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1002 16:42
    STEP_1002:               ; 16:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1003 16:43
    STEP_1003:               ; 16:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1004 16:44
    STEP_1004:               ; 16:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1005 16:45
    STEP_1005:               ; 16:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1006 16:46
    STEP_1006:               ; 16:46
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1007 16:47
    STEP_1007:               ; 16:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1008 16:48
    STEP_1008:               ; 16:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1009 16:49
    STEP_1009:               ; 16:49
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1010 16:50
    STEP_1010:               ; 16:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1011 16:51
    STEP_1011:               ; 16:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1012 16:52
    STEP_1012:               ; 16:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1013 16:53
    STEP_1013:               ; 16:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1014 16:54
    STEP_1014:               ; 16:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1015 16:55
    STEP_1015:               ; 16:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1016 16:56
    STEP_1016:               ; 16:56
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1017 16:57
    STEP_1017:               ; 16:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1018 16:58
    STEP_1018:               ; 16:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1019 16:59
    STEP_1019:               ; 16:59
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1020 17:00
    STEP_1020:               ; 17:00
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x50             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1021 17:01
    STEP_1021:               ; 17:01
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x10             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1022 17:02
    STEP_1022:               ; 17:02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1023 17:03
    STEP_1023:               ; 17:03
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1024 17:04
    STEP_1024:               ; 17:04
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1025 17:05
    STEP_1025:               ; 17:05
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1026 17:06
    STEP_1026:               ; 17:06
    LDI r18,0xd0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1027 17:07
    STEP_1027:               ; 17:07
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x10             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1028 17:08
    STEP_1028:               ; 17:08
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xd0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1029 17:09
    STEP_1029:               ; 17:09
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1030 17:10
    STEP_1030:               ; 17:10
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x40             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1031 17:11
    STEP_1031:               ; 17:11
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x00             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1032 17:12
    STEP_1032:               ; 17:12
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1033 17:13
    STEP_1033:               ; 17:13
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1034 17:14
    STEP_1034:               ; 17:14
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1035 17:15
    STEP_1035:               ; 17:15
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1036 17:16
    STEP_1036:               ; 17:16
    LDI r18,0xc0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1037 17:17
    STEP_1037:               ; 17:17
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x00             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1038 17:18
    STEP_1038:               ; 17:18
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xc0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1039 17:19
    STEP_1039:               ; 17:19
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1040 17:20
    STEP_1040:               ; 17:20
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x70             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1041 17:21
    STEP_1041:               ; 17:21
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x30             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1042 17:22
    STEP_1042:               ; 17:22
    LDI r18,0x5a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1043 17:23
    STEP_1043:               ; 17:23
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1044 17:24
    STEP_1044:               ; 17:24
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1045 17:25
    STEP_1045:               ; 17:25
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1046 17:26
    STEP_1046:               ; 17:26
    LDI r18,0xf0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1047 17:27
    STEP_1047:               ; 17:27
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x30             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1048 17:28
    STEP_1048:               ; 17:28
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1049 17:29
    STEP_1049:               ; 17:29
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1050 17:30
    STEP_1050:               ; 17:30
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x60             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1051 17:31
    STEP_1051:               ; 17:31
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1052 17:32
    STEP_1052:               ; 17:32
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1053 17:33
    STEP_1053:               ; 17:33
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1054 17:34
    STEP_1054:               ; 17:34
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1055 17:35
    STEP_1055:               ; 17:35
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1056 17:36
    STEP_1056:               ; 17:36
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1057 17:37
    STEP_1057:               ; 17:37
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1058 17:38
    STEP_1058:               ; 17:38
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1059 17:39
    STEP_1059:               ; 17:39
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1060 17:40
    STEP_1060:               ; 17:40
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x60             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1061 17:41
    STEP_1061:               ; 17:41
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1062 17:42
    STEP_1062:               ; 17:42
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1063 17:43
    STEP_1063:               ; 17:43
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1064 17:44
    STEP_1064:               ; 17:44
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1065 17:45
    STEP_1065:               ; 17:45
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1066 17:46
    STEP_1066:               ; 17:46
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1067 17:47
    STEP_1067:               ; 17:47
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1068 17:48
    STEP_1068:               ; 17:48
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1069 17:49
    STEP_1069:               ; 17:49
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1070 17:50
    STEP_1070:               ; 17:50
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x60             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1071 17:51
    STEP_1071:               ; 17:51
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1072 17:52
    STEP_1072:               ; 17:52
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1073 17:53
    STEP_1073:               ; 17:53
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1074 17:54
    STEP_1074:               ; 17:54
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1075 17:55
    STEP_1075:               ; 17:55
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1076 17:56
    STEP_1076:               ; 17:56
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1077 17:57
    STEP_1077:               ; 17:57
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x20             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1078 17:58
    STEP_1078:               ; 17:58
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1079 17:59
    STEP_1079:               ; 17:59
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1080 18:00
    STEP_1080:               ; 18:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1081 18:01
    STEP_1081:               ; 18:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1082 18:02
    STEP_1082:               ; 18:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1083 18:03
    STEP_1083:               ; 18:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1084 18:04
    STEP_1084:               ; 18:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1085 18:05
    STEP_1085:               ; 18:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1086 18:06
    STEP_1086:               ; 18:06
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1087 18:07
    STEP_1087:               ; 18:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1088 18:08
    STEP_1088:               ; 18:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xdc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1089 18:09
    STEP_1089:               ; 18:09
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1090 18:10
    STEP_1090:               ; 18:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1091 18:11
    STEP_1091:               ; 18:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1092 18:12
    STEP_1092:               ; 18:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1093 18:13
    STEP_1093:               ; 18:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1094 18:14
    STEP_1094:               ; 18:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1095 18:15
    STEP_1095:               ; 18:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1096 18:16
    STEP_1096:               ; 18:16
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1097 18:17
    STEP_1097:               ; 18:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1098 18:18
    STEP_1098:               ; 18:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xcc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1099 18:19
    STEP_1099:               ; 18:19
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1100 18:20
    STEP_1100:               ; 18:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1101 18:21
    STEP_1101:               ; 18:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1102 18:22
    STEP_1102:               ; 18:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1103 18:23
    STEP_1103:               ; 18:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1104 18:24
    STEP_1104:               ; 18:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1105 18:25
    STEP_1105:               ; 18:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1106 18:26
    STEP_1106:               ; 18:26
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1107 18:27
    STEP_1107:               ; 18:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1108 18:28
    STEP_1108:               ; 18:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xfc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1109 18:29
    STEP_1109:               ; 18:29
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1110 18:30
    STEP_1110:               ; 18:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1111 18:31
    STEP_1111:               ; 18:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1112 18:32
    STEP_1112:               ; 18:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1113 18:33
    STEP_1113:               ; 18:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1114 18:34
    STEP_1114:               ; 18:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1115 18:35
    STEP_1115:               ; 18:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1116 18:36
    STEP_1116:               ; 18:36
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1117 18:37
    STEP_1117:               ; 18:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1118 18:38
    STEP_1118:               ; 18:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1119 18:39
    STEP_1119:               ; 18:39
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1120 18:40
    STEP_1120:               ; 18:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1121 18:41
    STEP_1121:               ; 18:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1122 18:42
    STEP_1122:               ; 18:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1123 18:43
    STEP_1123:               ; 18:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1124 18:44
    STEP_1124:               ; 18:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1125 18:45
    STEP_1125:               ; 18:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1126 18:46
    STEP_1126:               ; 18:46
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1127 18:47
    STEP_1127:               ; 18:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1128 18:48
    STEP_1128:               ; 18:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1129 18:49
    STEP_1129:               ; 18:49
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1130 18:50
    STEP_1130:               ; 18:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1131 18:51
    STEP_1131:               ; 18:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1132 18:52
    STEP_1132:               ; 18:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1133 18:53
    STEP_1133:               ; 18:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1134 18:54
    STEP_1134:               ; 18:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1135 18:55
    STEP_1135:               ; 18:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1136 18:56
    STEP_1136:               ; 18:56
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1137 18:57
    STEP_1137:               ; 18:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1138 18:58
    STEP_1138:               ; 18:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xec             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1139 18:59
    STEP_1139:               ; 18:59
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1140 19:00
    STEP_1140:               ; 19:00
    LDI r18,0x58             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1141 19:01
    STEP_1141:               ; 19:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1142 19:02
    STEP_1142:               ; 19:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1143 19:03
    STEP_1143:               ; 19:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1144 19:04
    STEP_1144:               ; 19:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1145 19:05
    STEP_1145:               ; 19:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1146 19:06
    STEP_1146:               ; 19:06
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1147 19:07
    STEP_1147:               ; 19:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x18             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1148 19:08
    STEP_1148:               ; 19:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xd8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1149 19:09
    STEP_1149:               ; 19:09
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1150 19:10
    STEP_1150:               ; 19:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x48             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1151 19:11
    STEP_1151:               ; 19:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Skipped redundant load of value   8 into working register. Wow.
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1152 19:12
    STEP_1152:               ; 19:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1153 19:13
    STEP_1153:               ; 19:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1154 19:14
    STEP_1154:               ; 19:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1155 19:15
    STEP_1155:               ; 19:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1156 19:16
    STEP_1156:               ; 19:16
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1157 19:17
    STEP_1157:               ; 19:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x08             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1158 19:18
    STEP_1158:               ; 19:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xc8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1159 19:19
    STEP_1159:               ; 19:19
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1160 19:20
    STEP_1160:               ; 19:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x78             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1161 19:21
    STEP_1161:               ; 19:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1162 19:22
    STEP_1162:               ; 19:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1163 19:23
    STEP_1163:               ; 19:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1164 19:24
    STEP_1164:               ; 19:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1165 19:25
    STEP_1165:               ; 19:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1166 19:26
    STEP_1166:               ; 19:26
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1167 19:27
    STEP_1167:               ; 19:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x38             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1168 19:28
    STEP_1168:               ; 19:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xf8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1169 19:29
    STEP_1169:               ; 19:29
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1170 19:30
    STEP_1170:               ; 19:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1171 19:31
    STEP_1171:               ; 19:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1172 19:32
    STEP_1172:               ; 19:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1173 19:33
    STEP_1173:               ; 19:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1174 19:34
    STEP_1174:               ; 19:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1175 19:35
    STEP_1175:               ; 19:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1176 19:36
    STEP_1176:               ; 19:36
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1177 19:37
    STEP_1177:               ; 19:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1178 19:38
    STEP_1178:               ; 19:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 232 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1179 19:39
    STEP_1179:               ; 19:39
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1180 19:40
    STEP_1180:               ; 19:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1181 19:41
    STEP_1181:               ; 19:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1182 19:42
    STEP_1182:               ; 19:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1183 19:43
    STEP_1183:               ; 19:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1184 19:44
    STEP_1184:               ; 19:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1185 19:45
    STEP_1185:               ; 19:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1186 19:46
    STEP_1186:               ; 19:46
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1187 19:47
    STEP_1187:               ; 19:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1188 19:48
    STEP_1188:               ; 19:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 232 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1189 19:49
    STEP_1189:               ; 19:49
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1190 19:50
    STEP_1190:               ; 19:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x68             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1191 19:51
    STEP_1191:               ; 19:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1192 19:52
    STEP_1192:               ; 19:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1193 19:53
    STEP_1193:               ; 19:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1194 19:54
    STEP_1194:               ; 19:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1195 19:55
    STEP_1195:               ; 19:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1196 19:56
    STEP_1196:               ; 19:56
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1197 19:57
    STEP_1197:               ; 19:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  40 in cache register
    ST X,r09                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1198 19:58
    STEP_1198:               ; 19:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1199 19:59
    STEP_1199:               ; 19:59
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1200 20:00
    STEP_1200:               ; 20:00
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x57             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1201 20:01
    STEP_1201:               ; 20:01
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x17             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1202 20:02
    STEP_1202:               ; 20:02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1203 20:03
    STEP_1203:               ; 20:03
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x97             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1204 20:04
    STEP_1204:               ; 20:04
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1205 20:05
    STEP_1205:               ; 20:05
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1206 20:06
    STEP_1206:               ; 20:06
    LDI r18,0xd7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1207 20:07
    STEP_1207:               ; 20:07
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x17             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1208 20:08
    STEP_1208:               ; 20:08
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1209 20:09
    STEP_1209:               ; 20:09
    LDI r18,0x97             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1210 20:10
    STEP_1210:               ; 20:10
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x47             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1211 20:11
    STEP_1211:               ; 20:11
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x07             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1212 20:12
    STEP_1212:               ; 20:12
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1213 20:13
    STEP_1213:               ; 20:13
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x87             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1214 20:14
    STEP_1214:               ; 20:14
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1215 20:15
    STEP_1215:               ; 20:15
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1216 20:16
    STEP_1216:               ; 20:16
    LDI r18,0xc7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1217 20:17
    STEP_1217:               ; 20:17
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x07             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1218 20:18
    STEP_1218:               ; 20:18
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1219 20:19
    STEP_1219:               ; 20:19
    LDI r18,0x87             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1220 20:20
    STEP_1220:               ; 20:20
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1221 20:21
    STEP_1221:               ; 20:21
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x37             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1222 20:22
    STEP_1222:               ; 20:22
    LDI r18,0x5d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1223 20:23
    STEP_1223:               ; 20:23
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1224 20:24
    STEP_1224:               ; 20:24
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1225 20:25
    STEP_1225:               ; 20:25
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1226 20:26
    STEP_1226:               ; 20:26
    LDI r18,0xf7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1227 20:27
    STEP_1227:               ; 20:27
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x37             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1228 20:28
    STEP_1228:               ; 20:28
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1229 20:29
    STEP_1229:               ; 20:29
    LDI r18,0xb7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1230 20:30
    STEP_1230:               ; 20:30
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1231 20:31
    STEP_1231:               ; 20:31
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x27             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1232 20:32
    STEP_1232:               ; 20:32
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1233 20:33
    STEP_1233:               ; 20:33
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1234 20:34
    STEP_1234:               ; 20:34
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1235 20:35
    STEP_1235:               ; 20:35
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1236 20:36
    STEP_1236:               ; 20:36
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1237 20:37
    STEP_1237:               ; 20:37
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x27             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1238 20:38
    STEP_1238:               ; 20:38
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1239 20:39
    STEP_1239:               ; 20:39
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1240 20:40
    STEP_1240:               ; 20:40
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1241 20:41
    STEP_1241:               ; 20:41
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x27             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1242 20:42
    STEP_1242:               ; 20:42
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1243 20:43
    STEP_1243:               ; 20:43
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1244 20:44
    STEP_1244:               ; 20:44
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1245 20:45
    STEP_1245:               ; 20:45
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1246 20:46
    STEP_1246:               ; 20:46
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1247 20:47
    STEP_1247:               ; 20:47
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x27             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1248 20:48
    STEP_1248:               ; 20:48
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1249 20:49
    STEP_1249:               ; 20:49
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1250 20:50
    STEP_1250:               ; 20:50
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1251 20:51
    STEP_1251:               ; 20:51
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x27             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1252 20:52
    STEP_1252:               ; 20:52
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1253 20:53
    STEP_1253:               ; 20:53
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1254 20:54
    STEP_1254:               ; 20:54
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1255 20:55
    STEP_1255:               ; 20:55
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1256 20:56
    STEP_1256:               ; 20:56
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1257 20:57
    STEP_1257:               ; 20:57
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x27             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1258 20:58
    STEP_1258:               ; 20:58
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1259 20:59
    STEP_1259:               ; 20:59
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1260 21:00
    STEP_1260:               ; 21:00
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x53             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1261 21:01
    STEP_1261:               ; 21:01
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x13             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1262 21:02
    STEP_1262:               ; 21:02
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1263 21:03
    STEP_1263:               ; 21:03
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1264 21:04
    STEP_1264:               ; 21:04
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1265 21:05
    STEP_1265:               ; 21:05
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1266 21:06
    STEP_1266:               ; 21:06
    LDI r18,0xd3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1267 21:07
    STEP_1267:               ; 21:07
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x13             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1268 21:08
    STEP_1268:               ; 21:08
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1269 21:09
    STEP_1269:               ; 21:09
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1270 21:10
    STEP_1270:               ; 21:10
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x43             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1271 21:11
    STEP_1271:               ; 21:11
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x03             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1272 21:12
    STEP_1272:               ; 21:12
    LDI r18,0x69             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1273 21:13
    STEP_1273:               ; 21:13
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1274 21:14
    STEP_1274:               ; 21:14
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1275 21:15
    STEP_1275:               ; 21:15
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1276 21:16
    STEP_1276:               ; 21:16
    LDI r18,0xc3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1277 21:17
    STEP_1277:               ; 21:17
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x03             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1278 21:18
    STEP_1278:               ; 21:18
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1279 21:19
    STEP_1279:               ; 21:19
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1280 21:20
    STEP_1280:               ; 21:20
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x73             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1281 21:21
    STEP_1281:               ; 21:21
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x33             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1282 21:22
    STEP_1282:               ; 21:22
    LDI r18,0x59             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1283 21:23
    STEP_1283:               ; 21:23
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1284 21:24
    STEP_1284:               ; 21:24
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1285 21:25
    STEP_1285:               ; 21:25
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1286 21:26
    STEP_1286:               ; 21:26
    LDI r18,0xf3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1287 21:27
    STEP_1287:               ; 21:27
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x33             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1288 21:28
    STEP_1288:               ; 21:28
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1289 21:29
    STEP_1289:               ; 21:29
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1290 21:30
    STEP_1290:               ; 21:30
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x63             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1291 21:31
    STEP_1291:               ; 21:31
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1292 21:32
    STEP_1292:               ; 21:32
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1293 21:33
    STEP_1293:               ; 21:33
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1294 21:34
    STEP_1294:               ; 21:34
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1295 21:35
    STEP_1295:               ; 21:35
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1296 21:36
    STEP_1296:               ; 21:36
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1297 21:37
    STEP_1297:               ; 21:37
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1298 21:38
    STEP_1298:               ; 21:38
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1299 21:39
    STEP_1299:               ; 21:39
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1300 21:40
    STEP_1300:               ; 21:40
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x63             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1301 21:41
    STEP_1301:               ; 21:41
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1302 21:42
    STEP_1302:               ; 21:42
    LDI r18,0x69             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1303 21:43
    STEP_1303:               ; 21:43
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1304 21:44
    STEP_1304:               ; 21:44
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1305 21:45
    STEP_1305:               ; 21:45
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1306 21:46
    STEP_1306:               ; 21:46
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1307 21:47
    STEP_1307:               ; 21:47
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1308 21:48
    STEP_1308:               ; 21:48
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1309 21:49
    STEP_1309:               ; 21:49
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1310 21:50
    STEP_1310:               ; 21:50
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x63             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1311 21:51
    STEP_1311:               ; 21:51
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 9
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1312 21:52
    STEP_1312:               ; 21:52
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1313 21:53
    STEP_1313:               ; 21:53
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1314 21:54
    STEP_1314:               ; 21:54
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1315 21:55
    STEP_1315:               ; 21:55
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1316 21:56
    STEP_1316:               ; 21:56
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1317 21:57
    STEP_1317:               ; 21:57
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1318 21:58
    STEP_1318:               ; 21:58
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1319 21:59
    STEP_1319:               ; 21:59
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1320 22:00
    STEP_1320:               ; 22:00
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1321 22:01
    STEP_1321:               ; 22:01
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1322 22:02
    STEP_1322:               ; 22:02
    LDI r18,0x75             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1323 22:03
    STEP_1323:               ; 22:03
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1324 22:04
    STEP_1324:               ; 22:04
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1325 22:05
    STEP_1325:               ; 22:05
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1326 22:06
    STEP_1326:               ; 22:06
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1327 22:07
    STEP_1327:               ; 22:07
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1328 22:08
    STEP_1328:               ; 22:08
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1329 22:09
    STEP_1329:               ; 22:09
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1330 22:10
    STEP_1330:               ; 22:10
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1331 22:11
    STEP_1331:               ; 22:11
    LDI r18,0xa5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1332 22:12
    STEP_1332:               ; 22:12
    LDI r18,0x65             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1333 22:13
    STEP_1333:               ; 22:13
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1334 22:14
    STEP_1334:               ; 22:14
    LDI r18,0xa5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1335 22:15
    STEP_1335:               ; 22:15
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1336 22:16
    STEP_1336:               ; 22:16
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1337 22:17
    STEP_1337:               ; 22:17
    LDI r18,0xa5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1338 22:18
    STEP_1338:               ; 22:18
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1339 22:19
    STEP_1339:               ; 22:19
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1340 22:20
    STEP_1340:               ; 22:20
    LDI r18,0xd5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1341 22:21
    STEP_1341:               ; 22:21
    LDI r18,0x95             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1342 22:22
    STEP_1342:               ; 22:22
    LDI r18,0x55             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1343 22:23
    STEP_1343:               ; 22:23
    LDI r18,0xd5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1344 22:24
    STEP_1344:               ; 22:24
    LDI r18,0x95             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1345 22:25
    STEP_1345:               ; 22:25
    LDI r18,0xd5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1346 22:26
    STEP_1346:               ; 22:26
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1347 22:27
    STEP_1347:               ; 22:27
    LDI r18,0x95             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1348 22:28
    STEP_1348:               ; 22:28
    LDI r18,0xd5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1349 22:29
    STEP_1349:               ; 22:29
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1350 22:30
    STEP_1350:               ; 22:30
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1351 22:31
    STEP_1351:               ; 22:31
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1352 22:32
    STEP_1352:               ; 22:32
    LDI r18,0x75             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1353 22:33
    STEP_1353:               ; 22:33
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1354 22:34
    STEP_1354:               ; 22:34
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1355 22:35
    STEP_1355:               ; 22:35
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1356 22:36
    STEP_1356:               ; 22:36
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1357 22:37
    STEP_1357:               ; 22:37
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1358 22:38
    STEP_1358:               ; 22:38
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1359 22:39
    STEP_1359:               ; 22:39
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1360 22:40
    STEP_1360:               ; 22:40
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1361 22:41
    STEP_1361:               ; 22:41
    LDI r18,0xa5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1362 22:42
    STEP_1362:               ; 22:42
    LDI r18,0x65             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1363 22:43
    STEP_1363:               ; 22:43
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1364 22:44
    STEP_1364:               ; 22:44
    LDI r18,0xa5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1365 22:45
    STEP_1365:               ; 22:45
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1366 22:46
    STEP_1366:               ; 22:46
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1367 22:47
    STEP_1367:               ; 22:47
    LDI r18,0xa5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1368 22:48
    STEP_1368:               ; 22:48
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1369 22:49
    STEP_1369:               ; 22:49
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1370 22:50
    STEP_1370:               ; 22:50
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1371 22:51
    STEP_1371:               ; 22:51
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1372 22:52
    STEP_1372:               ; 22:52
    LDI r18,0x75             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1373 22:53
    STEP_1373:               ; 22:53
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1374 22:54
    STEP_1374:               ; 22:54
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1375 22:55
    STEP_1375:               ; 22:55
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1376 22:56
    STEP_1376:               ; 22:56
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1377 22:57
    STEP_1377:               ; 22:57
    LDI r18,0xb5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1378 22:58
    STEP_1378:               ; 22:58
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1379 22:59
    STEP_1379:               ; 22:59
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1380 23:00
    STEP_1380:               ; 23:00
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1381 23:01
    STEP_1381:               ; 23:01
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1382 23:02
    STEP_1382:               ; 23:02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1383 23:03
    STEP_1383:               ; 23:03
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1384 23:04
    STEP_1384:               ; 23:04
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1385 23:05
    STEP_1385:               ; 23:05
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1386 23:06
    STEP_1386:               ; 23:06
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1387 23:07
    STEP_1387:               ; 23:07
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1388 23:08
    STEP_1388:               ; 23:08
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1389 23:09
    STEP_1389:               ; 23:09
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1390 23:10
    STEP_1390:               ; 23:10
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1391 23:11
    STEP_1391:               ; 23:11
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1392 23:12
    STEP_1392:               ; 23:12
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1393 23:13
    STEP_1393:               ; 23:13
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1394 23:14
    STEP_1394:               ; 23:14
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1395 23:15
    STEP_1395:               ; 23:15
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1396 23:16
    STEP_1396:               ; 23:16
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1397 23:17
    STEP_1397:               ; 23:17
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1398 23:18
    STEP_1398:               ; 23:18
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1399 23:19
    STEP_1399:               ; 23:19
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1400 23:20
    STEP_1400:               ; 23:20
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1401 23:21
    STEP_1401:               ; 23:21
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1402 23:22
    STEP_1402:               ; 23:22
    LDI r18,0x5d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1403 23:23
    STEP_1403:               ; 23:23
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1404 23:24
    STEP_1404:               ; 23:24
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1405 23:25
    STEP_1405:               ; 23:25
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1406 23:26
    STEP_1406:               ; 23:26
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1407 23:27
    STEP_1407:               ; 23:27
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1408 23:28
    STEP_1408:               ; 23:28
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1409 23:29
    STEP_1409:               ; 23:29
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1410 23:30
    STEP_1410:               ; 23:30
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1411 23:31
    STEP_1411:               ; 23:31
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1412 23:32
    STEP_1412:               ; 23:32
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1413 23:33
    STEP_1413:               ; 23:33
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1414 23:34
    STEP_1414:               ; 23:34
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1415 23:35
    STEP_1415:               ; 23:35
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1416 23:36
    STEP_1416:               ; 23:36
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1417 23:37
    STEP_1417:               ; 23:37
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1418 23:38
    STEP_1418:               ; 23:38
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1419 23:39
    STEP_1419:               ; 23:39
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1420 23:40
    STEP_1420:               ; 23:40
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1421 23:41
    STEP_1421:               ; 23:41
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1422 23:42
    STEP_1422:               ; 23:42
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1423 23:43
    STEP_1423:               ; 23:43
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1424 23:44
    STEP_1424:               ; 23:44
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1425 23:45
    STEP_1425:               ; 23:45
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1426 23:46
    STEP_1426:               ; 23:46
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1427 23:47
    STEP_1427:               ; 23:47
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1428 23:48
    STEP_1428:               ; 23:48
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1429 23:49
    STEP_1429:               ; 23:49
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1430 23:50
    STEP_1430:               ; 23:50
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1431 23:51
    STEP_1431:               ; 23:51
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1432 23:52
    STEP_1432:               ; 23:52
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1433 23:53
    STEP_1433:               ; 23:53
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1434 23:54
    STEP_1434:               ; 23:54
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1435 23:55
    STEP_1435:               ; 23:55
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1436 23:56
    STEP_1436:               ; 23:56
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1437 23:57
    STEP_1437:               ; 23:57
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1438 23:58
    STEP_1438:               ; 23:58
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1439 23:59
    STEP_1439:               ; 23:59
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1440 24:00
    STEP_1440:               ; 24:00
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1441 24:01
    STEP_1441:               ; 24:01
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1442 24:02
    STEP_1442:               ; 24:02
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1443 24:03
    STEP_1443:               ; 24:03
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1444 24:04
    STEP_1444:               ; 24:04
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1445 24:05
    STEP_1445:               ; 24:05
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1446 24:06
    STEP_1446:               ; 24:06
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1447 24:07
    STEP_1447:               ; 24:07
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1448 24:08
    STEP_1448:               ; 24:08
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1449 24:09
    STEP_1449:               ; 24:09
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1450 24:10
    STEP_1450:               ; 24:10
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1451 24:11
    STEP_1451:               ; 24:11
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1452 24:12
    STEP_1452:               ; 24:12
    LDI r18,0x69             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1453 24:13
    STEP_1453:               ; 24:13
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1454 24:14
    STEP_1454:               ; 24:14
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1455 24:15
    STEP_1455:               ; 24:15
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1456 24:16
    STEP_1456:               ; 24:16
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1457 24:17
    STEP_1457:               ; 24:17
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1458 24:18
    STEP_1458:               ; 24:18
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1459 24:19
    STEP_1459:               ; 24:19
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1460 24:20
    STEP_1460:               ; 24:20
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1461 24:21
    STEP_1461:               ; 24:21
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1462 24:22
    STEP_1462:               ; 24:22
    LDI r18,0x59             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1463 24:23
    STEP_1463:               ; 24:23
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1464 24:24
    STEP_1464:               ; 24:24
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1465 24:25
    STEP_1465:               ; 24:25
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1466 24:26
    STEP_1466:               ; 24:26
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1467 24:27
    STEP_1467:               ; 24:27
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1468 24:28
    STEP_1468:               ; 24:28
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1469 24:29
    STEP_1469:               ; 24:29
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1470 24:30
    STEP_1470:               ; 24:30
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1471 24:31
    STEP_1471:               ; 24:31
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1472 24:32
    STEP_1472:               ; 24:32
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1473 24:33
    STEP_1473:               ; 24:33
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1474 24:34
    STEP_1474:               ; 24:34
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1475 24:35
    STEP_1475:               ; 24:35
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1476 24:36
    STEP_1476:               ; 24:36
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1477 24:37
    STEP_1477:               ; 24:37
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1478 24:38
    STEP_1478:               ; 24:38
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1479 24:39
    STEP_1479:               ; 24:39
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1480 24:40
    STEP_1480:               ; 24:40
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1481 24:41
    STEP_1481:               ; 24:41
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1482 24:42
    STEP_1482:               ; 24:42
    LDI r18,0x69             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1483 24:43
    STEP_1483:               ; 24:43
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1484 24:44
    STEP_1484:               ; 24:44
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1485 24:45
    STEP_1485:               ; 24:45
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1486 24:46
    STEP_1486:               ; 24:46
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1487 24:47
    STEP_1487:               ; 24:47
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1488 24:48
    STEP_1488:               ; 24:48
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1489 24:49
    STEP_1489:               ; 24:49
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1490 24:50
    STEP_1490:               ; 24:50
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1491 24:51
    STEP_1491:               ; 24:51
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 9
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1492 24:52
    STEP_1492:               ; 24:52
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1493 24:53
    STEP_1493:               ; 24:53
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1494 24:54
    STEP_1494:               ; 24:54
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1495 24:55
    STEP_1495:               ; 24:55
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1496 24:56
    STEP_1496:               ; 24:56
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1497 24:57
    STEP_1497:               ; 24:57
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1498 24:58
    STEP_1498:               ; 24:58
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1499 24:59
    STEP_1499:               ; 24:59
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1500 25:00
    STEP_1500:               ; 25:00
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1501 25:01
    STEP_1501:               ; 25:01
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1502 25:02
    STEP_1502:               ; 25:02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1503 25:03
    STEP_1503:               ; 25:03
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1504 25:04
    STEP_1504:               ; 25:04
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1505 25:05
    STEP_1505:               ; 25:05
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1506 25:06
    STEP_1506:               ; 25:06
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1507 25:07
    STEP_1507:               ; 25:07
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1508 25:08
    STEP_1508:               ; 25:08
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1509 25:09
    STEP_1509:               ; 25:09
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1510 25:10
    STEP_1510:               ; 25:10
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1511 25:11
    STEP_1511:               ; 25:11
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1512 25:12
    STEP_1512:               ; 25:12
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1513 25:13
    STEP_1513:               ; 25:13
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1514 25:14
    STEP_1514:               ; 25:14
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1515 25:15
    STEP_1515:               ; 25:15
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1516 25:16
    STEP_1516:               ; 25:16
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1517 25:17
    STEP_1517:               ; 25:17
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1518 25:18
    STEP_1518:               ; 25:18
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1519 25:19
    STEP_1519:               ; 25:19
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1520 25:20
    STEP_1520:               ; 25:20
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1521 25:21
    STEP_1521:               ; 25:21
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1522 25:22
    STEP_1522:               ; 25:22
    LDI r18,0x5d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1523 25:23
    STEP_1523:               ; 25:23
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1524 25:24
    STEP_1524:               ; 25:24
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1525 25:25
    STEP_1525:               ; 25:25
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1526 25:26
    STEP_1526:               ; 25:26
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1527 25:27
    STEP_1527:               ; 25:27
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1528 25:28
    STEP_1528:               ; 25:28
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1529 25:29
    STEP_1529:               ; 25:29
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1530 25:30
    STEP_1530:               ; 25:30
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1531 25:31
    STEP_1531:               ; 25:31
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1532 25:32
    STEP_1532:               ; 25:32
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1533 25:33
    STEP_1533:               ; 25:33
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1534 25:34
    STEP_1534:               ; 25:34
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1535 25:35
    STEP_1535:               ; 25:35
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1536 25:36
    STEP_1536:               ; 25:36
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1537 25:37
    STEP_1537:               ; 25:37
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1538 25:38
    STEP_1538:               ; 25:38
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1539 25:39
    STEP_1539:               ; 25:39
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1540 25:40
    STEP_1540:               ; 25:40
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1541 25:41
    STEP_1541:               ; 25:41
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1542 25:42
    STEP_1542:               ; 25:42
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1543 25:43
    STEP_1543:               ; 25:43
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1544 25:44
    STEP_1544:               ; 25:44
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1545 25:45
    STEP_1545:               ; 25:45
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1546 25:46
    STEP_1546:               ; 25:46
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1547 25:47
    STEP_1547:               ; 25:47
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1548 25:48
    STEP_1548:               ; 25:48
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1549 25:49
    STEP_1549:               ; 25:49
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1550 25:50
    STEP_1550:               ; 25:50
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1551 25:51
    STEP_1551:               ; 25:51
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1552 25:52
    STEP_1552:               ; 25:52
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1553 25:53
    STEP_1553:               ; 25:53
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1554 25:54
    STEP_1554:               ; 25:54
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1555 25:55
    STEP_1555:               ; 25:55
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1556 25:56
    STEP_1556:               ; 25:56
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1557 25:57
    STEP_1557:               ; 25:57
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1558 25:58
    STEP_1558:               ; 25:58
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1559 25:59
    STEP_1559:               ; 25:59
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1560 26:00
    STEP_1560:               ; 26:00
    LDI r18,0x5f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1561 26:01
    STEP_1561:               ; 26:01
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1562 26:02
    STEP_1562:               ; 26:02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1563 26:03
    STEP_1563:               ; 26:03
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1564 26:04
    STEP_1564:               ; 26:04
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1565 26:05
    STEP_1565:               ; 26:05
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1566 26:06
    STEP_1566:               ; 26:06
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1567 26:07
    STEP_1567:               ; 26:07
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1568 26:08
    STEP_1568:               ; 26:08
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1569 26:09
    STEP_1569:               ; 26:09
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1570 26:10
    STEP_1570:               ; 26:10
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1571 26:11
    STEP_1571:               ; 26:11
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1572 26:12
    STEP_1572:               ; 26:12
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1573 26:13
    STEP_1573:               ; 26:13
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1574 26:14
    STEP_1574:               ; 26:14
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1575 26:15
    STEP_1575:               ; 26:15
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1576 26:16
    STEP_1576:               ; 26:16
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1577 26:17
    STEP_1577:               ; 26:17
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1578 26:18
    STEP_1578:               ; 26:18
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1579 26:19
    STEP_1579:               ; 26:19
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1580 26:20
    STEP_1580:               ; 26:20
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1581 26:21
    STEP_1581:               ; 26:21
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1582 26:22
    STEP_1582:               ; 26:22
    LDI r18,0x5d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1583 26:23
    STEP_1583:               ; 26:23
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1584 26:24
    STEP_1584:               ; 26:24
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1585 26:25
    STEP_1585:               ; 26:25
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1586 26:26
    STEP_1586:               ; 26:26
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1587 26:27
    STEP_1587:               ; 26:27
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1588 26:28
    STEP_1588:               ; 26:28
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1589 26:29
    STEP_1589:               ; 26:29
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1590 26:30
    STEP_1590:               ; 26:30
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1591 26:31
    STEP_1591:               ; 26:31
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1592 26:32
    STEP_1592:               ; 26:32
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1593 26:33
    STEP_1593:               ; 26:33
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1594 26:34
    STEP_1594:               ; 26:34
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1595 26:35
    STEP_1595:               ; 26:35
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1596 26:36
    STEP_1596:               ; 26:36
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1597 26:37
    STEP_1597:               ; 26:37
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1598 26:38
    STEP_1598:               ; 26:38
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1599 26:39
    STEP_1599:               ; 26:39
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1600 26:40
    STEP_1600:               ; 26:40
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1601 26:41
    STEP_1601:               ; 26:41
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1602 26:42
    STEP_1602:               ; 26:42
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1603 26:43
    STEP_1603:               ; 26:43
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1604 26:44
    STEP_1604:               ; 26:44
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1605 26:45
    STEP_1605:               ; 26:45
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1606 26:46
    STEP_1606:               ; 26:46
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1607 26:47
    STEP_1607:               ; 26:47
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1608 26:48
    STEP_1608:               ; 26:48
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1609 26:49
    STEP_1609:               ; 26:49
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1610 26:50
    STEP_1610:               ; 26:50
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1611 26:51
    STEP_1611:               ; 26:51
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1612 26:52
    STEP_1612:               ; 26:52
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1613 26:53
    STEP_1613:               ; 26:53
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1614 26:54
    STEP_1614:               ; 26:54
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1615 26:55
    STEP_1615:               ; 26:55
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1616 26:56
    STEP_1616:               ; 26:56
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1617 26:57
    STEP_1617:               ; 26:57
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1618 26:58
    STEP_1618:               ; 26:58
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1619 26:59
    STEP_1619:               ; 26:59
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1620 27:00
    STEP_1620:               ; 27:00
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x53             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1621 27:01
    STEP_1621:               ; 27:01
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x13             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1622 27:02
    STEP_1622:               ; 27:02
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1623 27:03
    STEP_1623:               ; 27:03
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1624 27:04
    STEP_1624:               ; 27:04
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1625 27:05
    STEP_1625:               ; 27:05
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1626 27:06
    STEP_1626:               ; 27:06
    LDI r18,0xd3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1627 27:07
    STEP_1627:               ; 27:07
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x13             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1628 27:08
    STEP_1628:               ; 27:08
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1629 27:09
    STEP_1629:               ; 27:09
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1630 27:10
    STEP_1630:               ; 27:10
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x43             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1631 27:11
    STEP_1631:               ; 27:11
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x03             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1632 27:12
    STEP_1632:               ; 27:12
    LDI r18,0x69             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1633 27:13
    STEP_1633:               ; 27:13
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1634 27:14
    STEP_1634:               ; 27:14
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1635 27:15
    STEP_1635:               ; 27:15
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1636 27:16
    STEP_1636:               ; 27:16
    LDI r18,0xc3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1637 27:17
    STEP_1637:               ; 27:17
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x03             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1638 27:18
    STEP_1638:               ; 27:18
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1639 27:19
    STEP_1639:               ; 27:19
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1640 27:20
    STEP_1640:               ; 27:20
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x73             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1641 27:21
    STEP_1641:               ; 27:21
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x33             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1642 27:22
    STEP_1642:               ; 27:22
    LDI r18,0x59             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1643 27:23
    STEP_1643:               ; 27:23
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1644 27:24
    STEP_1644:               ; 27:24
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1645 27:25
    STEP_1645:               ; 27:25
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1646 27:26
    STEP_1646:               ; 27:26
    LDI r18,0xf3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1647 27:27
    STEP_1647:               ; 27:27
    LDI r18,0x99             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x33             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1648 27:28
    STEP_1648:               ; 27:28
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1649 27:29
    STEP_1649:               ; 27:29
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1650 27:30
    STEP_1650:               ; 27:30
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x63             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1651 27:31
    STEP_1651:               ; 27:31
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1652 27:32
    STEP_1652:               ; 27:32
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1653 27:33
    STEP_1653:               ; 27:33
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1654 27:34
    STEP_1654:               ; 27:34
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1655 27:35
    STEP_1655:               ; 27:35
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1656 27:36
    STEP_1656:               ; 27:36
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1657 27:37
    STEP_1657:               ; 27:37
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1658 27:38
    STEP_1658:               ; 27:38
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1659 27:39
    STEP_1659:               ; 27:39
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1660 27:40
    STEP_1660:               ; 27:40
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x63             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1661 27:41
    STEP_1661:               ; 27:41
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1662 27:42
    STEP_1662:               ; 27:42
    LDI r18,0x69             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1663 27:43
    STEP_1663:               ; 27:43
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1664 27:44
    STEP_1664:               ; 27:44
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1665 27:45
    STEP_1665:               ; 27:45
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1666 27:46
    STEP_1666:               ; 27:46
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1667 27:47
    STEP_1667:               ; 27:47
    LDI r18,0xa9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1668 27:48
    STEP_1668:               ; 27:48
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1669 27:49
    STEP_1669:               ; 27:49
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1670 27:50
    STEP_1670:               ; 27:50
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x63             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1671 27:51
    STEP_1671:               ; 27:51
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1672 27:52
    STEP_1672:               ; 27:52
    LDI r18,0x79             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1673 27:53
    STEP_1673:               ; 27:53
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1674 27:54
    STEP_1674:               ; 27:54
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1675 27:55
    STEP_1675:               ; 27:55
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1676 27:56
    STEP_1676:               ; 27:56
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1677 27:57
    STEP_1677:               ; 27:57
    LDI r18,0xb9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x23             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1678 27:58
    STEP_1678:               ; 27:58
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1679 27:59
    STEP_1679:               ; 27:59
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1680 28:00
    STEP_1680:               ; 28:00
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1681 28:01
    STEP_1681:               ; 28:01
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1682 28:02
    STEP_1682:               ; 28:02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1683 28:03
    STEP_1683:               ; 28:03
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1684 28:04
    STEP_1684:               ; 28:04
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1685 28:05
    STEP_1685:               ; 28:05
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1686 28:06
    STEP_1686:               ; 28:06
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1687 28:07
    STEP_1687:               ; 28:07
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1688 28:08
    STEP_1688:               ; 28:08
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST X,r15                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1689 28:09
    STEP_1689:               ; 28:09
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1690 28:10
    STEP_1690:               ; 28:10
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1691 28:11
    STEP_1691:               ; 28:11
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1692 28:12
    STEP_1692:               ; 28:12
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1693 28:13
    STEP_1693:               ; 28:13
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1694 28:14
    STEP_1694:               ; 28:14
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1695 28:15
    STEP_1695:               ; 28:15
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1696 28:16
    STEP_1696:               ; 28:16
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1697 28:17
    STEP_1697:               ; 28:17
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1698 28:18
    STEP_1698:               ; 28:18
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcf             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1699 28:19
    STEP_1699:               ; 28:19
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1700 28:20
    STEP_1700:               ; 28:20
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1701 28:21
    STEP_1701:               ; 28:21
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1702 28:22
    STEP_1702:               ; 28:22
    LDI r18,0x5d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1703 28:23
    STEP_1703:               ; 28:23
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1704 28:24
    STEP_1704:               ; 28:24
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1705 28:25
    STEP_1705:               ; 28:25
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1706 28:26
    STEP_1706:               ; 28:26
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1707 28:27
    STEP_1707:               ; 28:27
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1708 28:28
    STEP_1708:               ; 28:28
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST X,r21                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1709 28:29
    STEP_1709:               ; 28:29
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1710 28:30
    STEP_1710:               ; 28:30
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1711 28:31
    STEP_1711:               ; 28:31
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1712 28:32
    STEP_1712:               ; 28:32
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1713 28:33
    STEP_1713:               ; 28:33
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1714 28:34
    STEP_1714:               ; 28:34
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1715 28:35
    STEP_1715:               ; 28:35
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1716 28:36
    STEP_1716:               ; 28:36
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1717 28:37
    STEP_1717:               ; 28:37
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1718 28:38
    STEP_1718:               ; 28:38
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1719 28:39
    STEP_1719:               ; 28:39
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1720 28:40
    STEP_1720:               ; 28:40
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1721 28:41
    STEP_1721:               ; 28:41
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1722 28:42
    STEP_1722:               ; 28:42
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1723 28:43
    STEP_1723:               ; 28:43
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1724 28:44
    STEP_1724:               ; 28:44
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1725 28:45
    STEP_1725:               ; 28:45
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1726 28:46
    STEP_1726:               ; 28:46
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1727 28:47
    STEP_1727:               ; 28:47
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1728 28:48
    STEP_1728:               ; 28:48
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1729 28:49
    STEP_1729:               ; 28:49
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1730 28:50
    STEP_1730:               ; 28:50
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1731 28:51
    STEP_1731:               ; 28:51
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1732 28:52
    STEP_1732:               ; 28:52
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1733 28:53
    STEP_1733:               ; 28:53
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1734 28:54
    STEP_1734:               ; 28:54
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1735 28:55
    STEP_1735:               ; 28:55
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1736 28:56
    STEP_1736:               ; 28:56
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1737 28:57
    STEP_1737:               ; 28:57
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1738 28:58
    STEP_1738:               ; 28:58
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST X,r25                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1739 28:59
    STEP_1739:               ; 28:59
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1740 29:00
    STEP_1740:               ; 29:00
    LDI r18,0x5b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1741 29:01
    STEP_1741:               ; 29:01
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1742 29:02
    STEP_1742:               ; 29:02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1743 29:03
    STEP_1743:               ; 29:03
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1744 29:04
    STEP_1744:               ; 29:04
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1745 29:05
    STEP_1745:               ; 29:05
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1746 29:06
    STEP_1746:               ; 29:06
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1747 29:07
    STEP_1747:               ; 29:07
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1748 29:08
    STEP_1748:               ; 29:08
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1749 29:09
    STEP_1749:               ; 29:09
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1750 29:10
    STEP_1750:               ; 29:10
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1751 29:11
    STEP_1751:               ; 29:11
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1752 29:12
    STEP_1752:               ; 29:12
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1753 29:13
    STEP_1753:               ; 29:13
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1754 29:14
    STEP_1754:               ; 29:14
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1755 29:15
    STEP_1755:               ; 29:15
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1756 29:16
    STEP_1756:               ; 29:16
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1757 29:17
    STEP_1757:               ; 29:17
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1758 29:18
    STEP_1758:               ; 29:18
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xcb             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1759 29:19
    STEP_1759:               ; 29:19
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1760 29:20
    STEP_1760:               ; 29:20
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1761 29:21
    STEP_1761:               ; 29:21
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1762 29:22
    STEP_1762:               ; 29:22
    LDI r18,0x5d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1763 29:23
    STEP_1763:               ; 29:23
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1764 29:24
    STEP_1764:               ; 29:24
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1765 29:25
    STEP_1765:               ; 29:25
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1766 29:26
    STEP_1766:               ; 29:26
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1767 29:27
    STEP_1767:               ; 29:27
    LDI r18,0x9d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1768 29:28
    STEP_1768:               ; 29:28
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST X,r06                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1769 29:29
    STEP_1769:               ; 29:29
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1770 29:30
    STEP_1770:               ; 29:30
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1771 29:31
    STEP_1771:               ; 29:31
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1772 29:32
    STEP_1772:               ; 29:32
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1773 29:33
    STEP_1773:               ; 29:33
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1774 29:34
    STEP_1774:               ; 29:34
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1775 29:35
    STEP_1775:               ; 29:35
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1776 29:36
    STEP_1776:               ; 29:36
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1777 29:37
    STEP_1777:               ; 29:37
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1778 29:38
    STEP_1778:               ; 29:38
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1779 29:39
    STEP_1779:               ; 29:39
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1780 29:40
    STEP_1780:               ; 29:40
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1781 29:41
    STEP_1781:               ; 29:41
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1782 29:42
    STEP_1782:               ; 29:42
    LDI r18,0x6d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1783 29:43
    STEP_1783:               ; 29:43
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1784 29:44
    STEP_1784:               ; 29:44
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1785 29:45
    STEP_1785:               ; 29:45
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1786 29:46
    STEP_1786:               ; 29:46
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1787 29:47
    STEP_1787:               ; 29:47
    LDI r18,0xad             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1788 29:48
    STEP_1788:               ; 29:48
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1789 29:49
    STEP_1789:               ; 29:49
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1790 29:50
    STEP_1790:               ; 29:50
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1791 29:51
    STEP_1791:               ; 29:51
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1792 29:52
    STEP_1792:               ; 29:52
    LDI r18,0x7d             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1793 29:53
    STEP_1793:               ; 29:53
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1794 29:54
    STEP_1794:               ; 29:54
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1795 29:55
    STEP_1795:               ; 29:55
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1796 29:56
    STEP_1796:               ; 29:56
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1797 29:57
    STEP_1797:               ; 29:57
    LDI r18,0xbd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1798 29:58
    STEP_1798:               ; 29:58
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST X,r07                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1799 29:59
    STEP_1799:               ; 29:59
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1800 30:00
    STEP_1800:               ; 30:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1801 30:01
    STEP_1801:               ; 30:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x16             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1802 30:02
    STEP_1802:               ; 30:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1803 30:03
    STEP_1803:               ; 30:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1804 30:04
    STEP_1804:               ; 30:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1805 30:05
    STEP_1805:               ; 30:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1806 30:06
    STEP_1806:               ; 30:06
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1807 30:07
    STEP_1807:               ; 30:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x16             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1808 30:08
    STEP_1808:               ; 30:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1809 30:09
    STEP_1809:               ; 30:09
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1810 30:10
    STEP_1810:               ; 30:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x46             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1811 30:11
    STEP_1811:               ; 30:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x06             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1812 30:12
    STEP_1812:               ; 30:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1813 30:13
    STEP_1813:               ; 30:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1814 30:14
    STEP_1814:               ; 30:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1815 30:15
    STEP_1815:               ; 30:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1816 30:16
    STEP_1816:               ; 30:16
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1817 30:17
    STEP_1817:               ; 30:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x06             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1818 30:18
    STEP_1818:               ; 30:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1819 30:19
    STEP_1819:               ; 30:19
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1820 30:20
    STEP_1820:               ; 30:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1821 30:21
    STEP_1821:               ; 30:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x36             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1822 30:22
    STEP_1822:               ; 30:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1823 30:23
    STEP_1823:               ; 30:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1824 30:24
    STEP_1824:               ; 30:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1825 30:25
    STEP_1825:               ; 30:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1826 30:26
    STEP_1826:               ; 30:26
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1827 30:27
    STEP_1827:               ; 30:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x36             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1828 30:28
    STEP_1828:               ; 30:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1829 30:29
    STEP_1829:               ; 30:29
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1830 30:30
    STEP_1830:               ; 30:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1831 30:31
    STEP_1831:               ; 30:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1832 30:32
    STEP_1832:               ; 30:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1833 30:33
    STEP_1833:               ; 30:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1834 30:34
    STEP_1834:               ; 30:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1835 30:35
    STEP_1835:               ; 30:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1836 30:36
    STEP_1836:               ; 30:36
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1837 30:37
    STEP_1837:               ; 30:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1838 30:38
    STEP_1838:               ; 30:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1839 30:39
    STEP_1839:               ; 30:39
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1840 30:40
    STEP_1840:               ; 30:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1841 30:41
    STEP_1841:               ; 30:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1842 30:42
    STEP_1842:               ; 30:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1843 30:43
    STEP_1843:               ; 30:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1844 30:44
    STEP_1844:               ; 30:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1845 30:45
    STEP_1845:               ; 30:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1846 30:46
    STEP_1846:               ; 30:46
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1847 30:47
    STEP_1847:               ; 30:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1848 30:48
    STEP_1848:               ; 30:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1849 30:49
    STEP_1849:               ; 30:49
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1850 30:50
    STEP_1850:               ; 30:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1851 30:51
    STEP_1851:               ; 30:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1852 30:52
    STEP_1852:               ; 30:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1853 30:53
    STEP_1853:               ; 30:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1854 30:54
    STEP_1854:               ; 30:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1855 30:55
    STEP_1855:               ; 30:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1856 30:56
    STEP_1856:               ; 30:56
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1857 30:57
    STEP_1857:               ; 30:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1858 30:58
    STEP_1858:               ; 30:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1859 30:59
    STEP_1859:               ; 30:59
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1860 31:00
    STEP_1860:               ; 31:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x52             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1861 31:01
    STEP_1861:               ; 31:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1862 31:02
    STEP_1862:               ; 31:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1863 31:03
    STEP_1863:               ; 31:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1864 31:04
    STEP_1864:               ; 31:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1865 31:05
    STEP_1865:               ; 31:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1866 31:06
    STEP_1866:               ; 31:06
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1867 31:07
    STEP_1867:               ; 31:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1868 31:08
    STEP_1868:               ; 31:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1869 31:09
    STEP_1869:               ; 31:09
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1870 31:10
    STEP_1870:               ; 31:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x42             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1871 31:11
    STEP_1871:               ; 31:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Skipped redundant load of value   2 into working register. Wow.
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1872 31:12
    STEP_1872:               ; 31:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1873 31:13
    STEP_1873:               ; 31:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 130 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1874 31:14
    STEP_1874:               ; 31:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1875 31:15
    STEP_1875:               ; 31:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1876 31:16
    STEP_1876:               ; 31:16
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1877 31:17
    STEP_1877:               ; 31:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1878 31:18
    STEP_1878:               ; 31:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1879 31:19
    STEP_1879:               ; 31:19
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1880 31:20
    STEP_1880:               ; 31:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x72             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1881 31:21
    STEP_1881:               ; 31:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1882 31:22
    STEP_1882:               ; 31:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1883 31:23
    STEP_1883:               ; 31:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1884 31:24
    STEP_1884:               ; 31:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1885 31:25
    STEP_1885:               ; 31:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1886 31:26
    STEP_1886:               ; 31:26
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1887 31:27
    STEP_1887:               ; 31:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1888 31:28
    STEP_1888:               ; 31:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1889 31:29
    STEP_1889:               ; 31:29
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1890 31:30
    STEP_1890:               ; 31:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1891 31:31
    STEP_1891:               ; 31:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Skipped redundant load of value  34 into working register. Wow.
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1892 31:32
    STEP_1892:               ; 31:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1893 31:33
    STEP_1893:               ; 31:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1894 31:34
    STEP_1894:               ; 31:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1895 31:35
    STEP_1895:               ; 31:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1896 31:36
    STEP_1896:               ; 31:36
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1897 31:37
    STEP_1897:               ; 31:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1898 31:38
    STEP_1898:               ; 31:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1899 31:39
    STEP_1899:               ; 31:39
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1900 31:40
    STEP_1900:               ; 31:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1901 31:41
    STEP_1901:               ; 31:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1902 31:42
    STEP_1902:               ; 31:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1903 31:43
    STEP_1903:               ; 31:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1904 31:44
    STEP_1904:               ; 31:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1905 31:45
    STEP_1905:               ; 31:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1906 31:46
    STEP_1906:               ; 31:46
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1907 31:47
    STEP_1907:               ; 31:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1908 31:48
    STEP_1908:               ; 31:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1909 31:49
    STEP_1909:               ; 31:49
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1910 31:50
    STEP_1910:               ; 31:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1911 31:51
    STEP_1911:               ; 31:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1912 31:52
    STEP_1912:               ; 31:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1913 31:53
    STEP_1913:               ; 31:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1914 31:54
    STEP_1914:               ; 31:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1915 31:55
    STEP_1915:               ; 31:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1916 31:56
    STEP_1916:               ; 31:56
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1917 31:57
    STEP_1917:               ; 31:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1918 31:58
    STEP_1918:               ; 31:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1919 31:59
    STEP_1919:               ; 31:59
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1920 32:00
    STEP_1920:               ; 32:00
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1921 32:01
    STEP_1921:               ; 32:01
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1922 32:02
    STEP_1922:               ; 32:02
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1923 32:03
    STEP_1923:               ; 32:03
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1924 32:04
    STEP_1924:               ; 32:04
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1925 32:05
    STEP_1925:               ; 32:05
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1926 32:06
    STEP_1926:               ; 32:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1927 32:07
    STEP_1927:               ; 32:07
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1928 32:08
    STEP_1928:               ; 32:08
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1929 32:09
    STEP_1929:               ; 32:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1930 32:10
    STEP_1930:               ; 32:10
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1931 32:11
    STEP_1931:               ; 32:11
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1932 32:12
    STEP_1932:               ; 32:12
    LDI r18,0x67             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1933 32:13
    STEP_1933:               ; 32:13
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1934 32:14
    STEP_1934:               ; 32:14
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1935 32:15
    STEP_1935:               ; 32:15
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1936 32:16
    STEP_1936:               ; 32:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1937 32:17
    STEP_1937:               ; 32:17
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1938 32:18
    STEP_1938:               ; 32:18
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1939 32:19
    STEP_1939:               ; 32:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1940 32:20
    STEP_1940:               ; 32:20
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1941 32:21
    STEP_1941:               ; 32:21
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1942 32:22
    STEP_1942:               ; 32:22
    LDI r18,0x57             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1943 32:23
    STEP_1943:               ; 32:23
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1944 32:24
    STEP_1944:               ; 32:24
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1945 32:25
    STEP_1945:               ; 32:25
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1946 32:26
    STEP_1946:               ; 32:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1947 32:27
    STEP_1947:               ; 32:27
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1948 32:28
    STEP_1948:               ; 32:28
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1949 32:29
    STEP_1949:               ; 32:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1950 32:30
    STEP_1950:               ; 32:30
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1951 32:31
    STEP_1951:               ; 32:31
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1952 32:32
    STEP_1952:               ; 32:32
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1953 32:33
    STEP_1953:               ; 32:33
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1954 32:34
    STEP_1954:               ; 32:34
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1955 32:35
    STEP_1955:               ; 32:35
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1956 32:36
    STEP_1956:               ; 32:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1957 32:37
    STEP_1957:               ; 32:37
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1958 32:38
    STEP_1958:               ; 32:38
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1959 32:39
    STEP_1959:               ; 32:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1960 32:40
    STEP_1960:               ; 32:40
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1961 32:41
    STEP_1961:               ; 32:41
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1962 32:42
    STEP_1962:               ; 32:42
    LDI r18,0x67             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1963 32:43
    STEP_1963:               ; 32:43
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1964 32:44
    STEP_1964:               ; 32:44
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1965 32:45
    STEP_1965:               ; 32:45
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1966 32:46
    STEP_1966:               ; 32:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1967 32:47
    STEP_1967:               ; 32:47
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1968 32:48
    STEP_1968:               ; 32:48
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1969 32:49
    STEP_1969:               ; 32:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1970 32:50
    STEP_1970:               ; 32:50
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1971 32:51
    STEP_1971:               ; 32:51
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1972 32:52
    STEP_1972:               ; 32:52
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1973 32:53
    STEP_1973:               ; 32:53
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1974 32:54
    STEP_1974:               ; 32:54
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1975 32:55
    STEP_1975:               ; 32:55
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1976 32:56
    STEP_1976:               ; 32:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1977 32:57
    STEP_1977:               ; 32:57
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1978 32:58
    STEP_1978:               ; 32:58
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1979 32:59
    STEP_1979:               ; 32:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1980 33:00
    STEP_1980:               ; 33:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1981 33:01
    STEP_1981:               ; 33:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1982 33:02
    STEP_1982:               ; 33:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1983 33:03
    STEP_1983:               ; 33:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1984 33:04
    STEP_1984:               ; 33:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1985 33:05
    STEP_1985:               ; 33:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1986 33:06
    STEP_1986:               ; 33:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1987 33:07
    STEP_1987:               ; 33:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1988 33:08
    STEP_1988:               ; 33:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1989 33:09
    STEP_1989:               ; 33:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1990 33:10
    STEP_1990:               ; 33:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1991 33:11
    STEP_1991:               ; 33:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1992 33:12
    STEP_1992:               ; 33:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1993 33:13
    STEP_1993:               ; 33:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1994 33:14
    STEP_1994:               ; 33:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1995 33:15
    STEP_1995:               ; 33:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1996 33:16
    STEP_1996:               ; 33:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1997 33:17
    STEP_1997:               ; 33:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1998 33:18
    STEP_1998:               ; 33:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 202 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 1999 33:19
    STEP_1999:               ; 33:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2000 33:20
    STEP_2000:               ; 33:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2001 33:21
    STEP_2001:               ; 33:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2002 33:22
    STEP_2002:               ; 33:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2003 33:23
    STEP_2003:               ; 33:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2004 33:24
    STEP_2004:               ; 33:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2005 33:25
    STEP_2005:               ; 33:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2006 33:26
    STEP_2006:               ; 33:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2007 33:27
    STEP_2007:               ; 33:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2008 33:28
    STEP_2008:               ; 33:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2009 33:29
    STEP_2009:               ; 33:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2010 33:30
    STEP_2010:               ; 33:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2011 33:31
    STEP_2011:               ; 33:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2012 33:32
    STEP_2012:               ; 33:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2013 33:33
    STEP_2013:               ; 33:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2014 33:34
    STEP_2014:               ; 33:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2015 33:35
    STEP_2015:               ; 33:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2016 33:36
    STEP_2016:               ; 33:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2017 33:37
    STEP_2017:               ; 33:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2018 33:38
    STEP_2018:               ; 33:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2019 33:39
    STEP_2019:               ; 33:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2020 33:40
    STEP_2020:               ; 33:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 106 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2021 33:41
    STEP_2021:               ; 33:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2022 33:42
    STEP_2022:               ; 33:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2023 33:43
    STEP_2023:               ; 33:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2024 33:44
    STEP_2024:               ; 33:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2025 33:45
    STEP_2025:               ; 33:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2026 33:46
    STEP_2026:               ; 33:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2027 33:47
    STEP_2027:               ; 33:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2028 33:48
    STEP_2028:               ; 33:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2029 33:49
    STEP_2029:               ; 33:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2030 33:50
    STEP_2030:               ; 33:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2031 33:51
    STEP_2031:               ; 33:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2032 33:52
    STEP_2032:               ; 33:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2033 33:53
    STEP_2033:               ; 33:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2034 33:54
    STEP_2034:               ; 33:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2035 33:55
    STEP_2035:               ; 33:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2036 33:56
    STEP_2036:               ; 33:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2037 33:57
    STEP_2037:               ; 33:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2038 33:58
    STEP_2038:               ; 33:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2039 33:59
    STEP_2039:               ; 33:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2040 34:00
    STEP_2040:               ; 34:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2041 34:01
    STEP_2041:               ; 34:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2042 34:02
    STEP_2042:               ; 34:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2043 34:03
    STEP_2043:               ; 34:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2044 34:04
    STEP_2044:               ; 34:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2045 34:05
    STEP_2045:               ; 34:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2046 34:06
    STEP_2046:               ; 34:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2047 34:07
    STEP_2047:               ; 34:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2048 34:08
    STEP_2048:               ; 34:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2049 34:09
    STEP_2049:               ; 34:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2050 34:10
    STEP_2050:               ; 34:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2051 34:11
    STEP_2051:               ; 34:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2052 34:12
    STEP_2052:               ; 34:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2053 34:13
    STEP_2053:               ; 34:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2054 34:14
    STEP_2054:               ; 34:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2055 34:15
    STEP_2055:               ; 34:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2056 34:16
    STEP_2056:               ; 34:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2057 34:17
    STEP_2057:               ; 34:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2058 34:18
    STEP_2058:               ; 34:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 202 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2059 34:19
    STEP_2059:               ; 34:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2060 34:20
    STEP_2060:               ; 34:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2061 34:21
    STEP_2061:               ; 34:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2062 34:22
    STEP_2062:               ; 34:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2063 34:23
    STEP_2063:               ; 34:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2064 34:24
    STEP_2064:               ; 34:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2065 34:25
    STEP_2065:               ; 34:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2066 34:26
    STEP_2066:               ; 34:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2067 34:27
    STEP_2067:               ; 34:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2068 34:28
    STEP_2068:               ; 34:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2069 34:29
    STEP_2069:               ; 34:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2070 34:30
    STEP_2070:               ; 34:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2071 34:31
    STEP_2071:               ; 34:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2072 34:32
    STEP_2072:               ; 34:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2073 34:33
    STEP_2073:               ; 34:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2074 34:34
    STEP_2074:               ; 34:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2075 34:35
    STEP_2075:               ; 34:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2076 34:36
    STEP_2076:               ; 34:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2077 34:37
    STEP_2077:               ; 34:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2078 34:38
    STEP_2078:               ; 34:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2079 34:39
    STEP_2079:               ; 34:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2080 34:40
    STEP_2080:               ; 34:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2081 34:41
    STEP_2081:               ; 34:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2082 34:42
    STEP_2082:               ; 34:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2083 34:43
    STEP_2083:               ; 34:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2084 34:44
    STEP_2084:               ; 34:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2085 34:45
    STEP_2085:               ; 34:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2086 34:46
    STEP_2086:               ; 34:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2087 34:47
    STEP_2087:               ; 34:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2088 34:48
    STEP_2088:               ; 34:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2089 34:49
    STEP_2089:               ; 34:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2090 34:50
    STEP_2090:               ; 34:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2091 34:51
    STEP_2091:               ; 34:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2092 34:52
    STEP_2092:               ; 34:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2093 34:53
    STEP_2093:               ; 34:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2094 34:54
    STEP_2094:               ; 34:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2095 34:55
    STEP_2095:               ; 34:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2096 34:56
    STEP_2096:               ; 34:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2097 34:57
    STEP_2097:               ; 34:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2098 34:58
    STEP_2098:               ; 34:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2099 34:59
    STEP_2099:               ; 34:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2100 35:00
    STEP_2100:               ; 35:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2101 35:01
    STEP_2101:               ; 35:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2102 35:02
    STEP_2102:               ; 35:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2103 35:03
    STEP_2103:               ; 35:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2104 35:04
    STEP_2104:               ; 35:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2105 35:05
    STEP_2105:               ; 35:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2106 35:06
    STEP_2106:               ; 35:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2107 35:07
    STEP_2107:               ; 35:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2108 35:08
    STEP_2108:               ; 35:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2109 35:09
    STEP_2109:               ; 35:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2110 35:10
    STEP_2110:               ; 35:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2111 35:11
    STEP_2111:               ; 35:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2112 35:12
    STEP_2112:               ; 35:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2113 35:13
    STEP_2113:               ; 35:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2114 35:14
    STEP_2114:               ; 35:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2115 35:15
    STEP_2115:               ; 35:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2116 35:16
    STEP_2116:               ; 35:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2117 35:17
    STEP_2117:               ; 35:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2118 35:18
    STEP_2118:               ; 35:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2119 35:19
    STEP_2119:               ; 35:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2120 35:20
    STEP_2120:               ; 35:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2121 35:21
    STEP_2121:               ; 35:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2122 35:22
    STEP_2122:               ; 35:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2123 35:23
    STEP_2123:               ; 35:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2124 35:24
    STEP_2124:               ; 35:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2125 35:25
    STEP_2125:               ; 35:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2126 35:26
    STEP_2126:               ; 35:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2127 35:27
    STEP_2127:               ; 35:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2128 35:28
    STEP_2128:               ; 35:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2129 35:29
    STEP_2129:               ; 35:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2130 35:30
    STEP_2130:               ; 35:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2131 35:31
    STEP_2131:               ; 35:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2132 35:32
    STEP_2132:               ; 35:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2133 35:33
    STEP_2133:               ; 35:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2134 35:34
    STEP_2134:               ; 35:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2135 35:35
    STEP_2135:               ; 35:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2136 35:36
    STEP_2136:               ; 35:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2137 35:37
    STEP_2137:               ; 35:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2138 35:38
    STEP_2138:               ; 35:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2139 35:39
    STEP_2139:               ; 35:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2140 35:40
    STEP_2140:               ; 35:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2141 35:41
    STEP_2141:               ; 35:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2142 35:42
    STEP_2142:               ; 35:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2143 35:43
    STEP_2143:               ; 35:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2144 35:44
    STEP_2144:               ; 35:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2145 35:45
    STEP_2145:               ; 35:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2146 35:46
    STEP_2146:               ; 35:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2147 35:47
    STEP_2147:               ; 35:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2148 35:48
    STEP_2148:               ; 35:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2149 35:49
    STEP_2149:               ; 35:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2150 35:50
    STEP_2150:               ; 35:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2151 35:51
    STEP_2151:               ; 35:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2152 35:52
    STEP_2152:               ; 35:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2153 35:53
    STEP_2153:               ; 35:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2154 35:54
    STEP_2154:               ; 35:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2155 35:55
    STEP_2155:               ; 35:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2156 35:56
    STEP_2156:               ; 35:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2157 35:57
    STEP_2157:               ; 35:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2158 35:58
    STEP_2158:               ; 35:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2159 35:59
    STEP_2159:               ; 35:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2160 36:00
    STEP_2160:               ; 36:00
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2161 36:01
    STEP_2161:               ; 36:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2162 36:02
    STEP_2162:               ; 36:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2163 36:03
    STEP_2163:               ; 36:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2164 36:04
    STEP_2164:               ; 36:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2165 36:05
    STEP_2165:               ; 36:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2166 36:06
    STEP_2166:               ; 36:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2167 36:07
    STEP_2167:               ; 36:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2168 36:08
    STEP_2168:               ; 36:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2169 36:09
    STEP_2169:               ; 36:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2170 36:10
    STEP_2170:               ; 36:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2171 36:11
    STEP_2171:               ; 36:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2172 36:12
    STEP_2172:               ; 36:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2173 36:13
    STEP_2173:               ; 36:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2174 36:14
    STEP_2174:               ; 36:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2175 36:15
    STEP_2175:               ; 36:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2176 36:16
    STEP_2176:               ; 36:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2177 36:17
    STEP_2177:               ; 36:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2178 36:18
    STEP_2178:               ; 36:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2179 36:19
    STEP_2179:               ; 36:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2180 36:20
    STEP_2180:               ; 36:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2181 36:21
    STEP_2181:               ; 36:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2182 36:22
    STEP_2182:               ; 36:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2183 36:23
    STEP_2183:               ; 36:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2184 36:24
    STEP_2184:               ; 36:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2185 36:25
    STEP_2185:               ; 36:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2186 36:26
    STEP_2186:               ; 36:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2187 36:27
    STEP_2187:               ; 36:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2188 36:28
    STEP_2188:               ; 36:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2189 36:29
    STEP_2189:               ; 36:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2190 36:30
    STEP_2190:               ; 36:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2191 36:31
    STEP_2191:               ; 36:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2192 36:32
    STEP_2192:               ; 36:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2193 36:33
    STEP_2193:               ; 36:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2194 36:34
    STEP_2194:               ; 36:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2195 36:35
    STEP_2195:               ; 36:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2196 36:36
    STEP_2196:               ; 36:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2197 36:37
    STEP_2197:               ; 36:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2198 36:38
    STEP_2198:               ; 36:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2199 36:39
    STEP_2199:               ; 36:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2200 36:40
    STEP_2200:               ; 36:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2201 36:41
    STEP_2201:               ; 36:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2202 36:42
    STEP_2202:               ; 36:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2203 36:43
    STEP_2203:               ; 36:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2204 36:44
    STEP_2204:               ; 36:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2205 36:45
    STEP_2205:               ; 36:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2206 36:46
    STEP_2206:               ; 36:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2207 36:47
    STEP_2207:               ; 36:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2208 36:48
    STEP_2208:               ; 36:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2209 36:49
    STEP_2209:               ; 36:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2210 36:50
    STEP_2210:               ; 36:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2211 36:51
    STEP_2211:               ; 36:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2212 36:52
    STEP_2212:               ; 36:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2213 36:53
    STEP_2213:               ; 36:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2214 36:54
    STEP_2214:               ; 36:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2215 36:55
    STEP_2215:               ; 36:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2216 36:56
    STEP_2216:               ; 36:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2217 36:57
    STEP_2217:               ; 36:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2218 36:58
    STEP_2218:               ; 36:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2219 36:59
    STEP_2219:               ; 36:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2220 37:00
    STEP_2220:               ; 37:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x52             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2221 37:01
    STEP_2221:               ; 37:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2222 37:02
    STEP_2222:               ; 37:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2223 37:03
    STEP_2223:               ; 37:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2224 37:04
    STEP_2224:               ; 37:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2225 37:05
    STEP_2225:               ; 37:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2226 37:06
    STEP_2226:               ; 37:06
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2227 37:07
    STEP_2227:               ; 37:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2228 37:08
    STEP_2228:               ; 37:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2229 37:09
    STEP_2229:               ; 37:09
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2230 37:10
    STEP_2230:               ; 37:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x42             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2231 37:11
    STEP_2231:               ; 37:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2232 37:12
    STEP_2232:               ; 37:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2233 37:13
    STEP_2233:               ; 37:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2234 37:14
    STEP_2234:               ; 37:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2235 37:15
    STEP_2235:               ; 37:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2236 37:16
    STEP_2236:               ; 37:16
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2237 37:17
    STEP_2237:               ; 37:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2238 37:18
    STEP_2238:               ; 37:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2239 37:19
    STEP_2239:               ; 37:19
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2240 37:20
    STEP_2240:               ; 37:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x72             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2241 37:21
    STEP_2241:               ; 37:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2242 37:22
    STEP_2242:               ; 37:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2243 37:23
    STEP_2243:               ; 37:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2244 37:24
    STEP_2244:               ; 37:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2245 37:25
    STEP_2245:               ; 37:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2246 37:26
    STEP_2246:               ; 37:26
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2247 37:27
    STEP_2247:               ; 37:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2248 37:28
    STEP_2248:               ; 37:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2249 37:29
    STEP_2249:               ; 37:29
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2250 37:30
    STEP_2250:               ; 37:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2251 37:31
    STEP_2251:               ; 37:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2252 37:32
    STEP_2252:               ; 37:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2253 37:33
    STEP_2253:               ; 37:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2254 37:34
    STEP_2254:               ; 37:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2255 37:35
    STEP_2255:               ; 37:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2256 37:36
    STEP_2256:               ; 37:36
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2257 37:37
    STEP_2257:               ; 37:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2258 37:38
    STEP_2258:               ; 37:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2259 37:39
    STEP_2259:               ; 37:39
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2260 37:40
    STEP_2260:               ; 37:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2261 37:41
    STEP_2261:               ; 37:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2262 37:42
    STEP_2262:               ; 37:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2263 37:43
    STEP_2263:               ; 37:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2264 37:44
    STEP_2264:               ; 37:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2265 37:45
    STEP_2265:               ; 37:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2266 37:46
    STEP_2266:               ; 37:46
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2267 37:47
    STEP_2267:               ; 37:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2268 37:48
    STEP_2268:               ; 37:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2269 37:49
    STEP_2269:               ; 37:49
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2270 37:50
    STEP_2270:               ; 37:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2271 37:51
    STEP_2271:               ; 37:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2272 37:52
    STEP_2272:               ; 37:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2273 37:53
    STEP_2273:               ; 37:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2274 37:54
    STEP_2274:               ; 37:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2275 37:55
    STEP_2275:               ; 37:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2276 37:56
    STEP_2276:               ; 37:56
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2277 37:57
    STEP_2277:               ; 37:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2278 37:58
    STEP_2278:               ; 37:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2279 37:59
    STEP_2279:               ; 37:59
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2280 38:00
    STEP_2280:               ; 38:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2281 38:01
    STEP_2281:               ; 38:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2282 38:02
    STEP_2282:               ; 38:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2283 38:03
    STEP_2283:               ; 38:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2284 38:04
    STEP_2284:               ; 38:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2285 38:05
    STEP_2285:               ; 38:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2286 38:06
    STEP_2286:               ; 38:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2287 38:07
    STEP_2287:               ; 38:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2288 38:08
    STEP_2288:               ; 38:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2289 38:09
    STEP_2289:               ; 38:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2290 38:10
    STEP_2290:               ; 38:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2291 38:11
    STEP_2291:               ; 38:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2292 38:12
    STEP_2292:               ; 38:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2293 38:13
    STEP_2293:               ; 38:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2294 38:14
    STEP_2294:               ; 38:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2295 38:15
    STEP_2295:               ; 38:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2296 38:16
    STEP_2296:               ; 38:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2297 38:17
    STEP_2297:               ; 38:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2298 38:18
    STEP_2298:               ; 38:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2299 38:19
    STEP_2299:               ; 38:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2300 38:20
    STEP_2300:               ; 38:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2301 38:21
    STEP_2301:               ; 38:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2302 38:22
    STEP_2302:               ; 38:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2303 38:23
    STEP_2303:               ; 38:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2304 38:24
    STEP_2304:               ; 38:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2305 38:25
    STEP_2305:               ; 38:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2306 38:26
    STEP_2306:               ; 38:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2307 38:27
    STEP_2307:               ; 38:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2308 38:28
    STEP_2308:               ; 38:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2309 38:29
    STEP_2309:               ; 38:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2310 38:30
    STEP_2310:               ; 38:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2311 38:31
    STEP_2311:               ; 38:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2312 38:32
    STEP_2312:               ; 38:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2313 38:33
    STEP_2313:               ; 38:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2314 38:34
    STEP_2314:               ; 38:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2315 38:35
    STEP_2315:               ; 38:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2316 38:36
    STEP_2316:               ; 38:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2317 38:37
    STEP_2317:               ; 38:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2318 38:38
    STEP_2318:               ; 38:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2319 38:39
    STEP_2319:               ; 38:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2320 38:40
    STEP_2320:               ; 38:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2321 38:41
    STEP_2321:               ; 38:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2322 38:42
    STEP_2322:               ; 38:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2323 38:43
    STEP_2323:               ; 38:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2324 38:44
    STEP_2324:               ; 38:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2325 38:45
    STEP_2325:               ; 38:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2326 38:46
    STEP_2326:               ; 38:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2327 38:47
    STEP_2327:               ; 38:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2328 38:48
    STEP_2328:               ; 38:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2329 38:49
    STEP_2329:               ; 38:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2330 38:50
    STEP_2330:               ; 38:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2331 38:51
    STEP_2331:               ; 38:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2332 38:52
    STEP_2332:               ; 38:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2333 38:53
    STEP_2333:               ; 38:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2334 38:54
    STEP_2334:               ; 38:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2335 38:55
    STEP_2335:               ; 38:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2336 38:56
    STEP_2336:               ; 38:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2337 38:57
    STEP_2337:               ; 38:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2338 38:58
    STEP_2338:               ; 38:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2339 38:59
    STEP_2339:               ; 38:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2340 39:00
    STEP_2340:               ; 39:00
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2341 39:01
    STEP_2341:               ; 39:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2342 39:02
    STEP_2342:               ; 39:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2343 39:03
    STEP_2343:               ; 39:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2344 39:04
    STEP_2344:               ; 39:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2345 39:05
    STEP_2345:               ; 39:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2346 39:06
    STEP_2346:               ; 39:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2347 39:07
    STEP_2347:               ; 39:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2348 39:08
    STEP_2348:               ; 39:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2349 39:09
    STEP_2349:               ; 39:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2350 39:10
    STEP_2350:               ; 39:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2351 39:11
    STEP_2351:               ; 39:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2352 39:12
    STEP_2352:               ; 39:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2353 39:13
    STEP_2353:               ; 39:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2354 39:14
    STEP_2354:               ; 39:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2355 39:15
    STEP_2355:               ; 39:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2356 39:16
    STEP_2356:               ; 39:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2357 39:17
    STEP_2357:               ; 39:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2358 39:18
    STEP_2358:               ; 39:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 202 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2359 39:19
    STEP_2359:               ; 39:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2360 39:20
    STEP_2360:               ; 39:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2361 39:21
    STEP_2361:               ; 39:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2362 39:22
    STEP_2362:               ; 39:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2363 39:23
    STEP_2363:               ; 39:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2364 39:24
    STEP_2364:               ; 39:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2365 39:25
    STEP_2365:               ; 39:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2366 39:26
    STEP_2366:               ; 39:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2367 39:27
    STEP_2367:               ; 39:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2368 39:28
    STEP_2368:               ; 39:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2369 39:29
    STEP_2369:               ; 39:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2370 39:30
    STEP_2370:               ; 39:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2371 39:31
    STEP_2371:               ; 39:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2372 39:32
    STEP_2372:               ; 39:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2373 39:33
    STEP_2373:               ; 39:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2374 39:34
    STEP_2374:               ; 39:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2375 39:35
    STEP_2375:               ; 39:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2376 39:36
    STEP_2376:               ; 39:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2377 39:37
    STEP_2377:               ; 39:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2378 39:38
    STEP_2378:               ; 39:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2379 39:39
    STEP_2379:               ; 39:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2380 39:40
    STEP_2380:               ; 39:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2381 39:41
    STEP_2381:               ; 39:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2382 39:42
    STEP_2382:               ; 39:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2383 39:43
    STEP_2383:               ; 39:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2384 39:44
    STEP_2384:               ; 39:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2385 39:45
    STEP_2385:               ; 39:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2386 39:46
    STEP_2386:               ; 39:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2387 39:47
    STEP_2387:               ; 39:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2388 39:48
    STEP_2388:               ; 39:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2389 39:49
    STEP_2389:               ; 39:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2390 39:50
    STEP_2390:               ; 39:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2391 39:51
    STEP_2391:               ; 39:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2392 39:52
    STEP_2392:               ; 39:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2393 39:53
    STEP_2393:               ; 39:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2394 39:54
    STEP_2394:               ; 39:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2395 39:55
    STEP_2395:               ; 39:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2396 39:56
    STEP_2396:               ; 39:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2397 39:57
    STEP_2397:               ; 39:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2398 39:58
    STEP_2398:               ; 39:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2399 39:59
    STEP_2399:               ; 39:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2400 40:00
    STEP_2400:               ; 40:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2401 40:01
    STEP_2401:               ; 40:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x16             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2402 40:02
    STEP_2402:               ; 40:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2403 40:03
    STEP_2403:               ; 40:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2404 40:04
    STEP_2404:               ; 40:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2405 40:05
    STEP_2405:               ; 40:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2406 40:06
    STEP_2406:               ; 40:06
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2407 40:07
    STEP_2407:               ; 40:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x16             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2408 40:08
    STEP_2408:               ; 40:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2409 40:09
    STEP_2409:               ; 40:09
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2410 40:10
    STEP_2410:               ; 40:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x46             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2411 40:11
    STEP_2411:               ; 40:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x06             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2412 40:12
    STEP_2412:               ; 40:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2413 40:13
    STEP_2413:               ; 40:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2414 40:14
    STEP_2414:               ; 40:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2415 40:15
    STEP_2415:               ; 40:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2416 40:16
    STEP_2416:               ; 40:16
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2417 40:17
    STEP_2417:               ; 40:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x06             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2418 40:18
    STEP_2418:               ; 40:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2419 40:19
    STEP_2419:               ; 40:19
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2420 40:20
    STEP_2420:               ; 40:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2421 40:21
    STEP_2421:               ; 40:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x36             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2422 40:22
    STEP_2422:               ; 40:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2423 40:23
    STEP_2423:               ; 40:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2424 40:24
    STEP_2424:               ; 40:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2425 40:25
    STEP_2425:               ; 40:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2426 40:26
    STEP_2426:               ; 40:26
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2427 40:27
    STEP_2427:               ; 40:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x36             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2428 40:28
    STEP_2428:               ; 40:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2429 40:29
    STEP_2429:               ; 40:29
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2430 40:30
    STEP_2430:               ; 40:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2431 40:31
    STEP_2431:               ; 40:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2432 40:32
    STEP_2432:               ; 40:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2433 40:33
    STEP_2433:               ; 40:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2434 40:34
    STEP_2434:               ; 40:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2435 40:35
    STEP_2435:               ; 40:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2436 40:36
    STEP_2436:               ; 40:36
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2437 40:37
    STEP_2437:               ; 40:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2438 40:38
    STEP_2438:               ; 40:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2439 40:39
    STEP_2439:               ; 40:39
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2440 40:40
    STEP_2440:               ; 40:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2441 40:41
    STEP_2441:               ; 40:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2442 40:42
    STEP_2442:               ; 40:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2443 40:43
    STEP_2443:               ; 40:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2444 40:44
    STEP_2444:               ; 40:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2445 40:45
    STEP_2445:               ; 40:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2446 40:46
    STEP_2446:               ; 40:46
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2447 40:47
    STEP_2447:               ; 40:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2448 40:48
    STEP_2448:               ; 40:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2449 40:49
    STEP_2449:               ; 40:49
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2450 40:50
    STEP_2450:               ; 40:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2451 40:51
    STEP_2451:               ; 40:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2452 40:52
    STEP_2452:               ; 40:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2453 40:53
    STEP_2453:               ; 40:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2454 40:54
    STEP_2454:               ; 40:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2455 40:55
    STEP_2455:               ; 40:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2456 40:56
    STEP_2456:               ; 40:56
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2457 40:57
    STEP_2457:               ; 40:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2458 40:58
    STEP_2458:               ; 40:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2459 40:59
    STEP_2459:               ; 40:59
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2460 41:00
    STEP_2460:               ; 41:00
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x52             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2461 41:01
    STEP_2461:               ; 41:01
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2462 41:02
    STEP_2462:               ; 41:02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2463 41:03
    STEP_2463:               ; 41:03
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2464 41:04
    STEP_2464:               ; 41:04
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2465 41:05
    STEP_2465:               ; 41:05
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2466 41:06
    STEP_2466:               ; 41:06
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2467 41:07
    STEP_2467:               ; 41:07
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2468 41:08
    STEP_2468:               ; 41:08
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2469 41:09
    STEP_2469:               ; 41:09
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2470 41:10
    STEP_2470:               ; 41:10
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x42             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2471 41:11
    STEP_2471:               ; 41:11
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2472 41:12
    STEP_2472:               ; 41:12
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2473 41:13
    STEP_2473:               ; 41:13
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2474 41:14
    STEP_2474:               ; 41:14
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2475 41:15
    STEP_2475:               ; 41:15
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2476 41:16
    STEP_2476:               ; 41:16
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2477 41:17
    STEP_2477:               ; 41:17
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2478 41:18
    STEP_2478:               ; 41:18
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2479 41:19
    STEP_2479:               ; 41:19
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2480 41:20
    STEP_2480:               ; 41:20
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x72             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2481 41:21
    STEP_2481:               ; 41:21
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2482 41:22
    STEP_2482:               ; 41:22
    LDI r18,0x5a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2483 41:23
    STEP_2483:               ; 41:23
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2484 41:24
    STEP_2484:               ; 41:24
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2485 41:25
    STEP_2485:               ; 41:25
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2486 41:26
    STEP_2486:               ; 41:26
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2487 41:27
    STEP_2487:               ; 41:27
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2488 41:28
    STEP_2488:               ; 41:28
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2489 41:29
    STEP_2489:               ; 41:29
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2490 41:30
    STEP_2490:               ; 41:30
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2491 41:31
    STEP_2491:               ; 41:31
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2492 41:32
    STEP_2492:               ; 41:32
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2493 41:33
    STEP_2493:               ; 41:33
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2494 41:34
    STEP_2494:               ; 41:34
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2495 41:35
    STEP_2495:               ; 41:35
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2496 41:36
    STEP_2496:               ; 41:36
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2497 41:37
    STEP_2497:               ; 41:37
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2498 41:38
    STEP_2498:               ; 41:38
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2499 41:39
    STEP_2499:               ; 41:39
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2500 41:40
    STEP_2500:               ; 41:40
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2501 41:41
    STEP_2501:               ; 41:41
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2502 41:42
    STEP_2502:               ; 41:42
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2503 41:43
    STEP_2503:               ; 41:43
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2504 41:44
    STEP_2504:               ; 41:44
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2505 41:45
    STEP_2505:               ; 41:45
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2506 41:46
    STEP_2506:               ; 41:46
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2507 41:47
    STEP_2507:               ; 41:47
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2508 41:48
    STEP_2508:               ; 41:48
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2509 41:49
    STEP_2509:               ; 41:49
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2510 41:50
    STEP_2510:               ; 41:50
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2511 41:51
    STEP_2511:               ; 41:51
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2512 41:52
    STEP_2512:               ; 41:52
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2513 41:53
    STEP_2513:               ; 41:53
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2514 41:54
    STEP_2514:               ; 41:54
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2515 41:55
    STEP_2515:               ; 41:55
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2516 41:56
    STEP_2516:               ; 41:56
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2517 41:57
    STEP_2517:               ; 41:57
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2518 41:58
    STEP_2518:               ; 41:58
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2519 41:59
    STEP_2519:               ; 41:59
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2520 42:00
    STEP_2520:               ; 42:00
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2521 42:01
    STEP_2521:               ; 42:01
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2522 42:02
    STEP_2522:               ; 42:02
    LDI r18,0x76             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2523 42:03
    STEP_2523:               ; 42:03
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2524 42:04
    STEP_2524:               ; 42:04
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2525 42:05
    STEP_2525:               ; 42:05
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2526 42:06
    STEP_2526:               ; 42:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2527 42:07
    STEP_2527:               ; 42:07
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2528 42:08
    STEP_2528:               ; 42:08
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2529 42:09
    STEP_2529:               ; 42:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2530 42:10
    STEP_2530:               ; 42:10
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2531 42:11
    STEP_2531:               ; 42:11
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2532 42:12
    STEP_2532:               ; 42:12
    LDI r18,0x66             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2533 42:13
    STEP_2533:               ; 42:13
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2534 42:14
    STEP_2534:               ; 42:14
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2535 42:15
    STEP_2535:               ; 42:15
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2536 42:16
    STEP_2536:               ; 42:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2537 42:17
    STEP_2537:               ; 42:17
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2538 42:18
    STEP_2538:               ; 42:18
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2539 42:19
    STEP_2539:               ; 42:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2540 42:20
    STEP_2540:               ; 42:20
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2541 42:21
    STEP_2541:               ; 42:21
    LDI r18,0x96             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2542 42:22
    STEP_2542:               ; 42:22
    LDI r18,0x56             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2543 42:23
    STEP_2543:               ; 42:23
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2544 42:24
    STEP_2544:               ; 42:24
    LDI r18,0x96             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2545 42:25
    STEP_2545:               ; 42:25
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2546 42:26
    STEP_2546:               ; 42:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2547 42:27
    STEP_2547:               ; 42:27
    LDI r18,0x96             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2548 42:28
    STEP_2548:               ; 42:28
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2549 42:29
    STEP_2549:               ; 42:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2550 42:30
    STEP_2550:               ; 42:30
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2551 42:31
    STEP_2551:               ; 42:31
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2552 42:32
    STEP_2552:               ; 42:32
    LDI r18,0x76             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2553 42:33
    STEP_2553:               ; 42:33
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2554 42:34
    STEP_2554:               ; 42:34
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2555 42:35
    STEP_2555:               ; 42:35
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2556 42:36
    STEP_2556:               ; 42:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2557 42:37
    STEP_2557:               ; 42:37
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2558 42:38
    STEP_2558:               ; 42:38
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2559 42:39
    STEP_2559:               ; 42:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2560 42:40
    STEP_2560:               ; 42:40
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2561 42:41
    STEP_2561:               ; 42:41
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2562 42:42
    STEP_2562:               ; 42:42
    LDI r18,0x66             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2563 42:43
    STEP_2563:               ; 42:43
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2564 42:44
    STEP_2564:               ; 42:44
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2565 42:45
    STEP_2565:               ; 42:45
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2566 42:46
    STEP_2566:               ; 42:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2567 42:47
    STEP_2567:               ; 42:47
    LDI r18,0xa6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2568 42:48
    STEP_2568:               ; 42:48
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2569 42:49
    STEP_2569:               ; 42:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2570 42:50
    STEP_2570:               ; 42:50
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2571 42:51
    STEP_2571:               ; 42:51
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2572 42:52
    STEP_2572:               ; 42:52
    LDI r18,0x76             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2573 42:53
    STEP_2573:               ; 42:53
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2574 42:54
    STEP_2574:               ; 42:54
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2575 42:55
    STEP_2575:               ; 42:55
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2576 42:56
    STEP_2576:               ; 42:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2577 42:57
    STEP_2577:               ; 42:57
    LDI r18,0xb6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2578 42:58
    STEP_2578:               ; 42:58
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2579 42:59
    STEP_2579:               ; 42:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2580 43:00
    STEP_2580:               ; 43:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2581 43:01
    STEP_2581:               ; 43:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2582 43:02
    STEP_2582:               ; 43:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2583 43:03
    STEP_2583:               ; 43:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2584 43:04
    STEP_2584:               ; 43:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2585 43:05
    STEP_2585:               ; 43:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2586 43:06
    STEP_2586:               ; 43:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2587 43:07
    STEP_2587:               ; 43:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2588 43:08
    STEP_2588:               ; 43:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2589 43:09
    STEP_2589:               ; 43:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2590 43:10
    STEP_2590:               ; 43:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2591 43:11
    STEP_2591:               ; 43:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2592 43:12
    STEP_2592:               ; 43:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2593 43:13
    STEP_2593:               ; 43:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2594 43:14
    STEP_2594:               ; 43:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2595 43:15
    STEP_2595:               ; 43:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2596 43:16
    STEP_2596:               ; 43:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2597 43:17
    STEP_2597:               ; 43:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2598 43:18
    STEP_2598:               ; 43:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 202 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2599 43:19
    STEP_2599:               ; 43:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2600 43:20
    STEP_2600:               ; 43:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2601 43:21
    STEP_2601:               ; 43:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2602 43:22
    STEP_2602:               ; 43:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2603 43:23
    STEP_2603:               ; 43:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2604 43:24
    STEP_2604:               ; 43:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2605 43:25
    STEP_2605:               ; 43:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2606 43:26
    STEP_2606:               ; 43:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2607 43:27
    STEP_2607:               ; 43:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2608 43:28
    STEP_2608:               ; 43:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2609 43:29
    STEP_2609:               ; 43:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2610 43:30
    STEP_2610:               ; 43:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2611 43:31
    STEP_2611:               ; 43:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2612 43:32
    STEP_2612:               ; 43:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2613 43:33
    STEP_2613:               ; 43:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2614 43:34
    STEP_2614:               ; 43:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2615 43:35
    STEP_2615:               ; 43:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2616 43:36
    STEP_2616:               ; 43:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2617 43:37
    STEP_2617:               ; 43:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2618 43:38
    STEP_2618:               ; 43:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2619 43:39
    STEP_2619:               ; 43:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2620 43:40
    STEP_2620:               ; 43:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2621 43:41
    STEP_2621:               ; 43:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2622 43:42
    STEP_2622:               ; 43:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2623 43:43
    STEP_2623:               ; 43:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2624 43:44
    STEP_2624:               ; 43:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2625 43:45
    STEP_2625:               ; 43:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2626 43:46
    STEP_2626:               ; 43:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2627 43:47
    STEP_2627:               ; 43:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2628 43:48
    STEP_2628:               ; 43:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2629 43:49
    STEP_2629:               ; 43:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2630 43:50
    STEP_2630:               ; 43:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2631 43:51
    STEP_2631:               ; 43:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2632 43:52
    STEP_2632:               ; 43:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2633 43:53
    STEP_2633:               ; 43:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2634 43:54
    STEP_2634:               ; 43:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2635 43:55
    STEP_2635:               ; 43:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2636 43:56
    STEP_2636:               ; 43:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2637 43:57
    STEP_2637:               ; 43:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2638 43:58
    STEP_2638:               ; 43:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2639 43:59
    STEP_2639:               ; 43:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2640 44:00
    STEP_2640:               ; 44:00
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2641 44:01
    STEP_2641:               ; 44:01
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2642 44:02
    STEP_2642:               ; 44:02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2643 44:03
    STEP_2643:               ; 44:03
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2644 44:04
    STEP_2644:               ; 44:04
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2645 44:05
    STEP_2645:               ; 44:05
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2646 44:06
    STEP_2646:               ; 44:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2647 44:07
    STEP_2647:               ; 44:07
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2648 44:08
    STEP_2648:               ; 44:08
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2649 44:09
    STEP_2649:               ; 44:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2650 44:10
    STEP_2650:               ; 44:10
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2651 44:11
    STEP_2651:               ; 44:11
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2652 44:12
    STEP_2652:               ; 44:12
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2653 44:13
    STEP_2653:               ; 44:13
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2654 44:14
    STEP_2654:               ; 44:14
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2655 44:15
    STEP_2655:               ; 44:15
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2656 44:16
    STEP_2656:               ; 44:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2657 44:17
    STEP_2657:               ; 44:17
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2658 44:18
    STEP_2658:               ; 44:18
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 202 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2659 44:19
    STEP_2659:               ; 44:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2660 44:20
    STEP_2660:               ; 44:20
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2661 44:21
    STEP_2661:               ; 44:21
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2662 44:22
    STEP_2662:               ; 44:22
    LDI r18,0x5a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2663 44:23
    STEP_2663:               ; 44:23
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2664 44:24
    STEP_2664:               ; 44:24
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2665 44:25
    STEP_2665:               ; 44:25
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2666 44:26
    STEP_2666:               ; 44:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2667 44:27
    STEP_2667:               ; 44:27
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2668 44:28
    STEP_2668:               ; 44:28
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2669 44:29
    STEP_2669:               ; 44:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2670 44:30
    STEP_2670:               ; 44:30
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2671 44:31
    STEP_2671:               ; 44:31
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2672 44:32
    STEP_2672:               ; 44:32
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2673 44:33
    STEP_2673:               ; 44:33
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2674 44:34
    STEP_2674:               ; 44:34
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2675 44:35
    STEP_2675:               ; 44:35
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2676 44:36
    STEP_2676:               ; 44:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2677 44:37
    STEP_2677:               ; 44:37
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2678 44:38
    STEP_2678:               ; 44:38
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2679 44:39
    STEP_2679:               ; 44:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2680 44:40
    STEP_2680:               ; 44:40
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2681 44:41
    STEP_2681:               ; 44:41
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2682 44:42
    STEP_2682:               ; 44:42
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2683 44:43
    STEP_2683:               ; 44:43
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2684 44:44
    STEP_2684:               ; 44:44
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x00             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2685 44:45
    STEP_2685:               ; 44:45
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2686 44:46
    STEP_2686:               ; 44:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2687 44:47
    STEP_2687:               ; 44:47
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2688 44:48
    STEP_2688:               ; 44:48
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2689 44:49
    STEP_2689:               ; 44:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2690 44:50
    STEP_2690:               ; 44:50
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2691 44:51
    STEP_2691:               ; 44:51
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2692 44:52
    STEP_2692:               ; 44:52
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2693 44:53
    STEP_2693:               ; 44:53
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2694 44:54
    STEP_2694:               ; 44:54
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    LDI r18,0x20             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2695 44:55
    STEP_2695:               ; 44:55
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2696 44:56
    STEP_2696:               ; 44:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2697 44:57
    STEP_2697:               ; 44:57
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2698 44:58
    STEP_2698:               ; 44:58
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2699 44:59
    STEP_2699:               ; 44:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2700 45:00
    STEP_2700:               ; 45:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2701 45:01
    STEP_2701:               ; 45:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2702 45:02
    STEP_2702:               ; 45:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2703 45:03
    STEP_2703:               ; 45:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2704 45:04
    STEP_2704:               ; 45:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2705 45:05
    STEP_2705:               ; 45:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2706 45:06
    STEP_2706:               ; 45:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2707 45:07
    STEP_2707:               ; 45:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2708 45:08
    STEP_2708:               ; 45:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2709 45:09
    STEP_2709:               ; 45:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2710 45:10
    STEP_2710:               ; 45:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2711 45:11
    STEP_2711:               ; 45:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2712 45:12
    STEP_2712:               ; 45:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2713 45:13
    STEP_2713:               ; 45:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2714 45:14
    STEP_2714:               ; 45:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2715 45:15
    STEP_2715:               ; 45:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2716 45:16
    STEP_2716:               ; 45:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2717 45:17
    STEP_2717:               ; 45:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2718 45:18
    STEP_2718:               ; 45:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2719 45:19
    STEP_2719:               ; 45:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2720 45:20
    STEP_2720:               ; 45:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2721 45:21
    STEP_2721:               ; 45:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2722 45:22
    STEP_2722:               ; 45:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2723 45:23
    STEP_2723:               ; 45:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2724 45:24
    STEP_2724:               ; 45:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2725 45:25
    STEP_2725:               ; 45:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2726 45:26
    STEP_2726:               ; 45:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2727 45:27
    STEP_2727:               ; 45:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2728 45:28
    STEP_2728:               ; 45:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2729 45:29
    STEP_2729:               ; 45:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2730 45:30
    STEP_2730:               ; 45:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2731 45:31
    STEP_2731:               ; 45:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2732 45:32
    STEP_2732:               ; 45:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2733 45:33
    STEP_2733:               ; 45:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2734 45:34
    STEP_2734:               ; 45:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2735 45:35
    STEP_2735:               ; 45:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2736 45:36
    STEP_2736:               ; 45:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2737 45:37
    STEP_2737:               ; 45:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2738 45:38
    STEP_2738:               ; 45:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2739 45:39
    STEP_2739:               ; 45:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2740 45:40
    STEP_2740:               ; 45:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2741 45:41
    STEP_2741:               ; 45:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2742 45:42
    STEP_2742:               ; 45:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2743 45:43
    STEP_2743:               ; 45:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2744 45:44
    STEP_2744:               ; 45:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2745 45:45
    STEP_2745:               ; 45:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2746 45:46
    STEP_2746:               ; 45:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2747 45:47
    STEP_2747:               ; 45:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2748 45:48
    STEP_2748:               ; 45:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2749 45:49
    STEP_2749:               ; 45:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2750 45:50
    STEP_2750:               ; 45:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2751 45:51
    STEP_2751:               ; 45:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2752 45:52
    STEP_2752:               ; 45:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2753 45:53
    STEP_2753:               ; 45:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2754 45:54
    STEP_2754:               ; 45:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2755 45:55
    STEP_2755:               ; 45:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2756 45:56
    STEP_2756:               ; 45:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2757 45:57
    STEP_2757:               ; 45:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2758 45:58
    STEP_2758:               ; 45:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2759 45:59
    STEP_2759:               ; 45:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2760 46:00
    STEP_2760:               ; 46:00
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2761 46:01
    STEP_2761:               ; 46:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2762 46:02
    STEP_2762:               ; 46:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2763 46:03
    STEP_2763:               ; 46:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2764 46:04
    STEP_2764:               ; 46:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2765 46:05
    STEP_2765:               ; 46:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2766 46:06
    STEP_2766:               ; 46:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2767 46:07
    STEP_2767:               ; 46:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2768 46:08
    STEP_2768:               ; 46:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2769 46:09
    STEP_2769:               ; 46:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2770 46:10
    STEP_2770:               ; 46:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2771 46:11
    STEP_2771:               ; 46:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2772 46:12
    STEP_2772:               ; 46:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2773 46:13
    STEP_2773:               ; 46:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2774 46:14
    STEP_2774:               ; 46:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2775 46:15
    STEP_2775:               ; 46:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2776 46:16
    STEP_2776:               ; 46:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2777 46:17
    STEP_2777:               ; 46:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2778 46:18
    STEP_2778:               ; 46:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2779 46:19
    STEP_2779:               ; 46:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2780 46:20
    STEP_2780:               ; 46:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2781 46:21
    STEP_2781:               ; 46:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2782 46:22
    STEP_2782:               ; 46:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2783 46:23
    STEP_2783:               ; 46:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2784 46:24
    STEP_2784:               ; 46:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2785 46:25
    STEP_2785:               ; 46:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2786 46:26
    STEP_2786:               ; 46:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2787 46:27
    STEP_2787:               ; 46:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2788 46:28
    STEP_2788:               ; 46:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2789 46:29
    STEP_2789:               ; 46:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2790 46:30
    STEP_2790:               ; 46:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2791 46:31
    STEP_2791:               ; 46:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2792 46:32
    STEP_2792:               ; 46:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2793 46:33
    STEP_2793:               ; 46:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2794 46:34
    STEP_2794:               ; 46:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2795 46:35
    STEP_2795:               ; 46:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2796 46:36
    STEP_2796:               ; 46:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2797 46:37
    STEP_2797:               ; 46:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2798 46:38
    STEP_2798:               ; 46:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2799 46:39
    STEP_2799:               ; 46:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2800 46:40
    STEP_2800:               ; 46:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2801 46:41
    STEP_2801:               ; 46:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2802 46:42
    STEP_2802:               ; 46:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2803 46:43
    STEP_2803:               ; 46:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2804 46:44
    STEP_2804:               ; 46:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2805 46:45
    STEP_2805:               ; 46:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2806 46:46
    STEP_2806:               ; 46:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2807 46:47
    STEP_2807:               ; 46:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2808 46:48
    STEP_2808:               ; 46:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2809 46:49
    STEP_2809:               ; 46:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2810 46:50
    STEP_2810:               ; 46:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2811 46:51
    STEP_2811:               ; 46:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2812 46:52
    STEP_2812:               ; 46:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2813 46:53
    STEP_2813:               ; 46:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2814 46:54
    STEP_2814:               ; 46:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2815 46:55
    STEP_2815:               ; 46:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2816 46:56
    STEP_2816:               ; 46:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2817 46:57
    STEP_2817:               ; 46:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2818 46:58
    STEP_2818:               ; 46:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2819 46:59
    STEP_2819:               ; 46:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2820 47:00
    STEP_2820:               ; 47:00
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x52             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2821 47:01
    STEP_2821:               ; 47:01
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2822 47:02
    STEP_2822:               ; 47:02
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2823 47:03
    STEP_2823:               ; 47:03
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2824 47:04
    STEP_2824:               ; 47:04
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2825 47:05
    STEP_2825:               ; 47:05
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2826 47:06
    STEP_2826:               ; 47:06
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2827 47:07
    STEP_2827:               ; 47:07
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2828 47:08
    STEP_2828:               ; 47:08
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2829 47:09
    STEP_2829:               ; 47:09
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2830 47:10
    STEP_2830:               ; 47:10
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x42             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2831 47:11
    STEP_2831:               ; 47:11
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2832 47:12
    STEP_2832:               ; 47:12
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2833 47:13
    STEP_2833:               ; 47:13
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2834 47:14
    STEP_2834:               ; 47:14
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2835 47:15
    STEP_2835:               ; 47:15
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2836 47:16
    STEP_2836:               ; 47:16
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2837 47:17
    STEP_2837:               ; 47:17
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2838 47:18
    STEP_2838:               ; 47:18
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2839 47:19
    STEP_2839:               ; 47:19
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2840 47:20
    STEP_2840:               ; 47:20
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x72             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2841 47:21
    STEP_2841:               ; 47:21
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2842 47:22
    STEP_2842:               ; 47:22
    LDI r18,0x5a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2843 47:23
    STEP_2843:               ; 47:23
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2844 47:24
    STEP_2844:               ; 47:24
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2845 47:25
    STEP_2845:               ; 47:25
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2846 47:26
    STEP_2846:               ; 47:26
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2847 47:27
    STEP_2847:               ; 47:27
    LDI r18,0x9a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2848 47:28
    STEP_2848:               ; 47:28
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2849 47:29
    STEP_2849:               ; 47:29
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2850 47:30
    STEP_2850:               ; 47:30
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2851 47:31
    STEP_2851:               ; 47:31
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2852 47:32
    STEP_2852:               ; 47:32
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2853 47:33
    STEP_2853:               ; 47:33
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2854 47:34
    STEP_2854:               ; 47:34
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2855 47:35
    STEP_2855:               ; 47:35
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2856 47:36
    STEP_2856:               ; 47:36
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2857 47:37
    STEP_2857:               ; 47:37
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2858 47:38
    STEP_2858:               ; 47:38
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2859 47:39
    STEP_2859:               ; 47:39
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2860 47:40
    STEP_2860:               ; 47:40
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2861 47:41
    STEP_2861:               ; 47:41
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2862 47:42
    STEP_2862:               ; 47:42
    LDI r18,0x6a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2863 47:43
    STEP_2863:               ; 47:43
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2864 47:44
    STEP_2864:               ; 47:44
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2865 47:45
    STEP_2865:               ; 47:45
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2866 47:46
    STEP_2866:               ; 47:46
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2867 47:47
    STEP_2867:               ; 47:47
    // Found value 170 in cache register
    ST Y,r19                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2868 47:48
    STEP_2868:               ; 47:48
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2869 47:49
    STEP_2869:               ; 47:49
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2870 47:50
    STEP_2870:               ; 47:50
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2871 47:51
    STEP_2871:               ; 47:51
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2872 47:52
    STEP_2872:               ; 47:52
    LDI r18,0x7a             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2873 47:53
    STEP_2873:               ; 47:53
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2874 47:54
    STEP_2874:               ; 47:54
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2875 47:55
    STEP_2875:               ; 47:55
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2876 47:56
    STEP_2876:               ; 47:56
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2877 47:57
    STEP_2877:               ; 47:57
    // Found value 186 in cache register
    ST Y,r10                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2878 47:58
    STEP_2878:               ; 47:58
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2879 47:59
    STEP_2879:               ; 47:59
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2880 48:00
    STEP_2880:               ; 48:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2881 48:01
    STEP_2881:               ; 48:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2882 48:02
    STEP_2882:               ; 48:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2883 48:03
    STEP_2883:               ; 48:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2884 48:04
    STEP_2884:               ; 48:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2885 48:05
    STEP_2885:               ; 48:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2886 48:06
    STEP_2886:               ; 48:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2887 48:07
    STEP_2887:               ; 48:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2888 48:08
    STEP_2888:               ; 48:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2889 48:09
    STEP_2889:               ; 48:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2890 48:10
    STEP_2890:               ; 48:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2891 48:11
    STEP_2891:               ; 48:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2892 48:12
    STEP_2892:               ; 48:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2893 48:13
    STEP_2893:               ; 48:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2894 48:14
    STEP_2894:               ; 48:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2895 48:15
    STEP_2895:               ; 48:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2896 48:16
    STEP_2896:               ; 48:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2897 48:17
    STEP_2897:               ; 48:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2898 48:18
    STEP_2898:               ; 48:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2899 48:19
    STEP_2899:               ; 48:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2900 48:20
    STEP_2900:               ; 48:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2901 48:21
    STEP_2901:               ; 48:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2902 48:22
    STEP_2902:               ; 48:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2903 48:23
    STEP_2903:               ; 48:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2904 48:24
    STEP_2904:               ; 48:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2905 48:25
    STEP_2905:               ; 48:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2906 48:26
    STEP_2906:               ; 48:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2907 48:27
    STEP_2907:               ; 48:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2908 48:28
    STEP_2908:               ; 48:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2909 48:29
    STEP_2909:               ; 48:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2910 48:30
    STEP_2910:               ; 48:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2911 48:31
    STEP_2911:               ; 48:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2912 48:32
    STEP_2912:               ; 48:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2913 48:33
    STEP_2913:               ; 48:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2914 48:34
    STEP_2914:               ; 48:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2915 48:35
    STEP_2915:               ; 48:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2916 48:36
    STEP_2916:               ; 48:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2917 48:37
    STEP_2917:               ; 48:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2918 48:38
    STEP_2918:               ; 48:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2919 48:39
    STEP_2919:               ; 48:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2920 48:40
    STEP_2920:               ; 48:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2921 48:41
    STEP_2921:               ; 48:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2922 48:42
    STEP_2922:               ; 48:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2923 48:43
    STEP_2923:               ; 48:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2924 48:44
    STEP_2924:               ; 48:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2925 48:45
    STEP_2925:               ; 48:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2926 48:46
    STEP_2926:               ; 48:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2927 48:47
    STEP_2927:               ; 48:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2928 48:48
    STEP_2928:               ; 48:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2929 48:49
    STEP_2929:               ; 48:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2930 48:50
    STEP_2930:               ; 48:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2931 48:51
    STEP_2931:               ; 48:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2932 48:52
    STEP_2932:               ; 48:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2933 48:53
    STEP_2933:               ; 48:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2934 48:54
    STEP_2934:               ; 48:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2935 48:55
    STEP_2935:               ; 48:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2936 48:56
    STEP_2936:               ; 48:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2937 48:57
    STEP_2937:               ; 48:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2938 48:58
    STEP_2938:               ; 48:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2939 48:59
    STEP_2939:               ; 48:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2940 49:00
    STEP_2940:               ; 49:00
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2941 49:01
    STEP_2941:               ; 49:01
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2942 49:02
    STEP_2942:               ; 49:02
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2943 49:03
    STEP_2943:               ; 49:03
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2944 49:04
    STEP_2944:               ; 49:04
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2945 49:05
    STEP_2945:               ; 49:05
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2946 49:06
    STEP_2946:               ; 49:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2947 49:07
    STEP_2947:               ; 49:07
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2948 49:08
    STEP_2948:               ; 49:08
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2949 49:09
    STEP_2949:               ; 49:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2950 49:10
    STEP_2950:               ; 49:10
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2951 49:11
    STEP_2951:               ; 49:11
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2952 49:12
    STEP_2952:               ; 49:12
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2953 49:13
    STEP_2953:               ; 49:13
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2954 49:14
    STEP_2954:               ; 49:14
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2955 49:15
    STEP_2955:               ; 49:15
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2956 49:16
    STEP_2956:               ; 49:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2957 49:17
    STEP_2957:               ; 49:17
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2958 49:18
    STEP_2958:               ; 49:18
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 202 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2959 49:19
    STEP_2959:               ; 49:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2960 49:20
    STEP_2960:               ; 49:20
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2961 49:21
    STEP_2961:               ; 49:21
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2962 49:22
    STEP_2962:               ; 49:22
    LDI r18,0x5e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2963 49:23
    STEP_2963:               ; 49:23
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2964 49:24
    STEP_2964:               ; 49:24
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2965 49:25
    STEP_2965:               ; 49:25
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2966 49:26
    STEP_2966:               ; 49:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2967 49:27
    STEP_2967:               ; 49:27
    LDI r18,0x9e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2968 49:28
    STEP_2968:               ; 49:28
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2969 49:29
    STEP_2969:               ; 49:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2970 49:30
    STEP_2970:               ; 49:30
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2971 49:31
    STEP_2971:               ; 49:31
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2972 49:32
    STEP_2972:               ; 49:32
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2973 49:33
    STEP_2973:               ; 49:33
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2974 49:34
    STEP_2974:               ; 49:34
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2975 49:35
    STEP_2975:               ; 49:35
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2976 49:36
    STEP_2976:               ; 49:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2977 49:37
    STEP_2977:               ; 49:37
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2978 49:38
    STEP_2978:               ; 49:38
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2979 49:39
    STEP_2979:               ; 49:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2980 49:40
    STEP_2980:               ; 49:40
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2981 49:41
    STEP_2981:               ; 49:41
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2982 49:42
    STEP_2982:               ; 49:42
    LDI r18,0x6e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2983 49:43
    STEP_2983:               ; 49:43
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2984 49:44
    STEP_2984:               ; 49:44
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x08             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2985 49:45
    STEP_2985:               ; 49:45
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2986 49:46
    STEP_2986:               ; 49:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2987 49:47
    STEP_2987:               ; 49:47
    // Found value 174 in cache register
    ST Y,r01                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2988 49:48
    STEP_2988:               ; 49:48
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2989 49:49
    STEP_2989:               ; 49:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2990 49:50
    STEP_2990:               ; 49:50
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2991 49:51
    STEP_2991:               ; 49:51
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2992 49:52
    STEP_2992:               ; 49:52
    LDI r18,0x7e             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2993 49:53
    STEP_2993:               ; 49:53
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2994 49:54
    STEP_2994:               ; 49:54
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value  40 in cache register
    STS 0x0D1E,r09           ; direct store to LCD register 14
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2995 49:55
    STEP_2995:               ; 49:55
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2996 49:56
    STEP_2996:               ; 49:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2997 49:57
    STEP_2997:               ; 49:57
    // Found value 190 in cache register
    ST Y,r04                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2998 49:58
    STEP_2998:               ; 49:58
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 2999 49:59
    STEP_2999:               ; 49:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3000 50:00
    STEP_3000:               ; 50:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x56             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3001 50:01
    STEP_3001:               ; 50:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x16             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3002 50:02
    STEP_3002:               ; 50:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3003 50:03
    STEP_3003:               ; 50:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3004 50:04
    STEP_3004:               ; 50:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3005 50:05
    STEP_3005:               ; 50:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3006 50:06
    STEP_3006:               ; 50:06
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3007 50:07
    STEP_3007:               ; 50:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x16             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3008 50:08
    STEP_3008:               ; 50:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xd6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3009 50:09
    STEP_3009:               ; 50:09
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3010 50:10
    STEP_3010:               ; 50:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x46             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3011 50:11
    STEP_3011:               ; 50:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x06             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3012 50:12
    STEP_3012:               ; 50:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3013 50:13
    STEP_3013:               ; 50:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3014 50:14
    STEP_3014:               ; 50:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3015 50:15
    STEP_3015:               ; 50:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3016 50:16
    STEP_3016:               ; 50:16
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3017 50:17
    STEP_3017:               ; 50:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x06             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3018 50:18
    STEP_3018:               ; 50:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xc6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3019 50:19
    STEP_3019:               ; 50:19
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3020 50:20
    STEP_3020:               ; 50:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x76             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3021 50:21
    STEP_3021:               ; 50:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x36             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3022 50:22
    STEP_3022:               ; 50:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3023 50:23
    STEP_3023:               ; 50:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3024 50:24
    STEP_3024:               ; 50:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3025 50:25
    STEP_3025:               ; 50:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3026 50:26
    STEP_3026:               ; 50:26
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3027 50:27
    STEP_3027:               ; 50:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x36             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3028 50:28
    STEP_3028:               ; 50:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0xf6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3029 50:29
    STEP_3029:               ; 50:29
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3030 50:30
    STEP_3030:               ; 50:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3031 50:31
    STEP_3031:               ; 50:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3032 50:32
    STEP_3032:               ; 50:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3033 50:33
    STEP_3033:               ; 50:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3034 50:34
    STEP_3034:               ; 50:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3035 50:35
    STEP_3035:               ; 50:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3036 50:36
    STEP_3036:               ; 50:36
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3037 50:37
    STEP_3037:               ; 50:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3038 50:38
    STEP_3038:               ; 50:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3039 50:39
    STEP_3039:               ; 50:39
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3040 50:40
    STEP_3040:               ; 50:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3041 50:41
    STEP_3041:               ; 50:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3042 50:42
    STEP_3042:               ; 50:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3043 50:43
    STEP_3043:               ; 50:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3044 50:44
    STEP_3044:               ; 50:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3045 50:45
    STEP_3045:               ; 50:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3046 50:46
    STEP_3046:               ; 50:46
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3047 50:47
    STEP_3047:               ; 50:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3048 50:48
    STEP_3048:               ; 50:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3049 50:49
    STEP_3049:               ; 50:49
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3050 50:50
    STEP_3050:               ; 50:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x66             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3051 50:51
    STEP_3051:               ; 50:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3052 50:52
    STEP_3052:               ; 50:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3053 50:53
    STEP_3053:               ; 50:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3054 50:54
    STEP_3054:               ; 50:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3055 50:55
    STEP_3055:               ; 50:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3056 50:56
    STEP_3056:               ; 50:56
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3057 50:57
    STEP_3057:               ; 50:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x26             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3058 50:58
    STEP_3058:               ; 50:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xe6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3059 50:59
    STEP_3059:               ; 50:59
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3060 51:00
    STEP_3060:               ; 51:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x52             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3061 51:01
    STEP_3061:               ; 51:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3062 51:02
    STEP_3062:               ; 51:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3063 51:03
    STEP_3063:               ; 51:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3064 51:04
    STEP_3064:               ; 51:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3065 51:05
    STEP_3065:               ; 51:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3066 51:06
    STEP_3066:               ; 51:06
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3067 51:07
    STEP_3067:               ; 51:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3068 51:08
    STEP_3068:               ; 51:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3069 51:09
    STEP_3069:               ; 51:09
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3070 51:10
    STEP_3070:               ; 51:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x42             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3071 51:11
    STEP_3071:               ; 51:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3072 51:12
    STEP_3072:               ; 51:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3073 51:13
    STEP_3073:               ; 51:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Skipped redundant load of value 130 into working register. Wow.
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3074 51:14
    STEP_3074:               ; 51:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3075 51:15
    STEP_3075:               ; 51:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3076 51:16
    STEP_3076:               ; 51:16
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3077 51:17
    STEP_3077:               ; 51:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3078 51:18
    STEP_3078:               ; 51:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3079 51:19
    STEP_3079:               ; 51:19
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3080 51:20
    STEP_3080:               ; 51:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x72             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3081 51:21
    STEP_3081:               ; 51:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 9
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3082 51:22
    STEP_3082:               ; 51:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3083 51:23
    STEP_3083:               ; 51:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3084 51:24
    STEP_3084:               ; 51:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3085 51:25
    STEP_3085:               ; 51:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3086 51:26
    STEP_3086:               ; 51:26
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3087 51:27
    STEP_3087:               ; 51:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3088 51:28
    STEP_3088:               ; 51:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3089 51:29
    STEP_3089:               ; 51:29
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3090 51:30
    STEP_3090:               ; 51:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3091 51:31
    STEP_3091:               ; 51:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3092 51:32
    STEP_3092:               ; 51:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3093 51:33
    STEP_3093:               ; 51:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3094 51:34
    STEP_3094:               ; 51:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3095 51:35
    STEP_3095:               ; 51:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3096 51:36
    STEP_3096:               ; 51:36
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3097 51:37
    STEP_3097:               ; 51:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3098 51:38
    STEP_3098:               ; 51:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3099 51:39
    STEP_3099:               ; 51:39
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3100 51:40
    STEP_3100:               ; 51:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3101 51:41
    STEP_3101:               ; 51:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3102 51:42
    STEP_3102:               ; 51:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3103 51:43
    STEP_3103:               ; 51:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3104 51:44
    STEP_3104:               ; 51:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3105 51:45
    STEP_3105:               ; 51:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3106 51:46
    STEP_3106:               ; 51:46
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3107 51:47
    STEP_3107:               ; 51:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3108 51:48
    STEP_3108:               ; 51:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3109 51:49
    STEP_3109:               ; 51:49
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3110 51:50
    STEP_3110:               ; 51:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3111 51:51
    STEP_3111:               ; 51:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3112 51:52
    STEP_3112:               ; 51:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3113 51:53
    STEP_3113:               ; 51:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3114 51:54
    STEP_3114:               ; 51:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3115 51:55
    STEP_3115:               ; 51:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3116 51:56
    STEP_3116:               ; 51:56
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3117 51:57
    STEP_3117:               ; 51:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3118 51:58
    STEP_3118:               ; 51:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3119 51:59
    STEP_3119:               ; 51:59
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3120 52:00
    STEP_3120:               ; 52:00
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3121 52:01
    STEP_3121:               ; 52:01
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3122 52:02
    STEP_3122:               ; 52:02
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3123 52:03
    STEP_3123:               ; 52:03
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3124 52:04
    STEP_3124:               ; 52:04
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3125 52:05
    STEP_3125:               ; 52:05
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3126 52:06
    STEP_3126:               ; 52:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3127 52:07
    STEP_3127:               ; 52:07
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3128 52:08
    STEP_3128:               ; 52:08
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3129 52:09
    STEP_3129:               ; 52:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3130 52:10
    STEP_3130:               ; 52:10
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3131 52:11
    STEP_3131:               ; 52:11
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3132 52:12
    STEP_3132:               ; 52:12
    LDI r18,0x67             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3133 52:13
    STEP_3133:               ; 52:13
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3134 52:14
    STEP_3134:               ; 52:14
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3135 52:15
    STEP_3135:               ; 52:15
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3136 52:16
    STEP_3136:               ; 52:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3137 52:17
    STEP_3137:               ; 52:17
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3138 52:18
    STEP_3138:               ; 52:18
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3139 52:19
    STEP_3139:               ; 52:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3140 52:20
    STEP_3140:               ; 52:20
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3141 52:21
    STEP_3141:               ; 52:21
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3142 52:22
    STEP_3142:               ; 52:22
    LDI r18,0x57             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3143 52:23
    STEP_3143:               ; 52:23
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3144 52:24
    STEP_3144:               ; 52:24
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3145 52:25
    STEP_3145:               ; 52:25
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3146 52:26
    STEP_3146:               ; 52:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3147 52:27
    STEP_3147:               ; 52:27
    LDI r18,0x97             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3148 52:28
    STEP_3148:               ; 52:28
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3149 52:29
    STEP_3149:               ; 52:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3150 52:30
    STEP_3150:               ; 52:30
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3151 52:31
    STEP_3151:               ; 52:31
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3152 52:32
    STEP_3152:               ; 52:32
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3153 52:33
    STEP_3153:               ; 52:33
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3154 52:34
    STEP_3154:               ; 52:34
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3155 52:35
    STEP_3155:               ; 52:35
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3156 52:36
    STEP_3156:               ; 52:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3157 52:37
    STEP_3157:               ; 52:37
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3158 52:38
    STEP_3158:               ; 52:38
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3159 52:39
    STEP_3159:               ; 52:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3160 52:40
    STEP_3160:               ; 52:40
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3161 52:41
    STEP_3161:               ; 52:41
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3162 52:42
    STEP_3162:               ; 52:42
    LDI r18,0x67             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3163 52:43
    STEP_3163:               ; 52:43
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3164 52:44
    STEP_3164:               ; 52:44
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3165 52:45
    STEP_3165:               ; 52:45
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3166 52:46
    STEP_3166:               ; 52:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3167 52:47
    STEP_3167:               ; 52:47
    LDI r18,0xa7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3168 52:48
    STEP_3168:               ; 52:48
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3169 52:49
    STEP_3169:               ; 52:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3170 52:50
    STEP_3170:               ; 52:50
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3171 52:51
    STEP_3171:               ; 52:51
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3172 52:52
    STEP_3172:               ; 52:52
    LDI r18,0x77             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3173 52:53
    STEP_3173:               ; 52:53
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3174 52:54
    STEP_3174:               ; 52:54
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3175 52:55
    STEP_3175:               ; 52:55
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3176 52:56
    STEP_3176:               ; 52:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3177 52:57
    STEP_3177:               ; 52:57
    LDI r18,0xb7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3178 52:58
    STEP_3178:               ; 52:58
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3179 52:59
    STEP_3179:               ; 52:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3180 53:00
    STEP_3180:               ; 53:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3181 53:01
    STEP_3181:               ; 53:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3182 53:02
    STEP_3182:               ; 53:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3183 53:03
    STEP_3183:               ; 53:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3184 53:04
    STEP_3184:               ; 53:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3185 53:05
    STEP_3185:               ; 53:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3186 53:06
    STEP_3186:               ; 53:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3187 53:07
    STEP_3187:               ; 53:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3188 53:08
    STEP_3188:               ; 53:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3189 53:09
    STEP_3189:               ; 53:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3190 53:10
    STEP_3190:               ; 53:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3191 53:11
    STEP_3191:               ; 53:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3192 53:12
    STEP_3192:               ; 53:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3193 53:13
    STEP_3193:               ; 53:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3194 53:14
    STEP_3194:               ; 53:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3195 53:15
    STEP_3195:               ; 53:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3196 53:16
    STEP_3196:               ; 53:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3197 53:17
    STEP_3197:               ; 53:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3198 53:18
    STEP_3198:               ; 53:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3199 53:19
    STEP_3199:               ; 53:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3200 53:20
    STEP_3200:               ; 53:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3201 53:21
    STEP_3201:               ; 53:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3202 53:22
    STEP_3202:               ; 53:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3203 53:23
    STEP_3203:               ; 53:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3204 53:24
    STEP_3204:               ; 53:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3205 53:25
    STEP_3205:               ; 53:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3206 53:26
    STEP_3206:               ; 53:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3207 53:27
    STEP_3207:               ; 53:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3208 53:28
    STEP_3208:               ; 53:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3209 53:29
    STEP_3209:               ; 53:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3210 53:30
    STEP_3210:               ; 53:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3211 53:31
    STEP_3211:               ; 53:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3212 53:32
    STEP_3212:               ; 53:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3213 53:33
    STEP_3213:               ; 53:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3214 53:34
    STEP_3214:               ; 53:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3215 53:35
    STEP_3215:               ; 53:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3216 53:36
    STEP_3216:               ; 53:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3217 53:37
    STEP_3217:               ; 53:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3218 53:38
    STEP_3218:               ; 53:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3219 53:39
    STEP_3219:               ; 53:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3220 53:40
    STEP_3220:               ; 53:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3221 53:41
    STEP_3221:               ; 53:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3222 53:42
    STEP_3222:               ; 53:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3223 53:43
    STEP_3223:               ; 53:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3224 53:44
    STEP_3224:               ; 53:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3225 53:45
    STEP_3225:               ; 53:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3226 53:46
    STEP_3226:               ; 53:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3227 53:47
    STEP_3227:               ; 53:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3228 53:48
    STEP_3228:               ; 53:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3229 53:49
    STEP_3229:               ; 53:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3230 53:50
    STEP_3230:               ; 53:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3231 53:51
    STEP_3231:               ; 53:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3232 53:52
    STEP_3232:               ; 53:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3233 53:53
    STEP_3233:               ; 53:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3234 53:54
    STEP_3234:               ; 53:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3235 53:55
    STEP_3235:               ; 53:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3236 53:56
    STEP_3236:               ; 53:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3237 53:57
    STEP_3237:               ; 53:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3238 53:58
    STEP_3238:               ; 53:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3239 53:59
    STEP_3239:               ; 53:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3240 54:00
    STEP_3240:               ; 54:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3241 54:01
    STEP_3241:               ; 54:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3242 54:02
    STEP_3242:               ; 54:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3243 54:03
    STEP_3243:               ; 54:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3244 54:04
    STEP_3244:               ; 54:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3245 54:05
    STEP_3245:               ; 54:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3246 54:06
    STEP_3246:               ; 54:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3247 54:07
    STEP_3247:               ; 54:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3248 54:08
    STEP_3248:               ; 54:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3249 54:09
    STEP_3249:               ; 54:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3250 54:10
    STEP_3250:               ; 54:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3251 54:11
    STEP_3251:               ; 54:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3252 54:12
    STEP_3252:               ; 54:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3253 54:13
    STEP_3253:               ; 54:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3254 54:14
    STEP_3254:               ; 54:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3255 54:15
    STEP_3255:               ; 54:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3256 54:16
    STEP_3256:               ; 54:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3257 54:17
    STEP_3257:               ; 54:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3258 54:18
    STEP_3258:               ; 54:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3259 54:19
    STEP_3259:               ; 54:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3260 54:20
    STEP_3260:               ; 54:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3261 54:21
    STEP_3261:               ; 54:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 9
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3262 54:22
    STEP_3262:               ; 54:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3263 54:23
    STEP_3263:               ; 54:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3264 54:24
    STEP_3264:               ; 54:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3265 54:25
    STEP_3265:               ; 54:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3266 54:26
    STEP_3266:               ; 54:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3267 54:27
    STEP_3267:               ; 54:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3268 54:28
    STEP_3268:               ; 54:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3269 54:29
    STEP_3269:               ; 54:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3270 54:30
    STEP_3270:               ; 54:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3271 54:31
    STEP_3271:               ; 54:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3272 54:32
    STEP_3272:               ; 54:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3273 54:33
    STEP_3273:               ; 54:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3274 54:34
    STEP_3274:               ; 54:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3275 54:35
    STEP_3275:               ; 54:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3276 54:36
    STEP_3276:               ; 54:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3277 54:37
    STEP_3277:               ; 54:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3278 54:38
    STEP_3278:               ; 54:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3279 54:39
    STEP_3279:               ; 54:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3280 54:40
    STEP_3280:               ; 54:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3281 54:41
    STEP_3281:               ; 54:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3282 54:42
    STEP_3282:               ; 54:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3283 54:43
    STEP_3283:               ; 54:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3284 54:44
    STEP_3284:               ; 54:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x02             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3285 54:45
    STEP_3285:               ; 54:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3286 54:46
    STEP_3286:               ; 54:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3287 54:47
    STEP_3287:               ; 54:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3288 54:48
    STEP_3288:               ; 54:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3289 54:49
    STEP_3289:               ; 54:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3290 54:50
    STEP_3290:               ; 54:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3291 54:51
    STEP_3291:               ; 54:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3292 54:52
    STEP_3292:               ; 54:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3293 54:53
    STEP_3293:               ; 54:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3294 54:54
    STEP_3294:               ; 54:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x22             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3295 54:55
    STEP_3295:               ; 54:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3296 54:56
    STEP_3296:               ; 54:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3297 54:57
    STEP_3297:               ; 54:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3298 54:58
    STEP_3298:               ; 54:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3299 54:59
    STEP_3299:               ; 54:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3300 55:00
    STEP_3300:               ; 55:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3301 55:01
    STEP_3301:               ; 55:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3302 55:02
    STEP_3302:               ; 55:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3303 55:03
    STEP_3303:               ; 55:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3304 55:04
    STEP_3304:               ; 55:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3305 55:05
    STEP_3305:               ; 55:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3306 55:06
    STEP_3306:               ; 55:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3307 55:07
    STEP_3307:               ; 55:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3308 55:08
    STEP_3308:               ; 55:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3309 55:09
    STEP_3309:               ; 55:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3310 55:10
    STEP_3310:               ; 55:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3311 55:11
    STEP_3311:               ; 55:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3312 55:12
    STEP_3312:               ; 55:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3313 55:13
    STEP_3313:               ; 55:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3314 55:14
    STEP_3314:               ; 55:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3315 55:15
    STEP_3315:               ; 55:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3316 55:16
    STEP_3316:               ; 55:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3317 55:17
    STEP_3317:               ; 55:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3318 55:18
    STEP_3318:               ; 55:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3319 55:19
    STEP_3319:               ; 55:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3320 55:20
    STEP_3320:               ; 55:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3321 55:21
    STEP_3321:               ; 55:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3322 55:22
    STEP_3322:               ; 55:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3323 55:23
    STEP_3323:               ; 55:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3324 55:24
    STEP_3324:               ; 55:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3325 55:25
    STEP_3325:               ; 55:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3326 55:26
    STEP_3326:               ; 55:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3327 55:27
    STEP_3327:               ; 55:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3328 55:28
    STEP_3328:               ; 55:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3329 55:29
    STEP_3329:               ; 55:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3330 55:30
    STEP_3330:               ; 55:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3331 55:31
    STEP_3331:               ; 55:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3332 55:32
    STEP_3332:               ; 55:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3333 55:33
    STEP_3333:               ; 55:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3334 55:34
    STEP_3334:               ; 55:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3335 55:35
    STEP_3335:               ; 55:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3336 55:36
    STEP_3336:               ; 55:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3337 55:37
    STEP_3337:               ; 55:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3338 55:38
    STEP_3338:               ; 55:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3339 55:39
    STEP_3339:               ; 55:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3340 55:40
    STEP_3340:               ; 55:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3341 55:41
    STEP_3341:               ; 55:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3342 55:42
    STEP_3342:               ; 55:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3343 55:43
    STEP_3343:               ; 55:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3344 55:44
    STEP_3344:               ; 55:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3345 55:45
    STEP_3345:               ; 55:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3346 55:46
    STEP_3346:               ; 55:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3347 55:47
    STEP_3347:               ; 55:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3348 55:48
    STEP_3348:               ; 55:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3349 55:49
    STEP_3349:               ; 55:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3350 55:50
    STEP_3350:               ; 55:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3351 55:51
    STEP_3351:               ; 55:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3352 55:52
    STEP_3352:               ; 55:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3353 55:53
    STEP_3353:               ; 55:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3354 55:54
    STEP_3354:               ; 55:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3355 55:55
    STEP_3355:               ; 55:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x55             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3356 55:56
    STEP_3356:               ; 55:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3357 55:57
    STEP_3357:               ; 55:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3358 55:58
    STEP_3358:               ; 55:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3359 55:59
    STEP_3359:               ; 55:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3360 56:00
    STEP_3360:               ; 56:00
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3361 56:01
    STEP_3361:               ; 56:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3362 56:02
    STEP_3362:               ; 56:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3363 56:03
    STEP_3363:               ; 56:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3364 56:04
    STEP_3364:               ; 56:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3365 56:05
    STEP_3365:               ; 56:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3366 56:06
    STEP_3366:               ; 56:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3367 56:07
    STEP_3367:               ; 56:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3368 56:08
    STEP_3368:               ; 56:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3369 56:09
    STEP_3369:               ; 56:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3370 56:10
    STEP_3370:               ; 56:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3371 56:11
    STEP_3371:               ; 56:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3372 56:12
    STEP_3372:               ; 56:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3373 56:13
    STEP_3373:               ; 56:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3374 56:14
    STEP_3374:               ; 56:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3375 56:15
    STEP_3375:               ; 56:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3376 56:16
    STEP_3376:               ; 56:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3377 56:17
    STEP_3377:               ; 56:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3378 56:18
    STEP_3378:               ; 56:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3379 56:19
    STEP_3379:               ; 56:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3380 56:20
    STEP_3380:               ; 56:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3381 56:21
    STEP_3381:               ; 56:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3382 56:22
    STEP_3382:               ; 56:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3383 56:23
    STEP_3383:               ; 56:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3384 56:24
    STEP_3384:               ; 56:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3385 56:25
    STEP_3385:               ; 56:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3386 56:26
    STEP_3386:               ; 56:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3387 56:27
    STEP_3387:               ; 56:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3388 56:28
    STEP_3388:               ; 56:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3389 56:29
    STEP_3389:               ; 56:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3390 56:30
    STEP_3390:               ; 56:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3391 56:31
    STEP_3391:               ; 56:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3392 56:32
    STEP_3392:               ; 56:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3393 56:33
    STEP_3393:               ; 56:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3394 56:34
    STEP_3394:               ; 56:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3395 56:35
    STEP_3395:               ; 56:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3396 56:36
    STEP_3396:               ; 56:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3397 56:37
    STEP_3397:               ; 56:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3398 56:38
    STEP_3398:               ; 56:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3399 56:39
    STEP_3399:               ; 56:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3400 56:40
    STEP_3400:               ; 56:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3401 56:41
    STEP_3401:               ; 56:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3402 56:42
    STEP_3402:               ; 56:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3403 56:43
    STEP_3403:               ; 56:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3404 56:44
    STEP_3404:               ; 56:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3405 56:45
    STEP_3405:               ; 56:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3406 56:46
    STEP_3406:               ; 56:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3407 56:47
    STEP_3407:               ; 56:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3408 56:48
    STEP_3408:               ; 56:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3409 56:49
    STEP_3409:               ; 56:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3410 56:50
    STEP_3410:               ; 56:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3411 56:51
    STEP_3411:               ; 56:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3412 56:52
    STEP_3412:               ; 56:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3413 56:53
    STEP_3413:               ; 56:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3414 56:54
    STEP_3414:               ; 56:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3415 56:55
    STEP_3415:               ; 56:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x55             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3416 56:56
    STEP_3416:               ; 56:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3417 56:57
    STEP_3417:               ; 56:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3418 56:58
    STEP_3418:               ; 56:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3419 56:59
    STEP_3419:               ; 56:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3420 57:00
    STEP_3420:               ; 57:00
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x52             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3421 57:01
    STEP_3421:               ; 57:01
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3422 57:02
    STEP_3422:               ; 57:02
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3423 57:03
    STEP_3423:               ; 57:03
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3424 57:04
    STEP_3424:               ; 57:04
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3425 57:05
    STEP_3425:               ; 57:05
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3426 57:06
    STEP_3426:               ; 57:06
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3427 57:07
    STEP_3427:               ; 57:07
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x12             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3428 57:08
    STEP_3428:               ; 57:08
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xd2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3429 57:09
    STEP_3429:               ; 57:09
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3430 57:10
    STEP_3430:               ; 57:10
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x42             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3431 57:11
    STEP_3431:               ; 57:11
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3432 57:12
    STEP_3432:               ; 57:12
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3433 57:13
    STEP_3433:               ; 57:13
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3434 57:14
    STEP_3434:               ; 57:14
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3435 57:15
    STEP_3435:               ; 57:15
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3436 57:16
    STEP_3436:               ; 57:16
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3437 57:17
    STEP_3437:               ; 57:17
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x02             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3438 57:18
    STEP_3438:               ; 57:18
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xc2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3439 57:19
    STEP_3439:               ; 57:19
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3440 57:20
    STEP_3440:               ; 57:20
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x72             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3441 57:21
    STEP_3441:               ; 57:21
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3442 57:22
    STEP_3442:               ; 57:22
    LDI r18,0x5b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3443 57:23
    STEP_3443:               ; 57:23
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3444 57:24
    STEP_3444:               ; 57:24
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3445 57:25
    STEP_3445:               ; 57:25
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3446 57:26
    STEP_3446:               ; 57:26
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3447 57:27
    STEP_3447:               ; 57:27
    LDI r18,0x9b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x32             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3448 57:28
    STEP_3448:               ; 57:28
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xf2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3449 57:29
    STEP_3449:               ; 57:29
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3450 57:30
    STEP_3450:               ; 57:30
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3451 57:31
    STEP_3451:               ; 57:31
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3452 57:32
    STEP_3452:               ; 57:32
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3453 57:33
    STEP_3453:               ; 57:33
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3454 57:34
    STEP_3454:               ; 57:34
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3455 57:35
    STEP_3455:               ; 57:35
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3456 57:36
    STEP_3456:               ; 57:36
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3457 57:37
    STEP_3457:               ; 57:37
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3458 57:38
    STEP_3458:               ; 57:38
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3459 57:39
    STEP_3459:               ; 57:39
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3460 57:40
    STEP_3460:               ; 57:40
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3461 57:41
    STEP_3461:               ; 57:41
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3462 57:42
    STEP_3462:               ; 57:42
    LDI r18,0x6b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3463 57:43
    STEP_3463:               ; 57:43
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3464 57:44
    STEP_3464:               ; 57:44
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3465 57:45
    STEP_3465:               ; 57:45
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3466 57:46
    STEP_3466:               ; 57:46
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3467 57:47
    STEP_3467:               ; 57:47
    // Found value 171 in cache register
    ST Y,r11                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3468 57:48
    STEP_3468:               ; 57:48
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3469 57:49
    STEP_3469:               ; 57:49
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3470 57:50
    STEP_3470:               ; 57:50
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x62             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3471 57:51
    STEP_3471:               ; 57:51
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3472 57:52
    STEP_3472:               ; 57:52
    LDI r18,0x7b             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3473 57:53
    STEP_3473:               ; 57:53
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3474 57:54
    STEP_3474:               ; 57:54
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3475 57:55
    STEP_3475:               ; 57:55
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3476 57:56
    STEP_3476:               ; 57:56
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3477 57:57
    STEP_3477:               ; 57:57
    // Found value 187 in cache register
    ST Y,r13                 ; Y indirect access to LCD reg 02
    LDI r18,0x22             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3478 57:58
    STEP_3478:               ; 57:58
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    LDI r18,0xe2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3479 57:59
    STEP_3479:               ; 57:59
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3480 58:00
    STEP_3480:               ; 58:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3481 58:01
    STEP_3481:               ; 58:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3482 58:02
    STEP_3482:               ; 58:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3483 58:03
    STEP_3483:               ; 58:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3484 58:04
    STEP_3484:               ; 58:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3485 58:05
    STEP_3485:               ; 58:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3486 58:06
    STEP_3486:               ; 58:06
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3487 58:07
    STEP_3487:               ; 58:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3488 58:08
    STEP_3488:               ; 58:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 222 in cache register
    ST X,r14                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3489 58:09
    STEP_3489:               ; 58:09
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3490 58:10
    STEP_3490:               ; 58:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3491 58:11
    STEP_3491:               ; 58:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3492 58:12
    STEP_3492:               ; 58:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3493 58:13
    STEP_3493:               ; 58:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3494 58:14
    STEP_3494:               ; 58:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3495 58:15
    STEP_3495:               ; 58:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3496 58:16
    STEP_3496:               ; 58:16
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3497 58:17
    STEP_3497:               ; 58:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x0e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3498 58:18
    STEP_3498:               ; 58:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xce             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3499 58:19
    STEP_3499:               ; 58:19
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3500 58:20
    STEP_3500:               ; 58:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3501 58:21
    STEP_3501:               ; 58:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3502 58:22
    STEP_3502:               ; 58:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3503 58:23
    STEP_3503:               ; 58:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3504 58:24
    STEP_3504:               ; 58:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3505 58:25
    STEP_3505:               ; 58:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3506 58:26
    STEP_3506:               ; 58:26
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3507 58:27
    STEP_3507:               ; 58:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3508 58:28
    STEP_3508:               ; 58:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 254 in cache register
    ST X,r24                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3509 58:29
    STEP_3509:               ; 58:29
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3510 58:30
    STEP_3510:               ; 58:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3511 58:31
    STEP_3511:               ; 58:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3512 58:32
    STEP_3512:               ; 58:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3513 58:33
    STEP_3513:               ; 58:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3514 58:34
    STEP_3514:               ; 58:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3515 58:35
    STEP_3515:               ; 58:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3516 58:36
    STEP_3516:               ; 58:36
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3517 58:37
    STEP_3517:               ; 58:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3518 58:38
    STEP_3518:               ; 58:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3519 58:39
    STEP_3519:               ; 58:39
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3520 58:40
    STEP_3520:               ; 58:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3521 58:41
    STEP_3521:               ; 58:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3522 58:42
    STEP_3522:               ; 58:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3523 58:43
    STEP_3523:               ; 58:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3524 58:44
    STEP_3524:               ; 58:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3525 58:45
    STEP_3525:               ; 58:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3526 58:46
    STEP_3526:               ; 58:46
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3527 58:47
    STEP_3527:               ; 58:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3528 58:48
    STEP_3528:               ; 58:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3529 58:49
    STEP_3529:               ; 58:49
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3530 58:50
    STEP_3530:               ; 58:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3531 58:51
    STEP_3531:               ; 58:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3532 58:52
    STEP_3532:               ; 58:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3533 58:53
    STEP_3533:               ; 58:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3534 58:54
    STEP_3534:               ; 58:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3535 58:55
    STEP_3535:               ; 58:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3536 58:56
    STEP_3536:               ; 58:56
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3537 58:57
    STEP_3537:               ; 58:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x2e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3538 58:58
    STEP_3538:               ; 58:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 238 in cache register
    ST X,r22                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3539 58:59
    STEP_3539:               ; 58:59
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3540 59:00
    STEP_3540:               ; 59:00
    LDI r18,0x5a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3541 59:01
    STEP_3541:               ; 59:01
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3542 59:02
    STEP_3542:               ; 59:02
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3543 59:03
    STEP_3543:               ; 59:03
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3544 59:04
    STEP_3544:               ; 59:04
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3545 59:05
    STEP_3545:               ; 59:05
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3546 59:06
    STEP_3546:               ; 59:06
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3547 59:07
    STEP_3547:               ; 59:07
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0x1a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3548 59:08
    STEP_3548:               ; 59:08
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0xda             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3549 59:09
    STEP_3549:               ; 59:09
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3550 59:10
    STEP_3550:               ; 59:10
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x4a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3551 59:11
    STEP_3551:               ; 59:11
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3552 59:12
    STEP_3552:               ; 59:12
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3553 59:13
    STEP_3553:               ; 59:13
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3554 59:14
    STEP_3554:               ; 59:14
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3555 59:15
    STEP_3555:               ; 59:15
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3556 59:16
    STEP_3556:               ; 59:16
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3557 59:17
    STEP_3557:               ; 59:17
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  10 in cache register
    ST X,r08                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3558 59:18
    STEP_3558:               ; 59:18
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0xca             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3559 59:19
    STEP_3559:               ; 59:19
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3560 59:20
    STEP_3560:               ; 59:20
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x7a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3561 59:21
    STEP_3561:               ; 59:21
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 8
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3562 59:22
    STEP_3562:               ; 59:22
    LDI r18,0x5f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3563 59:23
    STEP_3563:               ; 59:23
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3564 59:24
    STEP_3564:               ; 59:24
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3565 59:25
    STEP_3565:               ; 59:25
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3566 59:26
    STEP_3566:               ; 59:26
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3567 59:27
    STEP_3567:               ; 59:27
    LDI r18,0x9f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    LDI r18,0x3a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3568 59:28
    STEP_3568:               ; 59:28
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // Found value 250 in cache register
    ST X,r03                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3569 59:29
    STEP_3569:               ; 59:29
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3570 59:30
    STEP_3570:               ; 59:30
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 3
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3571 59:31
    STEP_3571:               ; 59:31
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3572 59:32
    STEP_3572:               ; 59:32
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3573 59:33
    STEP_3573:               ; 59:33
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3574 59:34
    STEP_3574:               ; 59:34
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3575 59:35
    STEP_3575:               ; 59:35
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3576 59:36
    STEP_3576:               ; 59:36
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3577 59:37
    STEP_3577:               ; 59:37
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3578 59:38
    STEP_3578:               ; 59:38
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3579 59:39
    STEP_3579:               ; 59:39
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3580 59:40
    STEP_3580:               ; 59:40
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3581 59:41
    STEP_3581:               ; 59:41
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3582 59:42
    STEP_3582:               ; 59:42
    LDI r18,0x6f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3583 59:43
    STEP_3583:               ; 59:43
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3584 59:44
    STEP_3584:               ; 59:44
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  10 in cache register
    STS 0x0D1E,r08           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3585 59:45
    STEP_3585:               ; 59:45
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3586 59:46
    STEP_3586:               ; 59:46
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3587 59:47
    STEP_3587:               ; 59:47
    // Found value 175 in cache register
    ST Y,r05                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3588 59:48
    STEP_3588:               ; 59:48
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3589 59:49
    STEP_3589:               ; 59:49
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3590 59:50
    STEP_3590:               ; 59:50
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x6a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 7
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3591 59:51
    STEP_3591:               ; 59:51
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 6
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3592 59:52
    STEP_3592:               ; 59:52
    LDI r18,0x7f             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3593 59:53
    STEP_3593:               ; 59:53
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 2
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3594 59:54
    STEP_3594:               ; 59:54
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value  42 in cache register
    STS 0x0D1E,r20           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3595 59:55
    STEP_3595:               ; 59:55
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    // --- Cycles in this step: 5
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3596 59:56
    STEP_3596:               ; 59:56
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3597 59:57
    STEP_3597:               ; 59:57
    // Found value 191 in cache register
    ST Y,r00                 ; Y indirect access to LCD reg 02
    // Found value  42 in cache register
    ST X,r20                 ; X indirect access to LCD reg 06
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3598 59:58
    STEP_3598:               ; 59:58
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // Found value 234 in cache register
    ST X,r23                 ; X indirect access to LCD reg 06
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // --- Cycles in this step: 4
    PAUSE                    ; Sleep until next second trigger from RX8900

    // ----- Step 3599 59:59
    STEP_3599:               ; 59:59
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // --- Cycles in this step: 1
    PAUSE                    ; Sleep until next second trigger from RX8900

    POP r28                  ; Restore reg 28 from stack
    POP r29                  ; Restore reg 29 from stack
    POP r16                  ; Restore reg 16 from stack
    POP r15                  ; Restore reg 15 from stack
    POP r14                  ; Restore reg 14 from stack
    POP r13                  ; Restore reg 13 from stack
    POP r12                  ; Restore reg 12 from stack
    POP r11                  ; Restore reg 11 from stack
    POP r10                  ; Restore reg 10 from stack
    POP r09                  ; Restore reg 09 from stack
    POP r08                  ; Restore reg 08 from stack
    POP r07                  ; Restore reg 07 from stack
    POP r06                  ; Restore reg 06 from stack
    POP r05                  ; Restore reg 05 from stack
    POP r04                  ; Restore reg 04 from stack
    POP r03                  ; Restore reg 03 from stack
    POP r02                  ; Restore reg 02 from stack
    POP r01                  ; Restore reg 01 from stack
    POP r00                  ; Restore reg 00 from stack
    POP r17                  ; Restore reg 17 from stack

    // --- Total display update cycles in sequence: 15821

    RET                      ; All done!

// Step starting blocks

// Jumping to one of these will blinkly write the step to the LCD with

// no optimizations and then jump to the next step And continue the series

// from there. We neeed this to get started, otherwise the optimization might

// cuase us to not comepletly set up the display right on the first step. See why?


    STEP_SETUP_0000:         ; 00:00
    JMP STEP_0000            ; 00:00

    STEP_SETUP_0001:         ; 00:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0001            ; 00:01

    STEP_SETUP_0002:         ; 00:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0002            ; 00:02

    STEP_SETUP_0003:         ; 00:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0003            ; 00:03

    STEP_SETUP_0004:         ; 00:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x95             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0004            ; 00:04

    STEP_SETUP_0005:         ; 00:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x95             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0005            ; 00:05

    STEP_SETUP_0006:         ; 00:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0006            ; 00:06

    STEP_SETUP_0007:         ; 00:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0007            ; 00:07

    STEP_SETUP_0008:         ; 00:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0008            ; 00:08

    STEP_SETUP_0009:         ; 00:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0009            ; 00:09

    STEP_SETUP_0010:         ; 00:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0010            ; 00:10

    STEP_SETUP_0011:         ; 00:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0011            ; 00:11

    STEP_SETUP_0012:         ; 00:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0012            ; 00:12

    STEP_SETUP_0013:         ; 00:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0013            ; 00:13

    STEP_SETUP_0014:         ; 00:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x85             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0014            ; 00:14

    STEP_SETUP_0015:         ; 00:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x85             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0015            ; 00:15

    STEP_SETUP_0016:         ; 00:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0016            ; 00:16

    STEP_SETUP_0017:         ; 00:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0017            ; 00:17

    STEP_SETUP_0018:         ; 00:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0018            ; 00:18

    STEP_SETUP_0019:         ; 00:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0019            ; 00:19

    STEP_SETUP_0020:         ; 00:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0020            ; 00:20

    STEP_SETUP_0021:         ; 00:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0021            ; 00:21

    STEP_SETUP_0022:         ; 00:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0022            ; 00:22

    STEP_SETUP_0023:         ; 00:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0023            ; 00:23

    STEP_SETUP_0024:         ; 00:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0024            ; 00:24

    STEP_SETUP_0025:         ; 00:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0025            ; 00:25

    STEP_SETUP_0026:         ; 00:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0026            ; 00:26

    STEP_SETUP_0027:         ; 00:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0027            ; 00:27

    STEP_SETUP_0028:         ; 00:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0028            ; 00:28

    STEP_SETUP_0029:         ; 00:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0029            ; 00:29

    STEP_SETUP_0030:         ; 00:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0030            ; 00:30

    STEP_SETUP_0031:         ; 00:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0031            ; 00:31

    STEP_SETUP_0032:         ; 00:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0032            ; 00:32

    STEP_SETUP_0033:         ; 00:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0033            ; 00:33

    STEP_SETUP_0034:         ; 00:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0034            ; 00:34

    STEP_SETUP_0035:         ; 00:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0035            ; 00:35

    STEP_SETUP_0036:         ; 00:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0036            ; 00:36

    STEP_SETUP_0037:         ; 00:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0037            ; 00:37

    STEP_SETUP_0038:         ; 00:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0038            ; 00:38

    STEP_SETUP_0039:         ; 00:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0039            ; 00:39

    STEP_SETUP_0040:         ; 00:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0040            ; 00:40

    STEP_SETUP_0041:         ; 00:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0041            ; 00:41

    STEP_SETUP_0042:         ; 00:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0042            ; 00:42

    STEP_SETUP_0043:         ; 00:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0043            ; 00:43

    STEP_SETUP_0044:         ; 00:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0044            ; 00:44

    STEP_SETUP_0045:         ; 00:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0045            ; 00:45

    STEP_SETUP_0046:         ; 00:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0046            ; 00:46

    STEP_SETUP_0047:         ; 00:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0047            ; 00:47

    STEP_SETUP_0048:         ; 00:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0048            ; 00:48

    STEP_SETUP_0049:         ; 00:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0049            ; 00:49

    STEP_SETUP_0050:         ; 00:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0050            ; 00:50

    STEP_SETUP_0051:         ; 00:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0051            ; 00:51

    STEP_SETUP_0052:         ; 00:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0052            ; 00:52

    STEP_SETUP_0053:         ; 00:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0053            ; 00:53

    STEP_SETUP_0054:         ; 00:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0054            ; 00:54

    STEP_SETUP_0055:         ; 00:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0055            ; 00:55

    STEP_SETUP_0056:         ; 00:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0056            ; 00:56

    STEP_SETUP_0057:         ; 00:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0057            ; 00:57

    STEP_SETUP_0058:         ; 00:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0058            ; 00:58

    STEP_SETUP_0059:         ; 00:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0059            ; 00:59

    STEP_SETUP_0060:         ; 01:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0060            ; 01:00

    STEP_SETUP_0061:         ; 01:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0061            ; 01:01

    STEP_SETUP_0062:         ; 01:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0062            ; 01:02

    STEP_SETUP_0063:         ; 01:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0063            ; 01:03

    STEP_SETUP_0064:         ; 01:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0064            ; 01:04

    STEP_SETUP_0065:         ; 01:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0065            ; 01:05

    STEP_SETUP_0066:         ; 01:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0066            ; 01:06

    STEP_SETUP_0067:         ; 01:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0067            ; 01:07

    STEP_SETUP_0068:         ; 01:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0068            ; 01:08

    STEP_SETUP_0069:         ; 01:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0069            ; 01:09

    STEP_SETUP_0070:         ; 01:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0070            ; 01:10

    STEP_SETUP_0071:         ; 01:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0071            ; 01:11

    STEP_SETUP_0072:         ; 01:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0072            ; 01:12

    STEP_SETUP_0073:         ; 01:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0073            ; 01:13

    STEP_SETUP_0074:         ; 01:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0074            ; 01:14

    STEP_SETUP_0075:         ; 01:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0075            ; 01:15

    STEP_SETUP_0076:         ; 01:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0076            ; 01:16

    STEP_SETUP_0077:         ; 01:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0077            ; 01:17

    STEP_SETUP_0078:         ; 01:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0078            ; 01:18

    STEP_SETUP_0079:         ; 01:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0079            ; 01:19

    STEP_SETUP_0080:         ; 01:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0080            ; 01:20

    STEP_SETUP_0081:         ; 01:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0081            ; 01:21

    STEP_SETUP_0082:         ; 01:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0082            ; 01:22

    STEP_SETUP_0083:         ; 01:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0083            ; 01:23

    STEP_SETUP_0084:         ; 01:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0084            ; 01:24

    STEP_SETUP_0085:         ; 01:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0085            ; 01:25

    STEP_SETUP_0086:         ; 01:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0086            ; 01:26

    STEP_SETUP_0087:         ; 01:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0087            ; 01:27

    STEP_SETUP_0088:         ; 01:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0088            ; 01:28

    STEP_SETUP_0089:         ; 01:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0089            ; 01:29

    STEP_SETUP_0090:         ; 01:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0090            ; 01:30

    STEP_SETUP_0091:         ; 01:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0091            ; 01:31

    STEP_SETUP_0092:         ; 01:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0092            ; 01:32

    STEP_SETUP_0093:         ; 01:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0093            ; 01:33

    STEP_SETUP_0094:         ; 01:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0094            ; 01:34

    STEP_SETUP_0095:         ; 01:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0095            ; 01:35

    STEP_SETUP_0096:         ; 01:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0096            ; 01:36

    STEP_SETUP_0097:         ; 01:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0097            ; 01:37

    STEP_SETUP_0098:         ; 01:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0098            ; 01:38

    STEP_SETUP_0099:         ; 01:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0099            ; 01:39

    STEP_SETUP_0100:         ; 01:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0100            ; 01:40

    STEP_SETUP_0101:         ; 01:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0101            ; 01:41

    STEP_SETUP_0102:         ; 01:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0102            ; 01:42

    STEP_SETUP_0103:         ; 01:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0103            ; 01:43

    STEP_SETUP_0104:         ; 01:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0104            ; 01:44

    STEP_SETUP_0105:         ; 01:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0105            ; 01:45

    STEP_SETUP_0106:         ; 01:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0106            ; 01:46

    STEP_SETUP_0107:         ; 01:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0107            ; 01:47

    STEP_SETUP_0108:         ; 01:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0108            ; 01:48

    STEP_SETUP_0109:         ; 01:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0109            ; 01:49

    STEP_SETUP_0110:         ; 01:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0110            ; 01:50

    STEP_SETUP_0111:         ; 01:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0111            ; 01:51

    STEP_SETUP_0112:         ; 01:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0112            ; 01:52

    STEP_SETUP_0113:         ; 01:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0113            ; 01:53

    STEP_SETUP_0114:         ; 01:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0114            ; 01:54

    STEP_SETUP_0115:         ; 01:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0115            ; 01:55

    STEP_SETUP_0116:         ; 01:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0116            ; 01:56

    STEP_SETUP_0117:         ; 01:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0117            ; 01:57

    STEP_SETUP_0118:         ; 01:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0118            ; 01:58

    STEP_SETUP_0119:         ; 01:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0119            ; 01:59

    STEP_SETUP_0120:         ; 02:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0120            ; 02:00

    STEP_SETUP_0121:         ; 02:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0121            ; 02:01

    STEP_SETUP_0122:         ; 02:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0122            ; 02:02

    STEP_SETUP_0123:         ; 02:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0123            ; 02:03

    STEP_SETUP_0124:         ; 02:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0124            ; 02:04

    STEP_SETUP_0125:         ; 02:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0125            ; 02:05

    STEP_SETUP_0126:         ; 02:06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0126            ; 02:06

    STEP_SETUP_0127:         ; 02:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0127            ; 02:07

    STEP_SETUP_0128:         ; 02:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0128            ; 02:08

    STEP_SETUP_0129:         ; 02:09
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0129            ; 02:09

    STEP_SETUP_0130:         ; 02:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0130            ; 02:10

    STEP_SETUP_0131:         ; 02:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0131            ; 02:11

    STEP_SETUP_0132:         ; 02:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0132            ; 02:12

    STEP_SETUP_0133:         ; 02:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0133            ; 02:13

    STEP_SETUP_0134:         ; 02:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0134            ; 02:14

    STEP_SETUP_0135:         ; 02:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0135            ; 02:15

    STEP_SETUP_0136:         ; 02:16
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0136            ; 02:16

    STEP_SETUP_0137:         ; 02:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0137            ; 02:17

    STEP_SETUP_0138:         ; 02:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0138            ; 02:18

    STEP_SETUP_0139:         ; 02:19
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0139            ; 02:19

    STEP_SETUP_0140:         ; 02:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0140            ; 02:20

    STEP_SETUP_0141:         ; 02:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0141            ; 02:21

    STEP_SETUP_0142:         ; 02:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0142            ; 02:22

    STEP_SETUP_0143:         ; 02:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0143            ; 02:23

    STEP_SETUP_0144:         ; 02:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0144            ; 02:24

    STEP_SETUP_0145:         ; 02:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0145            ; 02:25

    STEP_SETUP_0146:         ; 02:26
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0146            ; 02:26

    STEP_SETUP_0147:         ; 02:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0147            ; 02:27

    STEP_SETUP_0148:         ; 02:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0148            ; 02:28

    STEP_SETUP_0149:         ; 02:29
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0149            ; 02:29

    STEP_SETUP_0150:         ; 02:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0150            ; 02:30

    STEP_SETUP_0151:         ; 02:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0151            ; 02:31

    STEP_SETUP_0152:         ; 02:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0152            ; 02:32

    STEP_SETUP_0153:         ; 02:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0153            ; 02:33

    STEP_SETUP_0154:         ; 02:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0154            ; 02:34

    STEP_SETUP_0155:         ; 02:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0155            ; 02:35

    STEP_SETUP_0156:         ; 02:36
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0156            ; 02:36

    STEP_SETUP_0157:         ; 02:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0157            ; 02:37

    STEP_SETUP_0158:         ; 02:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0158            ; 02:38

    STEP_SETUP_0159:         ; 02:39
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0159            ; 02:39

    STEP_SETUP_0160:         ; 02:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0160            ; 02:40

    STEP_SETUP_0161:         ; 02:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0161            ; 02:41

    STEP_SETUP_0162:         ; 02:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0162            ; 02:42

    STEP_SETUP_0163:         ; 02:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0163            ; 02:43

    STEP_SETUP_0164:         ; 02:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0164            ; 02:44

    STEP_SETUP_0165:         ; 02:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0165            ; 02:45

    STEP_SETUP_0166:         ; 02:46
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0166            ; 02:46

    STEP_SETUP_0167:         ; 02:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0167            ; 02:47

    STEP_SETUP_0168:         ; 02:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0168            ; 02:48

    STEP_SETUP_0169:         ; 02:49
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0169            ; 02:49

    STEP_SETUP_0170:         ; 02:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0170            ; 02:50

    STEP_SETUP_0171:         ; 02:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0171            ; 02:51

    STEP_SETUP_0172:         ; 02:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0172            ; 02:52

    STEP_SETUP_0173:         ; 02:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0173            ; 02:53

    STEP_SETUP_0174:         ; 02:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0174            ; 02:54

    STEP_SETUP_0175:         ; 02:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0175            ; 02:55

    STEP_SETUP_0176:         ; 02:56
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0176            ; 02:56

    STEP_SETUP_0177:         ; 02:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0177            ; 02:57

    STEP_SETUP_0178:         ; 02:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0178            ; 02:58

    STEP_SETUP_0179:         ; 02:59
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0179            ; 02:59

    STEP_SETUP_0180:         ; 03:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0180            ; 03:00

    STEP_SETUP_0181:         ; 03:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0181            ; 03:01

    STEP_SETUP_0182:         ; 03:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0182            ; 03:02

    STEP_SETUP_0183:         ; 03:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0183            ; 03:03

    STEP_SETUP_0184:         ; 03:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0184            ; 03:04

    STEP_SETUP_0185:         ; 03:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0185            ; 03:05

    STEP_SETUP_0186:         ; 03:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0186            ; 03:06

    STEP_SETUP_0187:         ; 03:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0187            ; 03:07

    STEP_SETUP_0188:         ; 03:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0188            ; 03:08

    STEP_SETUP_0189:         ; 03:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0189            ; 03:09

    STEP_SETUP_0190:         ; 03:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0190            ; 03:10

    STEP_SETUP_0191:         ; 03:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0191            ; 03:11

    STEP_SETUP_0192:         ; 03:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0192            ; 03:12

    STEP_SETUP_0193:         ; 03:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0193            ; 03:13

    STEP_SETUP_0194:         ; 03:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0194            ; 03:14

    STEP_SETUP_0195:         ; 03:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0195            ; 03:15

    STEP_SETUP_0196:         ; 03:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0196            ; 03:16

    STEP_SETUP_0197:         ; 03:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0197            ; 03:17

    STEP_SETUP_0198:         ; 03:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0198            ; 03:18

    STEP_SETUP_0199:         ; 03:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0199            ; 03:19

    STEP_SETUP_0200:         ; 03:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0200            ; 03:20

    STEP_SETUP_0201:         ; 03:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0201            ; 03:21

    STEP_SETUP_0202:         ; 03:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0202            ; 03:22

    STEP_SETUP_0203:         ; 03:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0203            ; 03:23

    STEP_SETUP_0204:         ; 03:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0204            ; 03:24

    STEP_SETUP_0205:         ; 03:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0205            ; 03:25

    STEP_SETUP_0206:         ; 03:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0206            ; 03:26

    STEP_SETUP_0207:         ; 03:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0207            ; 03:27

    STEP_SETUP_0208:         ; 03:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0208            ; 03:28

    STEP_SETUP_0209:         ; 03:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0209            ; 03:29

    STEP_SETUP_0210:         ; 03:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0210            ; 03:30

    STEP_SETUP_0211:         ; 03:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0211            ; 03:31

    STEP_SETUP_0212:         ; 03:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0212            ; 03:32

    STEP_SETUP_0213:         ; 03:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0213            ; 03:33

    STEP_SETUP_0214:         ; 03:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0214            ; 03:34

    STEP_SETUP_0215:         ; 03:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0215            ; 03:35

    STEP_SETUP_0216:         ; 03:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0216            ; 03:36

    STEP_SETUP_0217:         ; 03:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0217            ; 03:37

    STEP_SETUP_0218:         ; 03:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0218            ; 03:38

    STEP_SETUP_0219:         ; 03:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0219            ; 03:39

    STEP_SETUP_0220:         ; 03:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0220            ; 03:40

    STEP_SETUP_0221:         ; 03:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0221            ; 03:41

    STEP_SETUP_0222:         ; 03:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0222            ; 03:42

    STEP_SETUP_0223:         ; 03:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0223            ; 03:43

    STEP_SETUP_0224:         ; 03:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0224            ; 03:44

    STEP_SETUP_0225:         ; 03:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0225            ; 03:45

    STEP_SETUP_0226:         ; 03:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0226            ; 03:46

    STEP_SETUP_0227:         ; 03:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0227            ; 03:47

    STEP_SETUP_0228:         ; 03:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0228            ; 03:48

    STEP_SETUP_0229:         ; 03:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0229            ; 03:49

    STEP_SETUP_0230:         ; 03:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0230            ; 03:50

    STEP_SETUP_0231:         ; 03:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0231            ; 03:51

    STEP_SETUP_0232:         ; 03:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0232            ; 03:52

    STEP_SETUP_0233:         ; 03:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0233            ; 03:53

    STEP_SETUP_0234:         ; 03:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0234            ; 03:54

    STEP_SETUP_0235:         ; 03:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0235            ; 03:55

    STEP_SETUP_0236:         ; 03:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0236            ; 03:56

    STEP_SETUP_0237:         ; 03:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0237            ; 03:57

    STEP_SETUP_0238:         ; 03:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0238            ; 03:58

    STEP_SETUP_0239:         ; 03:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0239            ; 03:59

    STEP_SETUP_0240:         ; 04:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0240            ; 04:00

    STEP_SETUP_0241:         ; 04:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0241            ; 04:01

    STEP_SETUP_0242:         ; 04:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0242            ; 04:02

    STEP_SETUP_0243:         ; 04:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0243            ; 04:03

    STEP_SETUP_0244:         ; 04:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0244            ; 04:04

    STEP_SETUP_0245:         ; 04:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0245            ; 04:05

    STEP_SETUP_0246:         ; 04:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0246            ; 04:06

    STEP_SETUP_0247:         ; 04:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0247            ; 04:07

    STEP_SETUP_0248:         ; 04:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0248            ; 04:08

    STEP_SETUP_0249:         ; 04:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0249            ; 04:09

    STEP_SETUP_0250:         ; 04:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0250            ; 04:10

    STEP_SETUP_0251:         ; 04:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0251            ; 04:11

    STEP_SETUP_0252:         ; 04:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0252            ; 04:12

    STEP_SETUP_0253:         ; 04:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0253            ; 04:13

    STEP_SETUP_0254:         ; 04:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0254            ; 04:14

    STEP_SETUP_0255:         ; 04:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0255            ; 04:15

    STEP_SETUP_0256:         ; 04:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0256            ; 04:16

    STEP_SETUP_0257:         ; 04:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0257            ; 04:17

    STEP_SETUP_0258:         ; 04:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0258            ; 04:18

    STEP_SETUP_0259:         ; 04:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0259            ; 04:19

    STEP_SETUP_0260:         ; 04:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0260            ; 04:20

    STEP_SETUP_0261:         ; 04:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0261            ; 04:21

    STEP_SETUP_0262:         ; 04:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0262            ; 04:22

    STEP_SETUP_0263:         ; 04:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0263            ; 04:23

    STEP_SETUP_0264:         ; 04:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0264            ; 04:24

    STEP_SETUP_0265:         ; 04:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0265            ; 04:25

    STEP_SETUP_0266:         ; 04:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0266            ; 04:26

    STEP_SETUP_0267:         ; 04:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0267            ; 04:27

    STEP_SETUP_0268:         ; 04:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0268            ; 04:28

    STEP_SETUP_0269:         ; 04:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0269            ; 04:29

    STEP_SETUP_0270:         ; 04:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0270            ; 04:30

    STEP_SETUP_0271:         ; 04:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0271            ; 04:31

    STEP_SETUP_0272:         ; 04:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0272            ; 04:32

    STEP_SETUP_0273:         ; 04:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0273            ; 04:33

    STEP_SETUP_0274:         ; 04:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0274            ; 04:34

    STEP_SETUP_0275:         ; 04:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0275            ; 04:35

    STEP_SETUP_0276:         ; 04:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0276            ; 04:36

    STEP_SETUP_0277:         ; 04:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0277            ; 04:37

    STEP_SETUP_0278:         ; 04:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0278            ; 04:38

    STEP_SETUP_0279:         ; 04:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0279            ; 04:39

    STEP_SETUP_0280:         ; 04:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0280            ; 04:40

    STEP_SETUP_0281:         ; 04:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0281            ; 04:41

    STEP_SETUP_0282:         ; 04:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0282            ; 04:42

    STEP_SETUP_0283:         ; 04:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0283            ; 04:43

    STEP_SETUP_0284:         ; 04:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0284            ; 04:44

    STEP_SETUP_0285:         ; 04:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0285            ; 04:45

    STEP_SETUP_0286:         ; 04:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0286            ; 04:46

    STEP_SETUP_0287:         ; 04:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0287            ; 04:47

    STEP_SETUP_0288:         ; 04:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0288            ; 04:48

    STEP_SETUP_0289:         ; 04:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0289            ; 04:49

    STEP_SETUP_0290:         ; 04:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0290            ; 04:50

    STEP_SETUP_0291:         ; 04:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0291            ; 04:51

    STEP_SETUP_0292:         ; 04:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0292            ; 04:52

    STEP_SETUP_0293:         ; 04:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0293            ; 04:53

    STEP_SETUP_0294:         ; 04:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0294            ; 04:54

    STEP_SETUP_0295:         ; 04:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0295            ; 04:55

    STEP_SETUP_0296:         ; 04:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0296            ; 04:56

    STEP_SETUP_0297:         ; 04:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0297            ; 04:57

    STEP_SETUP_0298:         ; 04:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0298            ; 04:58

    STEP_SETUP_0299:         ; 04:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_0299            ; 04:59

    STEP_SETUP_0300:         ; 05:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0300            ; 05:00

    STEP_SETUP_0301:         ; 05:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0301            ; 05:01

    STEP_SETUP_0302:         ; 05:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0302            ; 05:02

    STEP_SETUP_0303:         ; 05:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0303            ; 05:03

    STEP_SETUP_0304:         ; 05:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0304            ; 05:04

    STEP_SETUP_0305:         ; 05:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0305            ; 05:05

    STEP_SETUP_0306:         ; 05:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0306            ; 05:06

    STEP_SETUP_0307:         ; 05:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0307            ; 05:07

    STEP_SETUP_0308:         ; 05:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0308            ; 05:08

    STEP_SETUP_0309:         ; 05:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0309            ; 05:09

    STEP_SETUP_0310:         ; 05:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0310            ; 05:10

    STEP_SETUP_0311:         ; 05:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0311            ; 05:11

    STEP_SETUP_0312:         ; 05:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0312            ; 05:12

    STEP_SETUP_0313:         ; 05:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0313            ; 05:13

    STEP_SETUP_0314:         ; 05:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0314            ; 05:14

    STEP_SETUP_0315:         ; 05:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0315            ; 05:15

    STEP_SETUP_0316:         ; 05:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0316            ; 05:16

    STEP_SETUP_0317:         ; 05:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0317            ; 05:17

    STEP_SETUP_0318:         ; 05:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0318            ; 05:18

    STEP_SETUP_0319:         ; 05:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0319            ; 05:19

    STEP_SETUP_0320:         ; 05:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0320            ; 05:20

    STEP_SETUP_0321:         ; 05:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0321            ; 05:21

    STEP_SETUP_0322:         ; 05:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0322            ; 05:22

    STEP_SETUP_0323:         ; 05:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0323            ; 05:23

    STEP_SETUP_0324:         ; 05:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0324            ; 05:24

    STEP_SETUP_0325:         ; 05:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0325            ; 05:25

    STEP_SETUP_0326:         ; 05:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0326            ; 05:26

    STEP_SETUP_0327:         ; 05:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0327            ; 05:27

    STEP_SETUP_0328:         ; 05:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0328            ; 05:28

    STEP_SETUP_0329:         ; 05:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0329            ; 05:29

    STEP_SETUP_0330:         ; 05:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0330            ; 05:30

    STEP_SETUP_0331:         ; 05:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0331            ; 05:31

    STEP_SETUP_0332:         ; 05:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0332            ; 05:32

    STEP_SETUP_0333:         ; 05:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0333            ; 05:33

    STEP_SETUP_0334:         ; 05:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0334            ; 05:34

    STEP_SETUP_0335:         ; 05:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0335            ; 05:35

    STEP_SETUP_0336:         ; 05:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0336            ; 05:36

    STEP_SETUP_0337:         ; 05:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0337            ; 05:37

    STEP_SETUP_0338:         ; 05:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0338            ; 05:38

    STEP_SETUP_0339:         ; 05:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0339            ; 05:39

    STEP_SETUP_0340:         ; 05:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0340            ; 05:40

    STEP_SETUP_0341:         ; 05:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0341            ; 05:41

    STEP_SETUP_0342:         ; 05:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0342            ; 05:42

    STEP_SETUP_0343:         ; 05:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0343            ; 05:43

    STEP_SETUP_0344:         ; 05:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0344            ; 05:44

    STEP_SETUP_0345:         ; 05:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0345            ; 05:45

    STEP_SETUP_0346:         ; 05:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0346            ; 05:46

    STEP_SETUP_0347:         ; 05:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0347            ; 05:47

    STEP_SETUP_0348:         ; 05:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0348            ; 05:48

    STEP_SETUP_0349:         ; 05:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0349            ; 05:49

    STEP_SETUP_0350:         ; 05:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0350            ; 05:50

    STEP_SETUP_0351:         ; 05:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0351            ; 05:51

    STEP_SETUP_0352:         ; 05:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0352            ; 05:52

    STEP_SETUP_0353:         ; 05:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0353            ; 05:53

    STEP_SETUP_0354:         ; 05:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0354            ; 05:54

    STEP_SETUP_0355:         ; 05:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0355            ; 05:55

    STEP_SETUP_0356:         ; 05:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0356            ; 05:56

    STEP_SETUP_0357:         ; 05:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0357            ; 05:57

    STEP_SETUP_0358:         ; 05:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0358            ; 05:58

    STEP_SETUP_0359:         ; 05:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0359            ; 05:59

    STEP_SETUP_0360:         ; 06:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0360            ; 06:00

    STEP_SETUP_0361:         ; 06:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0361            ; 06:01

    STEP_SETUP_0362:         ; 06:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0362            ; 06:02

    STEP_SETUP_0363:         ; 06:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0363            ; 06:03

    STEP_SETUP_0364:         ; 06:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0364            ; 06:04

    STEP_SETUP_0365:         ; 06:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0365            ; 06:05

    STEP_SETUP_0366:         ; 06:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0366            ; 06:06

    STEP_SETUP_0367:         ; 06:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0367            ; 06:07

    STEP_SETUP_0368:         ; 06:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0368            ; 06:08

    STEP_SETUP_0369:         ; 06:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0369            ; 06:09

    STEP_SETUP_0370:         ; 06:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0370            ; 06:10

    STEP_SETUP_0371:         ; 06:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0371            ; 06:11

    STEP_SETUP_0372:         ; 06:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0372            ; 06:12

    STEP_SETUP_0373:         ; 06:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0373            ; 06:13

    STEP_SETUP_0374:         ; 06:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0374            ; 06:14

    STEP_SETUP_0375:         ; 06:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0375            ; 06:15

    STEP_SETUP_0376:         ; 06:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0376            ; 06:16

    STEP_SETUP_0377:         ; 06:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0377            ; 06:17

    STEP_SETUP_0378:         ; 06:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0378            ; 06:18

    STEP_SETUP_0379:         ; 06:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0379            ; 06:19

    STEP_SETUP_0380:         ; 06:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0380            ; 06:20

    STEP_SETUP_0381:         ; 06:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0381            ; 06:21

    STEP_SETUP_0382:         ; 06:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0382            ; 06:22

    STEP_SETUP_0383:         ; 06:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0383            ; 06:23

    STEP_SETUP_0384:         ; 06:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0384            ; 06:24

    STEP_SETUP_0385:         ; 06:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0385            ; 06:25

    STEP_SETUP_0386:         ; 06:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0386            ; 06:26

    STEP_SETUP_0387:         ; 06:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0387            ; 06:27

    STEP_SETUP_0388:         ; 06:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0388            ; 06:28

    STEP_SETUP_0389:         ; 06:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0389            ; 06:29

    STEP_SETUP_0390:         ; 06:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0390            ; 06:30

    STEP_SETUP_0391:         ; 06:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0391            ; 06:31

    STEP_SETUP_0392:         ; 06:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0392            ; 06:32

    STEP_SETUP_0393:         ; 06:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0393            ; 06:33

    STEP_SETUP_0394:         ; 06:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0394            ; 06:34

    STEP_SETUP_0395:         ; 06:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0395            ; 06:35

    STEP_SETUP_0396:         ; 06:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0396            ; 06:36

    STEP_SETUP_0397:         ; 06:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0397            ; 06:37

    STEP_SETUP_0398:         ; 06:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0398            ; 06:38

    STEP_SETUP_0399:         ; 06:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0399            ; 06:39

    STEP_SETUP_0400:         ; 06:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0400            ; 06:40

    STEP_SETUP_0401:         ; 06:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0401            ; 06:41

    STEP_SETUP_0402:         ; 06:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0402            ; 06:42

    STEP_SETUP_0403:         ; 06:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0403            ; 06:43

    STEP_SETUP_0404:         ; 06:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0404            ; 06:44

    STEP_SETUP_0405:         ; 06:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0405            ; 06:45

    STEP_SETUP_0406:         ; 06:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0406            ; 06:46

    STEP_SETUP_0407:         ; 06:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0407            ; 06:47

    STEP_SETUP_0408:         ; 06:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0408            ; 06:48

    STEP_SETUP_0409:         ; 06:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0409            ; 06:49

    STEP_SETUP_0410:         ; 06:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0410            ; 06:50

    STEP_SETUP_0411:         ; 06:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0411            ; 06:51

    STEP_SETUP_0412:         ; 06:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0412            ; 06:52

    STEP_SETUP_0413:         ; 06:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0413            ; 06:53

    STEP_SETUP_0414:         ; 06:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0414            ; 06:54

    STEP_SETUP_0415:         ; 06:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0415            ; 06:55

    STEP_SETUP_0416:         ; 06:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0416            ; 06:56

    STEP_SETUP_0417:         ; 06:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0417            ; 06:57

    STEP_SETUP_0418:         ; 06:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0418            ; 06:58

    STEP_SETUP_0419:         ; 06:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0419            ; 06:59

    STEP_SETUP_0420:         ; 07:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0420            ; 07:00

    STEP_SETUP_0421:         ; 07:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0421            ; 07:01

    STEP_SETUP_0422:         ; 07:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0422            ; 07:02

    STEP_SETUP_0423:         ; 07:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0423            ; 07:03

    STEP_SETUP_0424:         ; 07:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0424            ; 07:04

    STEP_SETUP_0425:         ; 07:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x91             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0425            ; 07:05

    STEP_SETUP_0426:         ; 07:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0426            ; 07:06

    STEP_SETUP_0427:         ; 07:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0427            ; 07:07

    STEP_SETUP_0428:         ; 07:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0428            ; 07:08

    STEP_SETUP_0429:         ; 07:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0429            ; 07:09

    STEP_SETUP_0430:         ; 07:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0430            ; 07:10

    STEP_SETUP_0431:         ; 07:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0431            ; 07:11

    STEP_SETUP_0432:         ; 07:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0432            ; 07:12

    STEP_SETUP_0433:         ; 07:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0433            ; 07:13

    STEP_SETUP_0434:         ; 07:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0434            ; 07:14

    STEP_SETUP_0435:         ; 07:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x81             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0435            ; 07:15

    STEP_SETUP_0436:         ; 07:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0436            ; 07:16

    STEP_SETUP_0437:         ; 07:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0437            ; 07:17

    STEP_SETUP_0438:         ; 07:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0438            ; 07:18

    STEP_SETUP_0439:         ; 07:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0439            ; 07:19

    STEP_SETUP_0440:         ; 07:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0440            ; 07:20

    STEP_SETUP_0441:         ; 07:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0441            ; 07:21

    STEP_SETUP_0442:         ; 07:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0442            ; 07:22

    STEP_SETUP_0443:         ; 07:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0443            ; 07:23

    STEP_SETUP_0444:         ; 07:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0444            ; 07:24

    STEP_SETUP_0445:         ; 07:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0445            ; 07:25

    STEP_SETUP_0446:         ; 07:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0446            ; 07:26

    STEP_SETUP_0447:         ; 07:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0447            ; 07:27

    STEP_SETUP_0448:         ; 07:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0448            ; 07:28

    STEP_SETUP_0449:         ; 07:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0449            ; 07:29

    STEP_SETUP_0450:         ; 07:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0450            ; 07:30

    STEP_SETUP_0451:         ; 07:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0451            ; 07:31

    STEP_SETUP_0452:         ; 07:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0452            ; 07:32

    STEP_SETUP_0453:         ; 07:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0453            ; 07:33

    STEP_SETUP_0454:         ; 07:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0454            ; 07:34

    STEP_SETUP_0455:         ; 07:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0455            ; 07:35

    STEP_SETUP_0456:         ; 07:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0456            ; 07:36

    STEP_SETUP_0457:         ; 07:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0457            ; 07:37

    STEP_SETUP_0458:         ; 07:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0458            ; 07:38

    STEP_SETUP_0459:         ; 07:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0459            ; 07:39

    STEP_SETUP_0460:         ; 07:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0460            ; 07:40

    STEP_SETUP_0461:         ; 07:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0461            ; 07:41

    STEP_SETUP_0462:         ; 07:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0462            ; 07:42

    STEP_SETUP_0463:         ; 07:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0463            ; 07:43

    STEP_SETUP_0464:         ; 07:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0464            ; 07:44

    STEP_SETUP_0465:         ; 07:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0465            ; 07:45

    STEP_SETUP_0466:         ; 07:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0466            ; 07:46

    STEP_SETUP_0467:         ; 07:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0467            ; 07:47

    STEP_SETUP_0468:         ; 07:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0468            ; 07:48

    STEP_SETUP_0469:         ; 07:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0469            ; 07:49

    STEP_SETUP_0470:         ; 07:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0470            ; 07:50

    STEP_SETUP_0471:         ; 07:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0471            ; 07:51

    STEP_SETUP_0472:         ; 07:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0472            ; 07:52

    STEP_SETUP_0473:         ; 07:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0473            ; 07:53

    STEP_SETUP_0474:         ; 07:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0474            ; 07:54

    STEP_SETUP_0475:         ; 07:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa1             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0475            ; 07:55

    STEP_SETUP_0476:         ; 07:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0476            ; 07:56

    STEP_SETUP_0477:         ; 07:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0477            ; 07:57

    STEP_SETUP_0478:         ; 07:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0478            ; 07:58

    STEP_SETUP_0479:         ; 07:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0479            ; 07:59

    STEP_SETUP_0480:         ; 08:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0480            ; 08:00

    STEP_SETUP_0481:         ; 08:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0481            ; 08:01

    STEP_SETUP_0482:         ; 08:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0482            ; 08:02

    STEP_SETUP_0483:         ; 08:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0483            ; 08:03

    STEP_SETUP_0484:         ; 08:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0484            ; 08:04

    STEP_SETUP_0485:         ; 08:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0485            ; 08:05

    STEP_SETUP_0486:         ; 08:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0486            ; 08:06

    STEP_SETUP_0487:         ; 08:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0487            ; 08:07

    STEP_SETUP_0488:         ; 08:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0488            ; 08:08

    STEP_SETUP_0489:         ; 08:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0489            ; 08:09

    STEP_SETUP_0490:         ; 08:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0490            ; 08:10

    STEP_SETUP_0491:         ; 08:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0491            ; 08:11

    STEP_SETUP_0492:         ; 08:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0492            ; 08:12

    STEP_SETUP_0493:         ; 08:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0493            ; 08:13

    STEP_SETUP_0494:         ; 08:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0494            ; 08:14

    STEP_SETUP_0495:         ; 08:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8d             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0495            ; 08:15

    STEP_SETUP_0496:         ; 08:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0496            ; 08:16

    STEP_SETUP_0497:         ; 08:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0497            ; 08:17

    STEP_SETUP_0498:         ; 08:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0498            ; 08:18

    STEP_SETUP_0499:         ; 08:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0499            ; 08:19

    STEP_SETUP_0500:         ; 08:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0500            ; 08:20

    STEP_SETUP_0501:         ; 08:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0501            ; 08:21

    STEP_SETUP_0502:         ; 08:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0502            ; 08:22

    STEP_SETUP_0503:         ; 08:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0503            ; 08:23

    STEP_SETUP_0504:         ; 08:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0504            ; 08:24

    STEP_SETUP_0505:         ; 08:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0505            ; 08:25

    STEP_SETUP_0506:         ; 08:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0506            ; 08:26

    STEP_SETUP_0507:         ; 08:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0507            ; 08:27

    STEP_SETUP_0508:         ; 08:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0508            ; 08:28

    STEP_SETUP_0509:         ; 08:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0509            ; 08:29

    STEP_SETUP_0510:         ; 08:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0510            ; 08:30

    STEP_SETUP_0511:         ; 08:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0511            ; 08:31

    STEP_SETUP_0512:         ; 08:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0512            ; 08:32

    STEP_SETUP_0513:         ; 08:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0513            ; 08:33

    STEP_SETUP_0514:         ; 08:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0514            ; 08:34

    STEP_SETUP_0515:         ; 08:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0515            ; 08:35

    STEP_SETUP_0516:         ; 08:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0516            ; 08:36

    STEP_SETUP_0517:         ; 08:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0517            ; 08:37

    STEP_SETUP_0518:         ; 08:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0518            ; 08:38

    STEP_SETUP_0519:         ; 08:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0519            ; 08:39

    STEP_SETUP_0520:         ; 08:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0520            ; 08:40

    STEP_SETUP_0521:         ; 08:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0521            ; 08:41

    STEP_SETUP_0522:         ; 08:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0522            ; 08:42

    STEP_SETUP_0523:         ; 08:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0523            ; 08:43

    STEP_SETUP_0524:         ; 08:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0524            ; 08:44

    STEP_SETUP_0525:         ; 08:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0525            ; 08:45

    STEP_SETUP_0526:         ; 08:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0526            ; 08:46

    STEP_SETUP_0527:         ; 08:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0527            ; 08:47

    STEP_SETUP_0528:         ; 08:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0528            ; 08:48

    STEP_SETUP_0529:         ; 08:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0529            ; 08:49

    STEP_SETUP_0530:         ; 08:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0530            ; 08:50

    STEP_SETUP_0531:         ; 08:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0531            ; 08:51

    STEP_SETUP_0532:         ; 08:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0532            ; 08:52

    STEP_SETUP_0533:         ; 08:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0533            ; 08:53

    STEP_SETUP_0534:         ; 08:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0534            ; 08:54

    STEP_SETUP_0535:         ; 08:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0535            ; 08:55

    STEP_SETUP_0536:         ; 08:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0536            ; 08:56

    STEP_SETUP_0537:         ; 08:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0537            ; 08:57

    STEP_SETUP_0538:         ; 08:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0538            ; 08:58

    STEP_SETUP_0539:         ; 08:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0539            ; 08:59

    STEP_SETUP_0540:         ; 09:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0540            ; 09:00

    STEP_SETUP_0541:         ; 09:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0541            ; 09:01

    STEP_SETUP_0542:         ; 09:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0542            ; 09:02

    STEP_SETUP_0543:         ; 09:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0543            ; 09:03

    STEP_SETUP_0544:         ; 09:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0544            ; 09:04

    STEP_SETUP_0545:         ; 09:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0545            ; 09:05

    STEP_SETUP_0546:         ; 09:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0546            ; 09:06

    STEP_SETUP_0547:         ; 09:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0547            ; 09:07

    STEP_SETUP_0548:         ; 09:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0548            ; 09:08

    STEP_SETUP_0549:         ; 09:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0549            ; 09:09

    STEP_SETUP_0550:         ; 09:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0550            ; 09:10

    STEP_SETUP_0551:         ; 09:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0551            ; 09:11

    STEP_SETUP_0552:         ; 09:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0552            ; 09:12

    STEP_SETUP_0553:         ; 09:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0553            ; 09:13

    STEP_SETUP_0554:         ; 09:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0554            ; 09:14

    STEP_SETUP_0555:         ; 09:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x89             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0555            ; 09:15

    STEP_SETUP_0556:         ; 09:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0556            ; 09:16

    STEP_SETUP_0557:         ; 09:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0557            ; 09:17

    STEP_SETUP_0558:         ; 09:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0558            ; 09:18

    STEP_SETUP_0559:         ; 09:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0559            ; 09:19

    STEP_SETUP_0560:         ; 09:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0560            ; 09:20

    STEP_SETUP_0561:         ; 09:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0561            ; 09:21

    STEP_SETUP_0562:         ; 09:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0562            ; 09:22

    STEP_SETUP_0563:         ; 09:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0563            ; 09:23

    STEP_SETUP_0564:         ; 09:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0564            ; 09:24

    STEP_SETUP_0565:         ; 09:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0565            ; 09:25

    STEP_SETUP_0566:         ; 09:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0566            ; 09:26

    STEP_SETUP_0567:         ; 09:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0567            ; 09:27

    STEP_SETUP_0568:         ; 09:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0568            ; 09:28

    STEP_SETUP_0569:         ; 09:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0569            ; 09:29

    STEP_SETUP_0570:         ; 09:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0570            ; 09:30

    STEP_SETUP_0571:         ; 09:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0571            ; 09:31

    STEP_SETUP_0572:         ; 09:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0572            ; 09:32

    STEP_SETUP_0573:         ; 09:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0573            ; 09:33

    STEP_SETUP_0574:         ; 09:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0574            ; 09:34

    STEP_SETUP_0575:         ; 09:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0575            ; 09:35

    STEP_SETUP_0576:         ; 09:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0576            ; 09:36

    STEP_SETUP_0577:         ; 09:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0577            ; 09:37

    STEP_SETUP_0578:         ; 09:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0578            ; 09:38

    STEP_SETUP_0579:         ; 09:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0579            ; 09:39

    STEP_SETUP_0580:         ; 09:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0580            ; 09:40

    STEP_SETUP_0581:         ; 09:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0581            ; 09:41

    STEP_SETUP_0582:         ; 09:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0582            ; 09:42

    STEP_SETUP_0583:         ; 09:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0583            ; 09:43

    STEP_SETUP_0584:         ; 09:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0584            ; 09:44

    STEP_SETUP_0585:         ; 09:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0585            ; 09:45

    STEP_SETUP_0586:         ; 09:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0586            ; 09:46

    STEP_SETUP_0587:         ; 09:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0587            ; 09:47

    STEP_SETUP_0588:         ; 09:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0588            ; 09:48

    STEP_SETUP_0589:         ; 09:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_0589            ; 09:49

    STEP_SETUP_0590:         ; 09:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0590            ; 09:50

    STEP_SETUP_0591:         ; 09:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0591            ; 09:51

    STEP_SETUP_0592:         ; 09:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0592            ; 09:52

    STEP_SETUP_0593:         ; 09:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0593            ; 09:53

    STEP_SETUP_0594:         ; 09:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0594            ; 09:54

    STEP_SETUP_0595:         ; 09:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0595            ; 09:55

    STEP_SETUP_0596:         ; 09:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0596            ; 09:56

    STEP_SETUP_0597:         ; 09:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0597            ; 09:57

    STEP_SETUP_0598:         ; 09:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0598            ; 09:58

    STEP_SETUP_0599:         ; 09:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_0599            ; 09:59

    STEP_SETUP_0600:         ; 10:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0600            ; 10:00

    STEP_SETUP_0601:         ; 10:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0601            ; 10:01

    STEP_SETUP_0602:         ; 10:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0602            ; 10:02

    STEP_SETUP_0603:         ; 10:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0603            ; 10:03

    STEP_SETUP_0604:         ; 10:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x94             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0604            ; 10:04

    STEP_SETUP_0605:         ; 10:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x94             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0605            ; 10:05

    STEP_SETUP_0606:         ; 10:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0606            ; 10:06

    STEP_SETUP_0607:         ; 10:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0607            ; 10:07

    STEP_SETUP_0608:         ; 10:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0608            ; 10:08

    STEP_SETUP_0609:         ; 10:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0609            ; 10:09

    STEP_SETUP_0610:         ; 10:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0610            ; 10:10

    STEP_SETUP_0611:         ; 10:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0611            ; 10:11

    STEP_SETUP_0612:         ; 10:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0612            ; 10:12

    STEP_SETUP_0613:         ; 10:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0613            ; 10:13

    STEP_SETUP_0614:         ; 10:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x84             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0614            ; 10:14

    STEP_SETUP_0615:         ; 10:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x84             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0615            ; 10:15

    STEP_SETUP_0616:         ; 10:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0616            ; 10:16

    STEP_SETUP_0617:         ; 10:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0617            ; 10:17

    STEP_SETUP_0618:         ; 10:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0618            ; 10:18

    STEP_SETUP_0619:         ; 10:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0619            ; 10:19

    STEP_SETUP_0620:         ; 10:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0620            ; 10:20

    STEP_SETUP_0621:         ; 10:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0621            ; 10:21

    STEP_SETUP_0622:         ; 10:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0622            ; 10:22

    STEP_SETUP_0623:         ; 10:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0623            ; 10:23

    STEP_SETUP_0624:         ; 10:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0624            ; 10:24

    STEP_SETUP_0625:         ; 10:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0625            ; 10:25

    STEP_SETUP_0626:         ; 10:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0626            ; 10:26

    STEP_SETUP_0627:         ; 10:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0627            ; 10:27

    STEP_SETUP_0628:         ; 10:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0628            ; 10:28

    STEP_SETUP_0629:         ; 10:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0629            ; 10:29

    STEP_SETUP_0630:         ; 10:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0630            ; 10:30

    STEP_SETUP_0631:         ; 10:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0631            ; 10:31

    STEP_SETUP_0632:         ; 10:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0632            ; 10:32

    STEP_SETUP_0633:         ; 10:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0633            ; 10:33

    STEP_SETUP_0634:         ; 10:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0634            ; 10:34

    STEP_SETUP_0635:         ; 10:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0635            ; 10:35

    STEP_SETUP_0636:         ; 10:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0636            ; 10:36

    STEP_SETUP_0637:         ; 10:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0637            ; 10:37

    STEP_SETUP_0638:         ; 10:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0638            ; 10:38

    STEP_SETUP_0639:         ; 10:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0639            ; 10:39

    STEP_SETUP_0640:         ; 10:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0640            ; 10:40

    STEP_SETUP_0641:         ; 10:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0641            ; 10:41

    STEP_SETUP_0642:         ; 10:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0642            ; 10:42

    STEP_SETUP_0643:         ; 10:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0643            ; 10:43

    STEP_SETUP_0644:         ; 10:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0644            ; 10:44

    STEP_SETUP_0645:         ; 10:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0645            ; 10:45

    STEP_SETUP_0646:         ; 10:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0646            ; 10:46

    STEP_SETUP_0647:         ; 10:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0647            ; 10:47

    STEP_SETUP_0648:         ; 10:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0648            ; 10:48

    STEP_SETUP_0649:         ; 10:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0649            ; 10:49

    STEP_SETUP_0650:         ; 10:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0650            ; 10:50

    STEP_SETUP_0651:         ; 10:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0651            ; 10:51

    STEP_SETUP_0652:         ; 10:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0652            ; 10:52

    STEP_SETUP_0653:         ; 10:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0653            ; 10:53

    STEP_SETUP_0654:         ; 10:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0654            ; 10:54

    STEP_SETUP_0655:         ; 10:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa4             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0655            ; 10:55

    STEP_SETUP_0656:         ; 10:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0656            ; 10:56

    STEP_SETUP_0657:         ; 10:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0657            ; 10:57

    STEP_SETUP_0658:         ; 10:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0658            ; 10:58

    STEP_SETUP_0659:         ; 10:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0659            ; 10:59

    STEP_SETUP_0660:         ; 11:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0660            ; 11:00

    STEP_SETUP_0661:         ; 11:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0661            ; 11:01

    STEP_SETUP_0662:         ; 11:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0662            ; 11:02

    STEP_SETUP_0663:         ; 11:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0663            ; 11:03

    STEP_SETUP_0664:         ; 11:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0664            ; 11:04

    STEP_SETUP_0665:         ; 11:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0665            ; 11:05

    STEP_SETUP_0666:         ; 11:06
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0666            ; 11:06

    STEP_SETUP_0667:         ; 11:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0667            ; 11:07

    STEP_SETUP_0668:         ; 11:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0668            ; 11:08

    STEP_SETUP_0669:         ; 11:09
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0669            ; 11:09

    STEP_SETUP_0670:         ; 11:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0670            ; 11:10

    STEP_SETUP_0671:         ; 11:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0671            ; 11:11

    STEP_SETUP_0672:         ; 11:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0672            ; 11:12

    STEP_SETUP_0673:         ; 11:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0673            ; 11:13

    STEP_SETUP_0674:         ; 11:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0674            ; 11:14

    STEP_SETUP_0675:         ; 11:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0675            ; 11:15

    STEP_SETUP_0676:         ; 11:16
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0676            ; 11:16

    STEP_SETUP_0677:         ; 11:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0677            ; 11:17

    STEP_SETUP_0678:         ; 11:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0678            ; 11:18

    STEP_SETUP_0679:         ; 11:19
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0679            ; 11:19

    STEP_SETUP_0680:         ; 11:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0680            ; 11:20

    STEP_SETUP_0681:         ; 11:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0681            ; 11:21

    STEP_SETUP_0682:         ; 11:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0682            ; 11:22

    STEP_SETUP_0683:         ; 11:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0683            ; 11:23

    STEP_SETUP_0684:         ; 11:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0684            ; 11:24

    STEP_SETUP_0685:         ; 11:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0685            ; 11:25

    STEP_SETUP_0686:         ; 11:26
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0686            ; 11:26

    STEP_SETUP_0687:         ; 11:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0687            ; 11:27

    STEP_SETUP_0688:         ; 11:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0688            ; 11:28

    STEP_SETUP_0689:         ; 11:29
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0689            ; 11:29

    STEP_SETUP_0690:         ; 11:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0690            ; 11:30

    STEP_SETUP_0691:         ; 11:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0691            ; 11:31

    STEP_SETUP_0692:         ; 11:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0692            ; 11:32

    STEP_SETUP_0693:         ; 11:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0693            ; 11:33

    STEP_SETUP_0694:         ; 11:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0694            ; 11:34

    STEP_SETUP_0695:         ; 11:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0695            ; 11:35

    STEP_SETUP_0696:         ; 11:36
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0696            ; 11:36

    STEP_SETUP_0697:         ; 11:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0697            ; 11:37

    STEP_SETUP_0698:         ; 11:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0698            ; 11:38

    STEP_SETUP_0699:         ; 11:39
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0699            ; 11:39

    STEP_SETUP_0700:         ; 11:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0700            ; 11:40

    STEP_SETUP_0701:         ; 11:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0701            ; 11:41

    STEP_SETUP_0702:         ; 11:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0702            ; 11:42

    STEP_SETUP_0703:         ; 11:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0703            ; 11:43

    STEP_SETUP_0704:         ; 11:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0704            ; 11:44

    STEP_SETUP_0705:         ; 11:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0705            ; 11:45

    STEP_SETUP_0706:         ; 11:46
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0706            ; 11:46

    STEP_SETUP_0707:         ; 11:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0707            ; 11:47

    STEP_SETUP_0708:         ; 11:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0708            ; 11:48

    STEP_SETUP_0709:         ; 11:49
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0709            ; 11:49

    STEP_SETUP_0710:         ; 11:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0710            ; 11:50

    STEP_SETUP_0711:         ; 11:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0711            ; 11:51

    STEP_SETUP_0712:         ; 11:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0712            ; 11:52

    STEP_SETUP_0713:         ; 11:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0713            ; 11:53

    STEP_SETUP_0714:         ; 11:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0714            ; 11:54

    STEP_SETUP_0715:         ; 11:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0715            ; 11:55

    STEP_SETUP_0716:         ; 11:56
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0716            ; 11:56

    STEP_SETUP_0717:         ; 11:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0717            ; 11:57

    STEP_SETUP_0718:         ; 11:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0718            ; 11:58

    STEP_SETUP_0719:         ; 11:59
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0719            ; 11:59

    STEP_SETUP_0720:         ; 12:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0720            ; 12:00

    STEP_SETUP_0721:         ; 12:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0721            ; 12:01

    STEP_SETUP_0722:         ; 12:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0722            ; 12:02

    STEP_SETUP_0723:         ; 12:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0723            ; 12:03

    STEP_SETUP_0724:         ; 12:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0724            ; 12:04

    STEP_SETUP_0725:         ; 12:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0725            ; 12:05

    STEP_SETUP_0726:         ; 12:06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0726            ; 12:06

    STEP_SETUP_0727:         ; 12:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0727            ; 12:07

    STEP_SETUP_0728:         ; 12:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0728            ; 12:08

    STEP_SETUP_0729:         ; 12:09
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0729            ; 12:09

    STEP_SETUP_0730:         ; 12:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0730            ; 12:10

    STEP_SETUP_0731:         ; 12:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0731            ; 12:11

    STEP_SETUP_0732:         ; 12:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0732            ; 12:12

    STEP_SETUP_0733:         ; 12:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0733            ; 12:13

    STEP_SETUP_0734:         ; 12:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0734            ; 12:14

    STEP_SETUP_0735:         ; 12:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0735            ; 12:15

    STEP_SETUP_0736:         ; 12:16
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0736            ; 12:16

    STEP_SETUP_0737:         ; 12:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0737            ; 12:17

    STEP_SETUP_0738:         ; 12:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0738            ; 12:18

    STEP_SETUP_0739:         ; 12:19
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0739            ; 12:19

    STEP_SETUP_0740:         ; 12:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0740            ; 12:20

    STEP_SETUP_0741:         ; 12:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0741            ; 12:21

    STEP_SETUP_0742:         ; 12:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0742            ; 12:22

    STEP_SETUP_0743:         ; 12:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0743            ; 12:23

    STEP_SETUP_0744:         ; 12:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0744            ; 12:24

    STEP_SETUP_0745:         ; 12:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0745            ; 12:25

    STEP_SETUP_0746:         ; 12:26
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0746            ; 12:26

    STEP_SETUP_0747:         ; 12:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0747            ; 12:27

    STEP_SETUP_0748:         ; 12:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0748            ; 12:28

    STEP_SETUP_0749:         ; 12:29
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0749            ; 12:29

    STEP_SETUP_0750:         ; 12:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0750            ; 12:30

    STEP_SETUP_0751:         ; 12:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0751            ; 12:31

    STEP_SETUP_0752:         ; 12:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0752            ; 12:32

    STEP_SETUP_0753:         ; 12:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0753            ; 12:33

    STEP_SETUP_0754:         ; 12:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0754            ; 12:34

    STEP_SETUP_0755:         ; 12:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0755            ; 12:35

    STEP_SETUP_0756:         ; 12:36
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0756            ; 12:36

    STEP_SETUP_0757:         ; 12:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0757            ; 12:37

    STEP_SETUP_0758:         ; 12:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0758            ; 12:38

    STEP_SETUP_0759:         ; 12:39
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0759            ; 12:39

    STEP_SETUP_0760:         ; 12:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0760            ; 12:40

    STEP_SETUP_0761:         ; 12:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0761            ; 12:41

    STEP_SETUP_0762:         ; 12:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0762            ; 12:42

    STEP_SETUP_0763:         ; 12:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0763            ; 12:43

    STEP_SETUP_0764:         ; 12:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0764            ; 12:44

    STEP_SETUP_0765:         ; 12:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0765            ; 12:45

    STEP_SETUP_0766:         ; 12:46
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0766            ; 12:46

    STEP_SETUP_0767:         ; 12:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0767            ; 12:47

    STEP_SETUP_0768:         ; 12:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0768            ; 12:48

    STEP_SETUP_0769:         ; 12:49
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0769            ; 12:49

    STEP_SETUP_0770:         ; 12:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0770            ; 12:50

    STEP_SETUP_0771:         ; 12:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0771            ; 12:51

    STEP_SETUP_0772:         ; 12:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0772            ; 12:52

    STEP_SETUP_0773:         ; 12:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0773            ; 12:53

    STEP_SETUP_0774:         ; 12:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0774            ; 12:54

    STEP_SETUP_0775:         ; 12:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0775            ; 12:55

    STEP_SETUP_0776:         ; 12:56
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0776            ; 12:56

    STEP_SETUP_0777:         ; 12:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0777            ; 12:57

    STEP_SETUP_0778:         ; 12:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0778            ; 12:58

    STEP_SETUP_0779:         ; 12:59
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0779            ; 12:59

    STEP_SETUP_0780:         ; 13:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0780            ; 13:00

    STEP_SETUP_0781:         ; 13:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0781            ; 13:01

    STEP_SETUP_0782:         ; 13:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0782            ; 13:02

    STEP_SETUP_0783:         ; 13:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0783            ; 13:03

    STEP_SETUP_0784:         ; 13:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0784            ; 13:04

    STEP_SETUP_0785:         ; 13:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0785            ; 13:05

    STEP_SETUP_0786:         ; 13:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0786            ; 13:06

    STEP_SETUP_0787:         ; 13:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0787            ; 13:07

    STEP_SETUP_0788:         ; 13:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0788            ; 13:08

    STEP_SETUP_0789:         ; 13:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0789            ; 13:09

    STEP_SETUP_0790:         ; 13:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0790            ; 13:10

    STEP_SETUP_0791:         ; 13:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0791            ; 13:11

    STEP_SETUP_0792:         ; 13:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0792            ; 13:12

    STEP_SETUP_0793:         ; 13:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0793            ; 13:13

    STEP_SETUP_0794:         ; 13:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0794            ; 13:14

    STEP_SETUP_0795:         ; 13:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0795            ; 13:15

    STEP_SETUP_0796:         ; 13:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0796            ; 13:16

    STEP_SETUP_0797:         ; 13:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0797            ; 13:17

    STEP_SETUP_0798:         ; 13:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0798            ; 13:18

    STEP_SETUP_0799:         ; 13:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0799            ; 13:19

    STEP_SETUP_0800:         ; 13:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0800            ; 13:20

    STEP_SETUP_0801:         ; 13:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0801            ; 13:21

    STEP_SETUP_0802:         ; 13:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0802            ; 13:22

    STEP_SETUP_0803:         ; 13:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0803            ; 13:23

    STEP_SETUP_0804:         ; 13:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0804            ; 13:24

    STEP_SETUP_0805:         ; 13:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0805            ; 13:25

    STEP_SETUP_0806:         ; 13:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0806            ; 13:26

    STEP_SETUP_0807:         ; 13:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0807            ; 13:27

    STEP_SETUP_0808:         ; 13:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0808            ; 13:28

    STEP_SETUP_0809:         ; 13:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0809            ; 13:29

    STEP_SETUP_0810:         ; 13:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0810            ; 13:30

    STEP_SETUP_0811:         ; 13:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0811            ; 13:31

    STEP_SETUP_0812:         ; 13:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0812            ; 13:32

    STEP_SETUP_0813:         ; 13:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0813            ; 13:33

    STEP_SETUP_0814:         ; 13:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0814            ; 13:34

    STEP_SETUP_0815:         ; 13:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0815            ; 13:35

    STEP_SETUP_0816:         ; 13:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0816            ; 13:36

    STEP_SETUP_0817:         ; 13:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0817            ; 13:37

    STEP_SETUP_0818:         ; 13:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0818            ; 13:38

    STEP_SETUP_0819:         ; 13:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0819            ; 13:39

    STEP_SETUP_0820:         ; 13:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0820            ; 13:40

    STEP_SETUP_0821:         ; 13:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0821            ; 13:41

    STEP_SETUP_0822:         ; 13:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0822            ; 13:42

    STEP_SETUP_0823:         ; 13:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0823            ; 13:43

    STEP_SETUP_0824:         ; 13:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0824            ; 13:44

    STEP_SETUP_0825:         ; 13:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0825            ; 13:45

    STEP_SETUP_0826:         ; 13:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0826            ; 13:46

    STEP_SETUP_0827:         ; 13:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0827            ; 13:47

    STEP_SETUP_0828:         ; 13:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0828            ; 13:48

    STEP_SETUP_0829:         ; 13:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0829            ; 13:49

    STEP_SETUP_0830:         ; 13:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0830            ; 13:50

    STEP_SETUP_0831:         ; 13:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0831            ; 13:51

    STEP_SETUP_0832:         ; 13:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0832            ; 13:52

    STEP_SETUP_0833:         ; 13:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0833            ; 13:53

    STEP_SETUP_0834:         ; 13:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0834            ; 13:54

    STEP_SETUP_0835:         ; 13:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0835            ; 13:55

    STEP_SETUP_0836:         ; 13:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0836            ; 13:56

    STEP_SETUP_0837:         ; 13:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0837            ; 13:57

    STEP_SETUP_0838:         ; 13:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0838            ; 13:58

    STEP_SETUP_0839:         ; 13:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0839            ; 13:59

    STEP_SETUP_0840:         ; 14:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0840            ; 14:00

    STEP_SETUP_0841:         ; 14:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0841            ; 14:01

    STEP_SETUP_0842:         ; 14:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0842            ; 14:02

    STEP_SETUP_0843:         ; 14:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0843            ; 14:03

    STEP_SETUP_0844:         ; 14:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0844            ; 14:04

    STEP_SETUP_0845:         ; 14:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0845            ; 14:05

    STEP_SETUP_0846:         ; 14:06
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0846            ; 14:06

    STEP_SETUP_0847:         ; 14:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0847            ; 14:07

    STEP_SETUP_0848:         ; 14:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0848            ; 14:08

    STEP_SETUP_0849:         ; 14:09
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0849            ; 14:09

    STEP_SETUP_0850:         ; 14:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0850            ; 14:10

    STEP_SETUP_0851:         ; 14:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0851            ; 14:11

    STEP_SETUP_0852:         ; 14:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0852            ; 14:12

    STEP_SETUP_0853:         ; 14:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0853            ; 14:13

    STEP_SETUP_0854:         ; 14:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0854            ; 14:14

    STEP_SETUP_0855:         ; 14:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0855            ; 14:15

    STEP_SETUP_0856:         ; 14:16
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0856            ; 14:16

    STEP_SETUP_0857:         ; 14:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0857            ; 14:17

    STEP_SETUP_0858:         ; 14:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0858            ; 14:18

    STEP_SETUP_0859:         ; 14:19
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0859            ; 14:19

    STEP_SETUP_0860:         ; 14:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0860            ; 14:20

    STEP_SETUP_0861:         ; 14:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0861            ; 14:21

    STEP_SETUP_0862:         ; 14:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0862            ; 14:22

    STEP_SETUP_0863:         ; 14:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0863            ; 14:23

    STEP_SETUP_0864:         ; 14:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0864            ; 14:24

    STEP_SETUP_0865:         ; 14:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0865            ; 14:25

    STEP_SETUP_0866:         ; 14:26
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0866            ; 14:26

    STEP_SETUP_0867:         ; 14:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0867            ; 14:27

    STEP_SETUP_0868:         ; 14:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0868            ; 14:28

    STEP_SETUP_0869:         ; 14:29
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0869            ; 14:29

    STEP_SETUP_0870:         ; 14:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0870            ; 14:30

    STEP_SETUP_0871:         ; 14:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0871            ; 14:31

    STEP_SETUP_0872:         ; 14:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0872            ; 14:32

    STEP_SETUP_0873:         ; 14:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0873            ; 14:33

    STEP_SETUP_0874:         ; 14:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0874            ; 14:34

    STEP_SETUP_0875:         ; 14:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0875            ; 14:35

    STEP_SETUP_0876:         ; 14:36
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0876            ; 14:36

    STEP_SETUP_0877:         ; 14:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0877            ; 14:37

    STEP_SETUP_0878:         ; 14:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0878            ; 14:38

    STEP_SETUP_0879:         ; 14:39
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0879            ; 14:39

    STEP_SETUP_0880:         ; 14:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0880            ; 14:40

    STEP_SETUP_0881:         ; 14:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0881            ; 14:41

    STEP_SETUP_0882:         ; 14:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0882            ; 14:42

    STEP_SETUP_0883:         ; 14:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0883            ; 14:43

    STEP_SETUP_0884:         ; 14:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0884            ; 14:44

    STEP_SETUP_0885:         ; 14:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0885            ; 14:45

    STEP_SETUP_0886:         ; 14:46
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0886            ; 14:46

    STEP_SETUP_0887:         ; 14:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0887            ; 14:47

    STEP_SETUP_0888:         ; 14:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0888            ; 14:48

    STEP_SETUP_0889:         ; 14:49
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0889            ; 14:49

    STEP_SETUP_0890:         ; 14:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0890            ; 14:50

    STEP_SETUP_0891:         ; 14:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0891            ; 14:51

    STEP_SETUP_0892:         ; 14:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0892            ; 14:52

    STEP_SETUP_0893:         ; 14:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0893            ; 14:53

    STEP_SETUP_0894:         ; 14:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0894            ; 14:54

    STEP_SETUP_0895:         ; 14:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0895            ; 14:55

    STEP_SETUP_0896:         ; 14:56
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0896            ; 14:56

    STEP_SETUP_0897:         ; 14:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0897            ; 14:57

    STEP_SETUP_0898:         ; 14:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0898            ; 14:58

    STEP_SETUP_0899:         ; 14:59
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_0899            ; 14:59

    STEP_SETUP_0900:         ; 15:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0900            ; 15:00

    STEP_SETUP_0901:         ; 15:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0901            ; 15:01

    STEP_SETUP_0902:         ; 15:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0902            ; 15:02

    STEP_SETUP_0903:         ; 15:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0903            ; 15:03

    STEP_SETUP_0904:         ; 15:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0904            ; 15:04

    STEP_SETUP_0905:         ; 15:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0905            ; 15:05

    STEP_SETUP_0906:         ; 15:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0906            ; 15:06

    STEP_SETUP_0907:         ; 15:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0907            ; 15:07

    STEP_SETUP_0908:         ; 15:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0908            ; 15:08

    STEP_SETUP_0909:         ; 15:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0909            ; 15:09

    STEP_SETUP_0910:         ; 15:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0910            ; 15:10

    STEP_SETUP_0911:         ; 15:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0911            ; 15:11

    STEP_SETUP_0912:         ; 15:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0912            ; 15:12

    STEP_SETUP_0913:         ; 15:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0913            ; 15:13

    STEP_SETUP_0914:         ; 15:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0914            ; 15:14

    STEP_SETUP_0915:         ; 15:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0915            ; 15:15

    STEP_SETUP_0916:         ; 15:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0916            ; 15:16

    STEP_SETUP_0917:         ; 15:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0917            ; 15:17

    STEP_SETUP_0918:         ; 15:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0918            ; 15:18

    STEP_SETUP_0919:         ; 15:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0919            ; 15:19

    STEP_SETUP_0920:         ; 15:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0920            ; 15:20

    STEP_SETUP_0921:         ; 15:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0921            ; 15:21

    STEP_SETUP_0922:         ; 15:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0922            ; 15:22

    STEP_SETUP_0923:         ; 15:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0923            ; 15:23

    STEP_SETUP_0924:         ; 15:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0924            ; 15:24

    STEP_SETUP_0925:         ; 15:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0925            ; 15:25

    STEP_SETUP_0926:         ; 15:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0926            ; 15:26

    STEP_SETUP_0927:         ; 15:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0927            ; 15:27

    STEP_SETUP_0928:         ; 15:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0928            ; 15:28

    STEP_SETUP_0929:         ; 15:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0929            ; 15:29

    STEP_SETUP_0930:         ; 15:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0930            ; 15:30

    STEP_SETUP_0931:         ; 15:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0931            ; 15:31

    STEP_SETUP_0932:         ; 15:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0932            ; 15:32

    STEP_SETUP_0933:         ; 15:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0933            ; 15:33

    STEP_SETUP_0934:         ; 15:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0934            ; 15:34

    STEP_SETUP_0935:         ; 15:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0935            ; 15:35

    STEP_SETUP_0936:         ; 15:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0936            ; 15:36

    STEP_SETUP_0937:         ; 15:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0937            ; 15:37

    STEP_SETUP_0938:         ; 15:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0938            ; 15:38

    STEP_SETUP_0939:         ; 15:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0939            ; 15:39

    STEP_SETUP_0940:         ; 15:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0940            ; 15:40

    STEP_SETUP_0941:         ; 15:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0941            ; 15:41

    STEP_SETUP_0942:         ; 15:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0942            ; 15:42

    STEP_SETUP_0943:         ; 15:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0943            ; 15:43

    STEP_SETUP_0944:         ; 15:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0944            ; 15:44

    STEP_SETUP_0945:         ; 15:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0945            ; 15:45

    STEP_SETUP_0946:         ; 15:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0946            ; 15:46

    STEP_SETUP_0947:         ; 15:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0947            ; 15:47

    STEP_SETUP_0948:         ; 15:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0948            ; 15:48

    STEP_SETUP_0949:         ; 15:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0949            ; 15:49

    STEP_SETUP_0950:         ; 15:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0950            ; 15:50

    STEP_SETUP_0951:         ; 15:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0951            ; 15:51

    STEP_SETUP_0952:         ; 15:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0952            ; 15:52

    STEP_SETUP_0953:         ; 15:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0953            ; 15:53

    STEP_SETUP_0954:         ; 15:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0954            ; 15:54

    STEP_SETUP_0955:         ; 15:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0955            ; 15:55

    STEP_SETUP_0956:         ; 15:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0956            ; 15:56

    STEP_SETUP_0957:         ; 15:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0957            ; 15:57

    STEP_SETUP_0958:         ; 15:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0958            ; 15:58

    STEP_SETUP_0959:         ; 15:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0959            ; 15:59

    STEP_SETUP_0960:         ; 16:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0960            ; 16:00

    STEP_SETUP_0961:         ; 16:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0961            ; 16:01

    STEP_SETUP_0962:         ; 16:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0962            ; 16:02

    STEP_SETUP_0963:         ; 16:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0963            ; 16:03

    STEP_SETUP_0964:         ; 16:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0964            ; 16:04

    STEP_SETUP_0965:         ; 16:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0965            ; 16:05

    STEP_SETUP_0966:         ; 16:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0966            ; 16:06

    STEP_SETUP_0967:         ; 16:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0967            ; 16:07

    STEP_SETUP_0968:         ; 16:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0968            ; 16:08

    STEP_SETUP_0969:         ; 16:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0969            ; 16:09

    STEP_SETUP_0970:         ; 16:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0970            ; 16:10

    STEP_SETUP_0971:         ; 16:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0971            ; 16:11

    STEP_SETUP_0972:         ; 16:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0972            ; 16:12

    STEP_SETUP_0973:         ; 16:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0973            ; 16:13

    STEP_SETUP_0974:         ; 16:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0974            ; 16:14

    STEP_SETUP_0975:         ; 16:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0975            ; 16:15

    STEP_SETUP_0976:         ; 16:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0976            ; 16:16

    STEP_SETUP_0977:         ; 16:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0977            ; 16:17

    STEP_SETUP_0978:         ; 16:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0978            ; 16:18

    STEP_SETUP_0979:         ; 16:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_0979            ; 16:19

    STEP_SETUP_0980:         ; 16:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0980            ; 16:20

    STEP_SETUP_0981:         ; 16:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0981            ; 16:21

    STEP_SETUP_0982:         ; 16:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0982            ; 16:22

    STEP_SETUP_0983:         ; 16:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0983            ; 16:23

    STEP_SETUP_0984:         ; 16:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0984            ; 16:24

    STEP_SETUP_0985:         ; 16:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0985            ; 16:25

    STEP_SETUP_0986:         ; 16:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0986            ; 16:26

    STEP_SETUP_0987:         ; 16:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0987            ; 16:27

    STEP_SETUP_0988:         ; 16:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0988            ; 16:28

    STEP_SETUP_0989:         ; 16:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0989            ; 16:29

    STEP_SETUP_0990:         ; 16:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0990            ; 16:30

    STEP_SETUP_0991:         ; 16:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0991            ; 16:31

    STEP_SETUP_0992:         ; 16:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0992            ; 16:32

    STEP_SETUP_0993:         ; 16:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0993            ; 16:33

    STEP_SETUP_0994:         ; 16:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0994            ; 16:34

    STEP_SETUP_0995:         ; 16:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_0995            ; 16:35

    STEP_SETUP_0996:         ; 16:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0996            ; 16:36

    STEP_SETUP_0997:         ; 16:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0997            ; 16:37

    STEP_SETUP_0998:         ; 16:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0998            ; 16:38

    STEP_SETUP_0999:         ; 16:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_0999            ; 16:39

    STEP_SETUP_1000:         ; 16:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1000            ; 16:40

    STEP_SETUP_1001:         ; 16:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1001            ; 16:41

    STEP_SETUP_1002:         ; 16:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1002            ; 16:42

    STEP_SETUP_1003:         ; 16:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1003            ; 16:43

    STEP_SETUP_1004:         ; 16:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1004            ; 16:44

    STEP_SETUP_1005:         ; 16:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1005            ; 16:45

    STEP_SETUP_1006:         ; 16:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1006            ; 16:46

    STEP_SETUP_1007:         ; 16:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1007            ; 16:47

    STEP_SETUP_1008:         ; 16:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1008            ; 16:48

    STEP_SETUP_1009:         ; 16:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1009            ; 16:49

    STEP_SETUP_1010:         ; 16:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1010            ; 16:50

    STEP_SETUP_1011:         ; 16:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1011            ; 16:51

    STEP_SETUP_1012:         ; 16:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1012            ; 16:52

    STEP_SETUP_1013:         ; 16:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1013            ; 16:53

    STEP_SETUP_1014:         ; 16:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1014            ; 16:54

    STEP_SETUP_1015:         ; 16:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1015            ; 16:55

    STEP_SETUP_1016:         ; 16:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1016            ; 16:56

    STEP_SETUP_1017:         ; 16:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1017            ; 16:57

    STEP_SETUP_1018:         ; 16:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1018            ; 16:58

    STEP_SETUP_1019:         ; 16:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1019            ; 16:59

    STEP_SETUP_1020:         ; 17:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1020            ; 17:00

    STEP_SETUP_1021:         ; 17:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1021            ; 17:01

    STEP_SETUP_1022:         ; 17:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1022            ; 17:02

    STEP_SETUP_1023:         ; 17:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1023            ; 17:03

    STEP_SETUP_1024:         ; 17:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1024            ; 17:04

    STEP_SETUP_1025:         ; 17:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x90             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1025            ; 17:05

    STEP_SETUP_1026:         ; 17:06
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1026            ; 17:06

    STEP_SETUP_1027:         ; 17:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1027            ; 17:07

    STEP_SETUP_1028:         ; 17:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1028            ; 17:08

    STEP_SETUP_1029:         ; 17:09
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1029            ; 17:09

    STEP_SETUP_1030:         ; 17:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1030            ; 17:10

    STEP_SETUP_1031:         ; 17:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1031            ; 17:11

    STEP_SETUP_1032:         ; 17:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1032            ; 17:12

    STEP_SETUP_1033:         ; 17:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1033            ; 17:13

    STEP_SETUP_1034:         ; 17:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1034            ; 17:14

    STEP_SETUP_1035:         ; 17:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1035            ; 17:15

    STEP_SETUP_1036:         ; 17:16
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1036            ; 17:16

    STEP_SETUP_1037:         ; 17:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1037            ; 17:17

    STEP_SETUP_1038:         ; 17:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1038            ; 17:18

    STEP_SETUP_1039:         ; 17:19
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1039            ; 17:19

    STEP_SETUP_1040:         ; 17:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1040            ; 17:20

    STEP_SETUP_1041:         ; 17:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1041            ; 17:21

    STEP_SETUP_1042:         ; 17:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1042            ; 17:22

    STEP_SETUP_1043:         ; 17:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1043            ; 17:23

    STEP_SETUP_1044:         ; 17:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1044            ; 17:24

    STEP_SETUP_1045:         ; 17:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1045            ; 17:25

    STEP_SETUP_1046:         ; 17:26
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1046            ; 17:26

    STEP_SETUP_1047:         ; 17:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1047            ; 17:27

    STEP_SETUP_1048:         ; 17:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1048            ; 17:28

    STEP_SETUP_1049:         ; 17:29
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1049            ; 17:29

    STEP_SETUP_1050:         ; 17:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1050            ; 17:30

    STEP_SETUP_1051:         ; 17:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1051            ; 17:31

    STEP_SETUP_1052:         ; 17:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1052            ; 17:32

    STEP_SETUP_1053:         ; 17:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1053            ; 17:33

    STEP_SETUP_1054:         ; 17:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1054            ; 17:34

    STEP_SETUP_1055:         ; 17:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1055            ; 17:35

    STEP_SETUP_1056:         ; 17:36
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1056            ; 17:36

    STEP_SETUP_1057:         ; 17:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1057            ; 17:37

    STEP_SETUP_1058:         ; 17:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1058            ; 17:38

    STEP_SETUP_1059:         ; 17:39
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1059            ; 17:39

    STEP_SETUP_1060:         ; 17:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1060            ; 17:40

    STEP_SETUP_1061:         ; 17:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1061            ; 17:41

    STEP_SETUP_1062:         ; 17:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1062            ; 17:42

    STEP_SETUP_1063:         ; 17:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1063            ; 17:43

    STEP_SETUP_1064:         ; 17:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1064            ; 17:44

    STEP_SETUP_1065:         ; 17:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1065            ; 17:45

    STEP_SETUP_1066:         ; 17:46
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1066            ; 17:46

    STEP_SETUP_1067:         ; 17:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1067            ; 17:47

    STEP_SETUP_1068:         ; 17:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1068            ; 17:48

    STEP_SETUP_1069:         ; 17:49
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1069            ; 17:49

    STEP_SETUP_1070:         ; 17:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1070            ; 17:50

    STEP_SETUP_1071:         ; 17:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1071            ; 17:51

    STEP_SETUP_1072:         ; 17:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1072            ; 17:52

    STEP_SETUP_1073:         ; 17:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1073            ; 17:53

    STEP_SETUP_1074:         ; 17:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1074            ; 17:54

    STEP_SETUP_1075:         ; 17:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1075            ; 17:55

    STEP_SETUP_1076:         ; 17:56
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1076            ; 17:56

    STEP_SETUP_1077:         ; 17:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1077            ; 17:57

    STEP_SETUP_1078:         ; 17:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1078            ; 17:58

    STEP_SETUP_1079:         ; 17:59
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1079            ; 17:59

    STEP_SETUP_1080:         ; 18:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1080            ; 18:00

    STEP_SETUP_1081:         ; 18:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1081            ; 18:01

    STEP_SETUP_1082:         ; 18:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1082            ; 18:02

    STEP_SETUP_1083:         ; 18:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1083            ; 18:03

    STEP_SETUP_1084:         ; 18:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1084            ; 18:04

    STEP_SETUP_1085:         ; 18:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1085            ; 18:05

    STEP_SETUP_1086:         ; 18:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1086            ; 18:06

    STEP_SETUP_1087:         ; 18:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1087            ; 18:07

    STEP_SETUP_1088:         ; 18:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1088            ; 18:08

    STEP_SETUP_1089:         ; 18:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1089            ; 18:09

    STEP_SETUP_1090:         ; 18:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1090            ; 18:10

    STEP_SETUP_1091:         ; 18:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1091            ; 18:11

    STEP_SETUP_1092:         ; 18:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1092            ; 18:12

    STEP_SETUP_1093:         ; 18:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1093            ; 18:13

    STEP_SETUP_1094:         ; 18:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1094            ; 18:14

    STEP_SETUP_1095:         ; 18:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8c             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1095            ; 18:15

    STEP_SETUP_1096:         ; 18:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1096            ; 18:16

    STEP_SETUP_1097:         ; 18:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1097            ; 18:17

    STEP_SETUP_1098:         ; 18:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1098            ; 18:18

    STEP_SETUP_1099:         ; 18:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1099            ; 18:19

    STEP_SETUP_1100:         ; 18:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1100            ; 18:20

    STEP_SETUP_1101:         ; 18:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1101            ; 18:21

    STEP_SETUP_1102:         ; 18:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1102            ; 18:22

    STEP_SETUP_1103:         ; 18:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1103            ; 18:23

    STEP_SETUP_1104:         ; 18:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1104            ; 18:24

    STEP_SETUP_1105:         ; 18:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xbc             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1105            ; 18:25

    STEP_SETUP_1106:         ; 18:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1106            ; 18:26

    STEP_SETUP_1107:         ; 18:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1107            ; 18:27

    STEP_SETUP_1108:         ; 18:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1108            ; 18:28

    STEP_SETUP_1109:         ; 18:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1109            ; 18:29

    STEP_SETUP_1110:         ; 18:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1110            ; 18:30

    STEP_SETUP_1111:         ; 18:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1111            ; 18:31

    STEP_SETUP_1112:         ; 18:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1112            ; 18:32

    STEP_SETUP_1113:         ; 18:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1113            ; 18:33

    STEP_SETUP_1114:         ; 18:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1114            ; 18:34

    STEP_SETUP_1115:         ; 18:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1115            ; 18:35

    STEP_SETUP_1116:         ; 18:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1116            ; 18:36

    STEP_SETUP_1117:         ; 18:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1117            ; 18:37

    STEP_SETUP_1118:         ; 18:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1118            ; 18:38

    STEP_SETUP_1119:         ; 18:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1119            ; 18:39

    STEP_SETUP_1120:         ; 18:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1120            ; 18:40

    STEP_SETUP_1121:         ; 18:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1121            ; 18:41

    STEP_SETUP_1122:         ; 18:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1122            ; 18:42

    STEP_SETUP_1123:         ; 18:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1123            ; 18:43

    STEP_SETUP_1124:         ; 18:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1124            ; 18:44

    STEP_SETUP_1125:         ; 18:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1125            ; 18:45

    STEP_SETUP_1126:         ; 18:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1126            ; 18:46

    STEP_SETUP_1127:         ; 18:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1127            ; 18:47

    STEP_SETUP_1128:         ; 18:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1128            ; 18:48

    STEP_SETUP_1129:         ; 18:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1129            ; 18:49

    STEP_SETUP_1130:         ; 18:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1130            ; 18:50

    STEP_SETUP_1131:         ; 18:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1131            ; 18:51

    STEP_SETUP_1132:         ; 18:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1132            ; 18:52

    STEP_SETUP_1133:         ; 18:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1133            ; 18:53

    STEP_SETUP_1134:         ; 18:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1134            ; 18:54

    STEP_SETUP_1135:         ; 18:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xac             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1135            ; 18:55

    STEP_SETUP_1136:         ; 18:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1136            ; 18:56

    STEP_SETUP_1137:         ; 18:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1137            ; 18:57

    STEP_SETUP_1138:         ; 18:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1138            ; 18:58

    STEP_SETUP_1139:         ; 18:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1139            ; 18:59

    STEP_SETUP_1140:         ; 19:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1140            ; 19:00

    STEP_SETUP_1141:         ; 19:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1141            ; 19:01

    STEP_SETUP_1142:         ; 19:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1142            ; 19:02

    STEP_SETUP_1143:         ; 19:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1143            ; 19:03

    STEP_SETUP_1144:         ; 19:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1144            ; 19:04

    STEP_SETUP_1145:         ; 19:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x98             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1145            ; 19:05

    STEP_SETUP_1146:         ; 19:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1146            ; 19:06

    STEP_SETUP_1147:         ; 19:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1147            ; 19:07

    STEP_SETUP_1148:         ; 19:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1148            ; 19:08

    STEP_SETUP_1149:         ; 19:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1149            ; 19:09

    STEP_SETUP_1150:         ; 19:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1150            ; 19:10

    STEP_SETUP_1151:         ; 19:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1151            ; 19:11

    STEP_SETUP_1152:         ; 19:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1152            ; 19:12

    STEP_SETUP_1153:         ; 19:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1153            ; 19:13

    STEP_SETUP_1154:         ; 19:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1154            ; 19:14

    STEP_SETUP_1155:         ; 19:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    ST X,r16                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1155            ; 19:15

    STEP_SETUP_1156:         ; 19:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1156            ; 19:16

    STEP_SETUP_1157:         ; 19:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1157            ; 19:17

    STEP_SETUP_1158:         ; 19:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1158            ; 19:18

    STEP_SETUP_1159:         ; 19:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1159            ; 19:19

    STEP_SETUP_1160:         ; 19:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1160            ; 19:20

    STEP_SETUP_1161:         ; 19:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1161            ; 19:21

    STEP_SETUP_1162:         ; 19:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1162            ; 19:22

    STEP_SETUP_1163:         ; 19:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1163            ; 19:23

    STEP_SETUP_1164:         ; 19:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1164            ; 19:24

    STEP_SETUP_1165:         ; 19:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb8             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1165            ; 19:25

    STEP_SETUP_1166:         ; 19:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1166            ; 19:26

    STEP_SETUP_1167:         ; 19:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1167            ; 19:27

    STEP_SETUP_1168:         ; 19:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1168            ; 19:28

    STEP_SETUP_1169:         ; 19:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1169            ; 19:29

    STEP_SETUP_1170:         ; 19:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1170            ; 19:30

    STEP_SETUP_1171:         ; 19:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1171            ; 19:31

    STEP_SETUP_1172:         ; 19:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1172            ; 19:32

    STEP_SETUP_1173:         ; 19:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1173            ; 19:33

    STEP_SETUP_1174:         ; 19:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1174            ; 19:34

    STEP_SETUP_1175:         ; 19:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1175            ; 19:35

    STEP_SETUP_1176:         ; 19:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1176            ; 19:36

    STEP_SETUP_1177:         ; 19:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1177            ; 19:37

    STEP_SETUP_1178:         ; 19:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1178            ; 19:38

    STEP_SETUP_1179:         ; 19:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1179            ; 19:39

    STEP_SETUP_1180:         ; 19:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1180            ; 19:40

    STEP_SETUP_1181:         ; 19:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1181            ; 19:41

    STEP_SETUP_1182:         ; 19:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1182            ; 19:42

    STEP_SETUP_1183:         ; 19:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1183            ; 19:43

    STEP_SETUP_1184:         ; 19:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1184            ; 19:44

    STEP_SETUP_1185:         ; 19:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1185            ; 19:45

    STEP_SETUP_1186:         ; 19:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1186            ; 19:46

    STEP_SETUP_1187:         ; 19:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1187            ; 19:47

    STEP_SETUP_1188:         ; 19:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1188            ; 19:48

    STEP_SETUP_1189:         ; 19:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_1189            ; 19:49

    STEP_SETUP_1190:         ; 19:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1190            ; 19:50

    STEP_SETUP_1191:         ; 19:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1191            ; 19:51

    STEP_SETUP_1192:         ; 19:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1192            ; 19:52

    STEP_SETUP_1193:         ; 19:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1193            ; 19:53

    STEP_SETUP_1194:         ; 19:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1194            ; 19:54

    STEP_SETUP_1195:         ; 19:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    ST X,r02                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1195            ; 19:55

    STEP_SETUP_1196:         ; 19:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1196            ; 19:56

    STEP_SETUP_1197:         ; 19:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1197            ; 19:57

    STEP_SETUP_1198:         ; 19:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1198            ; 19:58

    STEP_SETUP_1199:         ; 19:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_1199            ; 19:59

    STEP_SETUP_1200:         ; 20:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1200            ; 20:00

    STEP_SETUP_1201:         ; 20:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1201            ; 20:01

    STEP_SETUP_1202:         ; 20:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1202            ; 20:02

    STEP_SETUP_1203:         ; 20:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1203            ; 20:03

    STEP_SETUP_1204:         ; 20:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1204            ; 20:04

    STEP_SETUP_1205:         ; 20:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1205            ; 20:05

    STEP_SETUP_1206:         ; 20:06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1206            ; 20:06

    STEP_SETUP_1207:         ; 20:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1207            ; 20:07

    STEP_SETUP_1208:         ; 20:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1208            ; 20:08

    STEP_SETUP_1209:         ; 20:09
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1209            ; 20:09

    STEP_SETUP_1210:         ; 20:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1210            ; 20:10

    STEP_SETUP_1211:         ; 20:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1211            ; 20:11

    STEP_SETUP_1212:         ; 20:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1212            ; 20:12

    STEP_SETUP_1213:         ; 20:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1213            ; 20:13

    STEP_SETUP_1214:         ; 20:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x87             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1214            ; 20:14

    STEP_SETUP_1215:         ; 20:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x87             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1215            ; 20:15

    STEP_SETUP_1216:         ; 20:16
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1216            ; 20:16

    STEP_SETUP_1217:         ; 20:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1217            ; 20:17

    STEP_SETUP_1218:         ; 20:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1218            ; 20:18

    STEP_SETUP_1219:         ; 20:19
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1219            ; 20:19

    STEP_SETUP_1220:         ; 20:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1220            ; 20:20

    STEP_SETUP_1221:         ; 20:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1221            ; 20:21

    STEP_SETUP_1222:         ; 20:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1222            ; 20:22

    STEP_SETUP_1223:         ; 20:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1223            ; 20:23

    STEP_SETUP_1224:         ; 20:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1224            ; 20:24

    STEP_SETUP_1225:         ; 20:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1225            ; 20:25

    STEP_SETUP_1226:         ; 20:26
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1226            ; 20:26

    STEP_SETUP_1227:         ; 20:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1227            ; 20:27

    STEP_SETUP_1228:         ; 20:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1228            ; 20:28

    STEP_SETUP_1229:         ; 20:29
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1229            ; 20:29

    STEP_SETUP_1230:         ; 20:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1230            ; 20:30

    STEP_SETUP_1231:         ; 20:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1231            ; 20:31

    STEP_SETUP_1232:         ; 20:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1232            ; 20:32

    STEP_SETUP_1233:         ; 20:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1233            ; 20:33

    STEP_SETUP_1234:         ; 20:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1234            ; 20:34

    STEP_SETUP_1235:         ; 20:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1235            ; 20:35

    STEP_SETUP_1236:         ; 20:36
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1236            ; 20:36

    STEP_SETUP_1237:         ; 20:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1237            ; 20:37

    STEP_SETUP_1238:         ; 20:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1238            ; 20:38

    STEP_SETUP_1239:         ; 20:39
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1239            ; 20:39

    STEP_SETUP_1240:         ; 20:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1240            ; 20:40

    STEP_SETUP_1241:         ; 20:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1241            ; 20:41

    STEP_SETUP_1242:         ; 20:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1242            ; 20:42

    STEP_SETUP_1243:         ; 20:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1243            ; 20:43

    STEP_SETUP_1244:         ; 20:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1244            ; 20:44

    STEP_SETUP_1245:         ; 20:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1245            ; 20:45

    STEP_SETUP_1246:         ; 20:46
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1246            ; 20:46

    STEP_SETUP_1247:         ; 20:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1247            ; 20:47

    STEP_SETUP_1248:         ; 20:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1248            ; 20:48

    STEP_SETUP_1249:         ; 20:49
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1249            ; 20:49

    STEP_SETUP_1250:         ; 20:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1250            ; 20:50

    STEP_SETUP_1251:         ; 20:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1251            ; 20:51

    STEP_SETUP_1252:         ; 20:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1252            ; 20:52

    STEP_SETUP_1253:         ; 20:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1253            ; 20:53

    STEP_SETUP_1254:         ; 20:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1254            ; 20:54

    STEP_SETUP_1255:         ; 20:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1255            ; 20:55

    STEP_SETUP_1256:         ; 20:56
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1256            ; 20:56

    STEP_SETUP_1257:         ; 20:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1257            ; 20:57

    STEP_SETUP_1258:         ; 20:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1258            ; 20:58

    STEP_SETUP_1259:         ; 20:59
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1259            ; 20:59

    STEP_SETUP_1260:         ; 21:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1260            ; 21:00

    STEP_SETUP_1261:         ; 21:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1261            ; 21:01

    STEP_SETUP_1262:         ; 21:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1262            ; 21:02

    STEP_SETUP_1263:         ; 21:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1263            ; 21:03

    STEP_SETUP_1264:         ; 21:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1264            ; 21:04

    STEP_SETUP_1265:         ; 21:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1265            ; 21:05

    STEP_SETUP_1266:         ; 21:06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1266            ; 21:06

    STEP_SETUP_1267:         ; 21:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1267            ; 21:07

    STEP_SETUP_1268:         ; 21:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1268            ; 21:08

    STEP_SETUP_1269:         ; 21:09
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1269            ; 21:09

    STEP_SETUP_1270:         ; 21:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1270            ; 21:10

    STEP_SETUP_1271:         ; 21:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1271            ; 21:11

    STEP_SETUP_1272:         ; 21:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1272            ; 21:12

    STEP_SETUP_1273:         ; 21:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1273            ; 21:13

    STEP_SETUP_1274:         ; 21:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1274            ; 21:14

    STEP_SETUP_1275:         ; 21:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1275            ; 21:15

    STEP_SETUP_1276:         ; 21:16
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1276            ; 21:16

    STEP_SETUP_1277:         ; 21:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1277            ; 21:17

    STEP_SETUP_1278:         ; 21:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1278            ; 21:18

    STEP_SETUP_1279:         ; 21:19
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1279            ; 21:19

    STEP_SETUP_1280:         ; 21:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1280            ; 21:20

    STEP_SETUP_1281:         ; 21:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1281            ; 21:21

    STEP_SETUP_1282:         ; 21:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1282            ; 21:22

    STEP_SETUP_1283:         ; 21:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1283            ; 21:23

    STEP_SETUP_1284:         ; 21:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1284            ; 21:24

    STEP_SETUP_1285:         ; 21:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1285            ; 21:25

    STEP_SETUP_1286:         ; 21:26
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1286            ; 21:26

    STEP_SETUP_1287:         ; 21:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1287            ; 21:27

    STEP_SETUP_1288:         ; 21:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1288            ; 21:28

    STEP_SETUP_1289:         ; 21:29
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1289            ; 21:29

    STEP_SETUP_1290:         ; 21:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1290            ; 21:30

    STEP_SETUP_1291:         ; 21:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1291            ; 21:31

    STEP_SETUP_1292:         ; 21:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1292            ; 21:32

    STEP_SETUP_1293:         ; 21:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1293            ; 21:33

    STEP_SETUP_1294:         ; 21:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1294            ; 21:34

    STEP_SETUP_1295:         ; 21:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1295            ; 21:35

    STEP_SETUP_1296:         ; 21:36
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1296            ; 21:36

    STEP_SETUP_1297:         ; 21:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1297            ; 21:37

    STEP_SETUP_1298:         ; 21:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1298            ; 21:38

    STEP_SETUP_1299:         ; 21:39
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1299            ; 21:39

    STEP_SETUP_1300:         ; 21:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1300            ; 21:40

    STEP_SETUP_1301:         ; 21:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1301            ; 21:41

    STEP_SETUP_1302:         ; 21:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1302            ; 21:42

    STEP_SETUP_1303:         ; 21:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1303            ; 21:43

    STEP_SETUP_1304:         ; 21:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1304            ; 21:44

    STEP_SETUP_1305:         ; 21:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1305            ; 21:45

    STEP_SETUP_1306:         ; 21:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1306            ; 21:46

    STEP_SETUP_1307:         ; 21:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1307            ; 21:47

    STEP_SETUP_1308:         ; 21:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1308            ; 21:48

    STEP_SETUP_1309:         ; 21:49
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1309            ; 21:49

    STEP_SETUP_1310:         ; 21:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1310            ; 21:50

    STEP_SETUP_1311:         ; 21:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1311            ; 21:51

    STEP_SETUP_1312:         ; 21:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1312            ; 21:52

    STEP_SETUP_1313:         ; 21:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1313            ; 21:53

    STEP_SETUP_1314:         ; 21:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1314            ; 21:54

    STEP_SETUP_1315:         ; 21:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1315            ; 21:55

    STEP_SETUP_1316:         ; 21:56
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1316            ; 21:56

    STEP_SETUP_1317:         ; 21:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1317            ; 21:57

    STEP_SETUP_1318:         ; 21:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1318            ; 21:58

    STEP_SETUP_1319:         ; 21:59
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1319            ; 21:59

    STEP_SETUP_1320:         ; 22:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1320            ; 22:00

    STEP_SETUP_1321:         ; 22:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1321            ; 22:01

    STEP_SETUP_1322:         ; 22:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1322            ; 22:02

    STEP_SETUP_1323:         ; 22:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1323            ; 22:03

    STEP_SETUP_1324:         ; 22:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1324            ; 22:04

    STEP_SETUP_1325:         ; 22:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1325            ; 22:05

    STEP_SETUP_1326:         ; 22:06
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1326            ; 22:06

    STEP_SETUP_1327:         ; 22:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1327            ; 22:07

    STEP_SETUP_1328:         ; 22:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1328            ; 22:08

    STEP_SETUP_1329:         ; 22:09
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1329            ; 22:09

    STEP_SETUP_1330:         ; 22:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1330            ; 22:10

    STEP_SETUP_1331:         ; 22:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1331            ; 22:11

    STEP_SETUP_1332:         ; 22:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1332            ; 22:12

    STEP_SETUP_1333:         ; 22:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1333            ; 22:13

    STEP_SETUP_1334:         ; 22:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1334            ; 22:14

    STEP_SETUP_1335:         ; 22:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1335            ; 22:15

    STEP_SETUP_1336:         ; 22:16
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1336            ; 22:16

    STEP_SETUP_1337:         ; 22:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1337            ; 22:17

    STEP_SETUP_1338:         ; 22:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1338            ; 22:18

    STEP_SETUP_1339:         ; 22:19
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1339            ; 22:19

    STEP_SETUP_1340:         ; 22:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1340            ; 22:20

    STEP_SETUP_1341:         ; 22:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1341            ; 22:21

    STEP_SETUP_1342:         ; 22:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1342            ; 22:22

    STEP_SETUP_1343:         ; 22:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1343            ; 22:23

    STEP_SETUP_1344:         ; 22:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1344            ; 22:24

    STEP_SETUP_1345:         ; 22:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1345            ; 22:25

    STEP_SETUP_1346:         ; 22:26
    LDI r18,0xd5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1346            ; 22:26

    STEP_SETUP_1347:         ; 22:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1347            ; 22:27

    STEP_SETUP_1348:         ; 22:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1348            ; 22:28

    STEP_SETUP_1349:         ; 22:29
    LDI r18,0xd5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1349            ; 22:29

    STEP_SETUP_1350:         ; 22:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1350            ; 22:30

    STEP_SETUP_1351:         ; 22:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1351            ; 22:31

    STEP_SETUP_1352:         ; 22:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1352            ; 22:32

    STEP_SETUP_1353:         ; 22:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1353            ; 22:33

    STEP_SETUP_1354:         ; 22:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1354            ; 22:34

    STEP_SETUP_1355:         ; 22:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1355            ; 22:35

    STEP_SETUP_1356:         ; 22:36
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1356            ; 22:36

    STEP_SETUP_1357:         ; 22:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1357            ; 22:37

    STEP_SETUP_1358:         ; 22:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1358            ; 22:38

    STEP_SETUP_1359:         ; 22:39
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1359            ; 22:39

    STEP_SETUP_1360:         ; 22:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1360            ; 22:40

    STEP_SETUP_1361:         ; 22:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1361            ; 22:41

    STEP_SETUP_1362:         ; 22:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1362            ; 22:42

    STEP_SETUP_1363:         ; 22:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1363            ; 22:43

    STEP_SETUP_1364:         ; 22:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1364            ; 22:44

    STEP_SETUP_1365:         ; 22:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1365            ; 22:45

    STEP_SETUP_1366:         ; 22:46
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1366            ; 22:46

    STEP_SETUP_1367:         ; 22:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1367            ; 22:47

    STEP_SETUP_1368:         ; 22:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1368            ; 22:48

    STEP_SETUP_1369:         ; 22:49
    LDI r18,0xe5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1369            ; 22:49

    STEP_SETUP_1370:         ; 22:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1370            ; 22:50

    STEP_SETUP_1371:         ; 22:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1371            ; 22:51

    STEP_SETUP_1372:         ; 22:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1372            ; 22:52

    STEP_SETUP_1373:         ; 22:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1373            ; 22:53

    STEP_SETUP_1374:         ; 22:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1374            ; 22:54

    STEP_SETUP_1375:         ; 22:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1375            ; 22:55

    STEP_SETUP_1376:         ; 22:56
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1376            ; 22:56

    STEP_SETUP_1377:         ; 22:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1377            ; 22:57

    STEP_SETUP_1378:         ; 22:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1378            ; 22:58

    STEP_SETUP_1379:         ; 22:59
    LDI r18,0xf5             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1379            ; 22:59

    STEP_SETUP_1380:         ; 23:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1380            ; 23:00

    STEP_SETUP_1381:         ; 23:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1381            ; 23:01

    STEP_SETUP_1382:         ; 23:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1382            ; 23:02

    STEP_SETUP_1383:         ; 23:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1383            ; 23:03

    STEP_SETUP_1384:         ; 23:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1384            ; 23:04

    STEP_SETUP_1385:         ; 23:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1385            ; 23:05

    STEP_SETUP_1386:         ; 23:06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1386            ; 23:06

    STEP_SETUP_1387:         ; 23:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1387            ; 23:07

    STEP_SETUP_1388:         ; 23:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1388            ; 23:08

    STEP_SETUP_1389:         ; 23:09
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1389            ; 23:09

    STEP_SETUP_1390:         ; 23:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1390            ; 23:10

    STEP_SETUP_1391:         ; 23:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1391            ; 23:11

    STEP_SETUP_1392:         ; 23:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1392            ; 23:12

    STEP_SETUP_1393:         ; 23:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1393            ; 23:13

    STEP_SETUP_1394:         ; 23:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1394            ; 23:14

    STEP_SETUP_1395:         ; 23:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1395            ; 23:15

    STEP_SETUP_1396:         ; 23:16
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1396            ; 23:16

    STEP_SETUP_1397:         ; 23:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1397            ; 23:17

    STEP_SETUP_1398:         ; 23:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1398            ; 23:18

    STEP_SETUP_1399:         ; 23:19
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1399            ; 23:19

    STEP_SETUP_1400:         ; 23:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1400            ; 23:20

    STEP_SETUP_1401:         ; 23:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1401            ; 23:21

    STEP_SETUP_1402:         ; 23:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1402            ; 23:22

    STEP_SETUP_1403:         ; 23:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1403            ; 23:23

    STEP_SETUP_1404:         ; 23:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1404            ; 23:24

    STEP_SETUP_1405:         ; 23:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1405            ; 23:25

    STEP_SETUP_1406:         ; 23:26
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1406            ; 23:26

    STEP_SETUP_1407:         ; 23:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1407            ; 23:27

    STEP_SETUP_1408:         ; 23:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1408            ; 23:28

    STEP_SETUP_1409:         ; 23:29
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1409            ; 23:29

    STEP_SETUP_1410:         ; 23:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1410            ; 23:30

    STEP_SETUP_1411:         ; 23:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1411            ; 23:31

    STEP_SETUP_1412:         ; 23:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1412            ; 23:32

    STEP_SETUP_1413:         ; 23:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1413            ; 23:33

    STEP_SETUP_1414:         ; 23:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1414            ; 23:34

    STEP_SETUP_1415:         ; 23:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1415            ; 23:35

    STEP_SETUP_1416:         ; 23:36
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1416            ; 23:36

    STEP_SETUP_1417:         ; 23:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1417            ; 23:37

    STEP_SETUP_1418:         ; 23:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1418            ; 23:38

    STEP_SETUP_1419:         ; 23:39
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1419            ; 23:39

    STEP_SETUP_1420:         ; 23:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1420            ; 23:40

    STEP_SETUP_1421:         ; 23:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1421            ; 23:41

    STEP_SETUP_1422:         ; 23:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1422            ; 23:42

    STEP_SETUP_1423:         ; 23:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1423            ; 23:43

    STEP_SETUP_1424:         ; 23:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1424            ; 23:44

    STEP_SETUP_1425:         ; 23:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1425            ; 23:45

    STEP_SETUP_1426:         ; 23:46
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1426            ; 23:46

    STEP_SETUP_1427:         ; 23:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1427            ; 23:47

    STEP_SETUP_1428:         ; 23:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1428            ; 23:48

    STEP_SETUP_1429:         ; 23:49
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1429            ; 23:49

    STEP_SETUP_1430:         ; 23:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1430            ; 23:50

    STEP_SETUP_1431:         ; 23:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1431            ; 23:51

    STEP_SETUP_1432:         ; 23:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1432            ; 23:52

    STEP_SETUP_1433:         ; 23:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1433            ; 23:53

    STEP_SETUP_1434:         ; 23:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1434            ; 23:54

    STEP_SETUP_1435:         ; 23:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1435            ; 23:55

    STEP_SETUP_1436:         ; 23:56
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1436            ; 23:56

    STEP_SETUP_1437:         ; 23:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1437            ; 23:57

    STEP_SETUP_1438:         ; 23:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1438            ; 23:58

    STEP_SETUP_1439:         ; 23:59
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1439            ; 23:59

    STEP_SETUP_1440:         ; 24:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1440            ; 24:00

    STEP_SETUP_1441:         ; 24:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1441            ; 24:01

    STEP_SETUP_1442:         ; 24:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1442            ; 24:02

    STEP_SETUP_1443:         ; 24:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1443            ; 24:03

    STEP_SETUP_1444:         ; 24:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1444            ; 24:04

    STEP_SETUP_1445:         ; 24:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1445            ; 24:05

    STEP_SETUP_1446:         ; 24:06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1446            ; 24:06

    STEP_SETUP_1447:         ; 24:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1447            ; 24:07

    STEP_SETUP_1448:         ; 24:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1448            ; 24:08

    STEP_SETUP_1449:         ; 24:09
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1449            ; 24:09

    STEP_SETUP_1450:         ; 24:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1450            ; 24:10

    STEP_SETUP_1451:         ; 24:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1451            ; 24:11

    STEP_SETUP_1452:         ; 24:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1452            ; 24:12

    STEP_SETUP_1453:         ; 24:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1453            ; 24:13

    STEP_SETUP_1454:         ; 24:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1454            ; 24:14

    STEP_SETUP_1455:         ; 24:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1455            ; 24:15

    STEP_SETUP_1456:         ; 24:16
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1456            ; 24:16

    STEP_SETUP_1457:         ; 24:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1457            ; 24:17

    STEP_SETUP_1458:         ; 24:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1458            ; 24:18

    STEP_SETUP_1459:         ; 24:19
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1459            ; 24:19

    STEP_SETUP_1460:         ; 24:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1460            ; 24:20

    STEP_SETUP_1461:         ; 24:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1461            ; 24:21

    STEP_SETUP_1462:         ; 24:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1462            ; 24:22

    STEP_SETUP_1463:         ; 24:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1463            ; 24:23

    STEP_SETUP_1464:         ; 24:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1464            ; 24:24

    STEP_SETUP_1465:         ; 24:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1465            ; 24:25

    STEP_SETUP_1466:         ; 24:26
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1466            ; 24:26

    STEP_SETUP_1467:         ; 24:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1467            ; 24:27

    STEP_SETUP_1468:         ; 24:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1468            ; 24:28

    STEP_SETUP_1469:         ; 24:29
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1469            ; 24:29

    STEP_SETUP_1470:         ; 24:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1470            ; 24:30

    STEP_SETUP_1471:         ; 24:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1471            ; 24:31

    STEP_SETUP_1472:         ; 24:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1472            ; 24:32

    STEP_SETUP_1473:         ; 24:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1473            ; 24:33

    STEP_SETUP_1474:         ; 24:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1474            ; 24:34

    STEP_SETUP_1475:         ; 24:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1475            ; 24:35

    STEP_SETUP_1476:         ; 24:36
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1476            ; 24:36

    STEP_SETUP_1477:         ; 24:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1477            ; 24:37

    STEP_SETUP_1478:         ; 24:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1478            ; 24:38

    STEP_SETUP_1479:         ; 24:39
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1479            ; 24:39

    STEP_SETUP_1480:         ; 24:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1480            ; 24:40

    STEP_SETUP_1481:         ; 24:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1481            ; 24:41

    STEP_SETUP_1482:         ; 24:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1482            ; 24:42

    STEP_SETUP_1483:         ; 24:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1483            ; 24:43

    STEP_SETUP_1484:         ; 24:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1484            ; 24:44

    STEP_SETUP_1485:         ; 24:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1485            ; 24:45

    STEP_SETUP_1486:         ; 24:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1486            ; 24:46

    STEP_SETUP_1487:         ; 24:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1487            ; 24:47

    STEP_SETUP_1488:         ; 24:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1488            ; 24:48

    STEP_SETUP_1489:         ; 24:49
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1489            ; 24:49

    STEP_SETUP_1490:         ; 24:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1490            ; 24:50

    STEP_SETUP_1491:         ; 24:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1491            ; 24:51

    STEP_SETUP_1492:         ; 24:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1492            ; 24:52

    STEP_SETUP_1493:         ; 24:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1493            ; 24:53

    STEP_SETUP_1494:         ; 24:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1494            ; 24:54

    STEP_SETUP_1495:         ; 24:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1495            ; 24:55

    STEP_SETUP_1496:         ; 24:56
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1496            ; 24:56

    STEP_SETUP_1497:         ; 24:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1497            ; 24:57

    STEP_SETUP_1498:         ; 24:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1498            ; 24:58

    STEP_SETUP_1499:         ; 24:59
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1499            ; 24:59

    STEP_SETUP_1500:         ; 25:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1500            ; 25:00

    STEP_SETUP_1501:         ; 25:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1501            ; 25:01

    STEP_SETUP_1502:         ; 25:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1502            ; 25:02

    STEP_SETUP_1503:         ; 25:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1503            ; 25:03

    STEP_SETUP_1504:         ; 25:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1504            ; 25:04

    STEP_SETUP_1505:         ; 25:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1505            ; 25:05

    STEP_SETUP_1506:         ; 25:06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1506            ; 25:06

    STEP_SETUP_1507:         ; 25:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1507            ; 25:07

    STEP_SETUP_1508:         ; 25:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1508            ; 25:08

    STEP_SETUP_1509:         ; 25:09
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1509            ; 25:09

    STEP_SETUP_1510:         ; 25:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1510            ; 25:10

    STEP_SETUP_1511:         ; 25:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1511            ; 25:11

    STEP_SETUP_1512:         ; 25:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1512            ; 25:12

    STEP_SETUP_1513:         ; 25:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1513            ; 25:13

    STEP_SETUP_1514:         ; 25:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1514            ; 25:14

    STEP_SETUP_1515:         ; 25:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1515            ; 25:15

    STEP_SETUP_1516:         ; 25:16
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1516            ; 25:16

    STEP_SETUP_1517:         ; 25:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1517            ; 25:17

    STEP_SETUP_1518:         ; 25:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1518            ; 25:18

    STEP_SETUP_1519:         ; 25:19
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1519            ; 25:19

    STEP_SETUP_1520:         ; 25:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1520            ; 25:20

    STEP_SETUP_1521:         ; 25:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1521            ; 25:21

    STEP_SETUP_1522:         ; 25:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1522            ; 25:22

    STEP_SETUP_1523:         ; 25:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1523            ; 25:23

    STEP_SETUP_1524:         ; 25:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1524            ; 25:24

    STEP_SETUP_1525:         ; 25:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1525            ; 25:25

    STEP_SETUP_1526:         ; 25:26
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1526            ; 25:26

    STEP_SETUP_1527:         ; 25:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1527            ; 25:27

    STEP_SETUP_1528:         ; 25:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1528            ; 25:28

    STEP_SETUP_1529:         ; 25:29
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1529            ; 25:29

    STEP_SETUP_1530:         ; 25:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1530            ; 25:30

    STEP_SETUP_1531:         ; 25:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1531            ; 25:31

    STEP_SETUP_1532:         ; 25:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1532            ; 25:32

    STEP_SETUP_1533:         ; 25:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1533            ; 25:33

    STEP_SETUP_1534:         ; 25:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1534            ; 25:34

    STEP_SETUP_1535:         ; 25:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1535            ; 25:35

    STEP_SETUP_1536:         ; 25:36
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1536            ; 25:36

    STEP_SETUP_1537:         ; 25:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1537            ; 25:37

    STEP_SETUP_1538:         ; 25:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1538            ; 25:38

    STEP_SETUP_1539:         ; 25:39
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1539            ; 25:39

    STEP_SETUP_1540:         ; 25:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1540            ; 25:40

    STEP_SETUP_1541:         ; 25:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1541            ; 25:41

    STEP_SETUP_1542:         ; 25:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1542            ; 25:42

    STEP_SETUP_1543:         ; 25:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1543            ; 25:43

    STEP_SETUP_1544:         ; 25:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1544            ; 25:44

    STEP_SETUP_1545:         ; 25:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1545            ; 25:45

    STEP_SETUP_1546:         ; 25:46
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1546            ; 25:46

    STEP_SETUP_1547:         ; 25:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1547            ; 25:47

    STEP_SETUP_1548:         ; 25:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1548            ; 25:48

    STEP_SETUP_1549:         ; 25:49
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1549            ; 25:49

    STEP_SETUP_1550:         ; 25:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1550            ; 25:50

    STEP_SETUP_1551:         ; 25:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1551            ; 25:51

    STEP_SETUP_1552:         ; 25:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1552            ; 25:52

    STEP_SETUP_1553:         ; 25:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1553            ; 25:53

    STEP_SETUP_1554:         ; 25:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1554            ; 25:54

    STEP_SETUP_1555:         ; 25:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1555            ; 25:55

    STEP_SETUP_1556:         ; 25:56
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1556            ; 25:56

    STEP_SETUP_1557:         ; 25:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1557            ; 25:57

    STEP_SETUP_1558:         ; 25:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1558            ; 25:58

    STEP_SETUP_1559:         ; 25:59
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1559            ; 25:59

    STEP_SETUP_1560:         ; 26:00
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1560            ; 26:00

    STEP_SETUP_1561:         ; 26:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1561            ; 26:01

    STEP_SETUP_1562:         ; 26:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1562            ; 26:02

    STEP_SETUP_1563:         ; 26:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1563            ; 26:03

    STEP_SETUP_1564:         ; 26:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1564            ; 26:04

    STEP_SETUP_1565:         ; 26:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1565            ; 26:05

    STEP_SETUP_1566:         ; 26:06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1566            ; 26:06

    STEP_SETUP_1567:         ; 26:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1567            ; 26:07

    STEP_SETUP_1568:         ; 26:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1568            ; 26:08

    STEP_SETUP_1569:         ; 26:09
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1569            ; 26:09

    STEP_SETUP_1570:         ; 26:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1570            ; 26:10

    STEP_SETUP_1571:         ; 26:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1571            ; 26:11

    STEP_SETUP_1572:         ; 26:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1572            ; 26:12

    STEP_SETUP_1573:         ; 26:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1573            ; 26:13

    STEP_SETUP_1574:         ; 26:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1574            ; 26:14

    STEP_SETUP_1575:         ; 26:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1575            ; 26:15

    STEP_SETUP_1576:         ; 26:16
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1576            ; 26:16

    STEP_SETUP_1577:         ; 26:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1577            ; 26:17

    STEP_SETUP_1578:         ; 26:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1578            ; 26:18

    STEP_SETUP_1579:         ; 26:19
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1579            ; 26:19

    STEP_SETUP_1580:         ; 26:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1580            ; 26:20

    STEP_SETUP_1581:         ; 26:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1581            ; 26:21

    STEP_SETUP_1582:         ; 26:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1582            ; 26:22

    STEP_SETUP_1583:         ; 26:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1583            ; 26:23

    STEP_SETUP_1584:         ; 26:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1584            ; 26:24

    STEP_SETUP_1585:         ; 26:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1585            ; 26:25

    STEP_SETUP_1586:         ; 26:26
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1586            ; 26:26

    STEP_SETUP_1587:         ; 26:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1587            ; 26:27

    STEP_SETUP_1588:         ; 26:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1588            ; 26:28

    STEP_SETUP_1589:         ; 26:29
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1589            ; 26:29

    STEP_SETUP_1590:         ; 26:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1590            ; 26:30

    STEP_SETUP_1591:         ; 26:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1591            ; 26:31

    STEP_SETUP_1592:         ; 26:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1592            ; 26:32

    STEP_SETUP_1593:         ; 26:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1593            ; 26:33

    STEP_SETUP_1594:         ; 26:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1594            ; 26:34

    STEP_SETUP_1595:         ; 26:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1595            ; 26:35

    STEP_SETUP_1596:         ; 26:36
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1596            ; 26:36

    STEP_SETUP_1597:         ; 26:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1597            ; 26:37

    STEP_SETUP_1598:         ; 26:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1598            ; 26:38

    STEP_SETUP_1599:         ; 26:39
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1599            ; 26:39

    STEP_SETUP_1600:         ; 26:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1600            ; 26:40

    STEP_SETUP_1601:         ; 26:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1601            ; 26:41

    STEP_SETUP_1602:         ; 26:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1602            ; 26:42

    STEP_SETUP_1603:         ; 26:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1603            ; 26:43

    STEP_SETUP_1604:         ; 26:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1604            ; 26:44

    STEP_SETUP_1605:         ; 26:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1605            ; 26:45

    STEP_SETUP_1606:         ; 26:46
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1606            ; 26:46

    STEP_SETUP_1607:         ; 26:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1607            ; 26:47

    STEP_SETUP_1608:         ; 26:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1608            ; 26:48

    STEP_SETUP_1609:         ; 26:49
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1609            ; 26:49

    STEP_SETUP_1610:         ; 26:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1610            ; 26:50

    STEP_SETUP_1611:         ; 26:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1611            ; 26:51

    STEP_SETUP_1612:         ; 26:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1612            ; 26:52

    STEP_SETUP_1613:         ; 26:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1613            ; 26:53

    STEP_SETUP_1614:         ; 26:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1614            ; 26:54

    STEP_SETUP_1615:         ; 26:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1615            ; 26:55

    STEP_SETUP_1616:         ; 26:56
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1616            ; 26:56

    STEP_SETUP_1617:         ; 26:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1617            ; 26:57

    STEP_SETUP_1618:         ; 26:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1618            ; 26:58

    STEP_SETUP_1619:         ; 26:59
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1619            ; 26:59

    STEP_SETUP_1620:         ; 27:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1620            ; 27:00

    STEP_SETUP_1621:         ; 27:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1621            ; 27:01

    STEP_SETUP_1622:         ; 27:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1622            ; 27:02

    STEP_SETUP_1623:         ; 27:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1623            ; 27:03

    STEP_SETUP_1624:         ; 27:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1624            ; 27:04

    STEP_SETUP_1625:         ; 27:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x93             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1625            ; 27:05

    STEP_SETUP_1626:         ; 27:06
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1626            ; 27:06

    STEP_SETUP_1627:         ; 27:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1627            ; 27:07

    STEP_SETUP_1628:         ; 27:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1628            ; 27:08

    STEP_SETUP_1629:         ; 27:09
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1629            ; 27:09

    STEP_SETUP_1630:         ; 27:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1630            ; 27:10

    STEP_SETUP_1631:         ; 27:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1631            ; 27:11

    STEP_SETUP_1632:         ; 27:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1632            ; 27:12

    STEP_SETUP_1633:         ; 27:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1633            ; 27:13

    STEP_SETUP_1634:         ; 27:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1634            ; 27:14

    STEP_SETUP_1635:         ; 27:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x83             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1635            ; 27:15

    STEP_SETUP_1636:         ; 27:16
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1636            ; 27:16

    STEP_SETUP_1637:         ; 27:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1637            ; 27:17

    STEP_SETUP_1638:         ; 27:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1638            ; 27:18

    STEP_SETUP_1639:         ; 27:19
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1639            ; 27:19

    STEP_SETUP_1640:         ; 27:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1640            ; 27:20

    STEP_SETUP_1641:         ; 27:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1641            ; 27:21

    STEP_SETUP_1642:         ; 27:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1642            ; 27:22

    STEP_SETUP_1643:         ; 27:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1643            ; 27:23

    STEP_SETUP_1644:         ; 27:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1644            ; 27:24

    STEP_SETUP_1645:         ; 27:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1645            ; 27:25

    STEP_SETUP_1646:         ; 27:26
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1646            ; 27:26

    STEP_SETUP_1647:         ; 27:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1647            ; 27:27

    STEP_SETUP_1648:         ; 27:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1648            ; 27:28

    STEP_SETUP_1649:         ; 27:29
    LDI r18,0xd9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1649            ; 27:29

    STEP_SETUP_1650:         ; 27:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1650            ; 27:30

    STEP_SETUP_1651:         ; 27:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1651            ; 27:31

    STEP_SETUP_1652:         ; 27:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1652            ; 27:32

    STEP_SETUP_1653:         ; 27:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1653            ; 27:33

    STEP_SETUP_1654:         ; 27:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1654            ; 27:34

    STEP_SETUP_1655:         ; 27:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1655            ; 27:35

    STEP_SETUP_1656:         ; 27:36
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1656            ; 27:36

    STEP_SETUP_1657:         ; 27:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1657            ; 27:37

    STEP_SETUP_1658:         ; 27:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1658            ; 27:38

    STEP_SETUP_1659:         ; 27:39
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1659            ; 27:39

    STEP_SETUP_1660:         ; 27:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1660            ; 27:40

    STEP_SETUP_1661:         ; 27:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1661            ; 27:41

    STEP_SETUP_1662:         ; 27:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1662            ; 27:42

    STEP_SETUP_1663:         ; 27:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1663            ; 27:43

    STEP_SETUP_1664:         ; 27:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1664            ; 27:44

    STEP_SETUP_1665:         ; 27:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1665            ; 27:45

    STEP_SETUP_1666:         ; 27:46
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1666            ; 27:46

    STEP_SETUP_1667:         ; 27:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1667            ; 27:47

    STEP_SETUP_1668:         ; 27:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1668            ; 27:48

    STEP_SETUP_1669:         ; 27:49
    LDI r18,0xe9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1669            ; 27:49

    STEP_SETUP_1670:         ; 27:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1670            ; 27:50

    STEP_SETUP_1671:         ; 27:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1671            ; 27:51

    STEP_SETUP_1672:         ; 27:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1672            ; 27:52

    STEP_SETUP_1673:         ; 27:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1673            ; 27:53

    STEP_SETUP_1674:         ; 27:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1674            ; 27:54

    STEP_SETUP_1675:         ; 27:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa3             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1675            ; 27:55

    STEP_SETUP_1676:         ; 27:56
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1676            ; 27:56

    STEP_SETUP_1677:         ; 27:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1677            ; 27:57

    STEP_SETUP_1678:         ; 27:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1678            ; 27:58

    STEP_SETUP_1679:         ; 27:59
    LDI r18,0xf9             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1679            ; 27:59

    STEP_SETUP_1680:         ; 28:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1680            ; 28:00

    STEP_SETUP_1681:         ; 28:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1681            ; 28:01

    STEP_SETUP_1682:         ; 28:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1682            ; 28:02

    STEP_SETUP_1683:         ; 28:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1683            ; 28:03

    STEP_SETUP_1684:         ; 28:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1684            ; 28:04

    STEP_SETUP_1685:         ; 28:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1685            ; 28:05

    STEP_SETUP_1686:         ; 28:06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1686            ; 28:06

    STEP_SETUP_1687:         ; 28:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1687            ; 28:07

    STEP_SETUP_1688:         ; 28:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1688            ; 28:08

    STEP_SETUP_1689:         ; 28:09
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1689            ; 28:09

    STEP_SETUP_1690:         ; 28:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1690            ; 28:10

    STEP_SETUP_1691:         ; 28:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1691            ; 28:11

    STEP_SETUP_1692:         ; 28:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1692            ; 28:12

    STEP_SETUP_1693:         ; 28:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1693            ; 28:13

    STEP_SETUP_1694:         ; 28:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1694            ; 28:14

    STEP_SETUP_1695:         ; 28:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8f             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1695            ; 28:15

    STEP_SETUP_1696:         ; 28:16
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1696            ; 28:16

    STEP_SETUP_1697:         ; 28:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1697            ; 28:17

    STEP_SETUP_1698:         ; 28:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1698            ; 28:18

    STEP_SETUP_1699:         ; 28:19
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1699            ; 28:19

    STEP_SETUP_1700:         ; 28:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1700            ; 28:20

    STEP_SETUP_1701:         ; 28:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1701            ; 28:21

    STEP_SETUP_1702:         ; 28:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1702            ; 28:22

    STEP_SETUP_1703:         ; 28:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1703            ; 28:23

    STEP_SETUP_1704:         ; 28:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1704            ; 28:24

    STEP_SETUP_1705:         ; 28:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST X,r00                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1705            ; 28:25

    STEP_SETUP_1706:         ; 28:26
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1706            ; 28:26

    STEP_SETUP_1707:         ; 28:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1707            ; 28:27

    STEP_SETUP_1708:         ; 28:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1708            ; 28:28

    STEP_SETUP_1709:         ; 28:29
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1709            ; 28:29

    STEP_SETUP_1710:         ; 28:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1710            ; 28:30

    STEP_SETUP_1711:         ; 28:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1711            ; 28:31

    STEP_SETUP_1712:         ; 28:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1712            ; 28:32

    STEP_SETUP_1713:         ; 28:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1713            ; 28:33

    STEP_SETUP_1714:         ; 28:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1714            ; 28:34

    STEP_SETUP_1715:         ; 28:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1715            ; 28:35

    STEP_SETUP_1716:         ; 28:36
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1716            ; 28:36

    STEP_SETUP_1717:         ; 28:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1717            ; 28:37

    STEP_SETUP_1718:         ; 28:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1718            ; 28:38

    STEP_SETUP_1719:         ; 28:39
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1719            ; 28:39

    STEP_SETUP_1720:         ; 28:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1720            ; 28:40

    STEP_SETUP_1721:         ; 28:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1721            ; 28:41

    STEP_SETUP_1722:         ; 28:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1722            ; 28:42

    STEP_SETUP_1723:         ; 28:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1723            ; 28:43

    STEP_SETUP_1724:         ; 28:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1724            ; 28:44

    STEP_SETUP_1725:         ; 28:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1725            ; 28:45

    STEP_SETUP_1726:         ; 28:46
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1726            ; 28:46

    STEP_SETUP_1727:         ; 28:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1727            ; 28:47

    STEP_SETUP_1728:         ; 28:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1728            ; 28:48

    STEP_SETUP_1729:         ; 28:49
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1729            ; 28:49

    STEP_SETUP_1730:         ; 28:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1730            ; 28:50

    STEP_SETUP_1731:         ; 28:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1731            ; 28:51

    STEP_SETUP_1732:         ; 28:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1732            ; 28:52

    STEP_SETUP_1733:         ; 28:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1733            ; 28:53

    STEP_SETUP_1734:         ; 28:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1734            ; 28:54

    STEP_SETUP_1735:         ; 28:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST X,r05                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1735            ; 28:55

    STEP_SETUP_1736:         ; 28:56
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1736            ; 28:56

    STEP_SETUP_1737:         ; 28:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1737            ; 28:57

    STEP_SETUP_1738:         ; 28:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1738            ; 28:58

    STEP_SETUP_1739:         ; 28:59
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1739            ; 28:59

    STEP_SETUP_1740:         ; 29:00
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1740            ; 29:00

    STEP_SETUP_1741:         ; 29:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1741            ; 29:01

    STEP_SETUP_1742:         ; 29:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1742            ; 29:02

    STEP_SETUP_1743:         ; 29:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1743            ; 29:03

    STEP_SETUP_1744:         ; 29:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1744            ; 29:04

    STEP_SETUP_1745:         ; 29:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1745            ; 29:05

    STEP_SETUP_1746:         ; 29:06
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1746            ; 29:06

    STEP_SETUP_1747:         ; 29:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1747            ; 29:07

    STEP_SETUP_1748:         ; 29:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1748            ; 29:08

    STEP_SETUP_1749:         ; 29:09
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1749            ; 29:09

    STEP_SETUP_1750:         ; 29:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1750            ; 29:10

    STEP_SETUP_1751:         ; 29:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1751            ; 29:11

    STEP_SETUP_1752:         ; 29:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1752            ; 29:12

    STEP_SETUP_1753:         ; 29:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1753            ; 29:13

    STEP_SETUP_1754:         ; 29:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1754            ; 29:14

    STEP_SETUP_1755:         ; 29:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8b             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1755            ; 29:15

    STEP_SETUP_1756:         ; 29:16
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1756            ; 29:16

    STEP_SETUP_1757:         ; 29:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1757            ; 29:17

    STEP_SETUP_1758:         ; 29:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1758            ; 29:18

    STEP_SETUP_1759:         ; 29:19
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1759            ; 29:19

    STEP_SETUP_1760:         ; 29:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1760            ; 29:20

    STEP_SETUP_1761:         ; 29:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1761            ; 29:21

    STEP_SETUP_1762:         ; 29:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1762            ; 29:22

    STEP_SETUP_1763:         ; 29:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1763            ; 29:23

    STEP_SETUP_1764:         ; 29:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1764            ; 29:24

    STEP_SETUP_1765:         ; 29:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST X,r13                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1765            ; 29:25

    STEP_SETUP_1766:         ; 29:26
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1766            ; 29:26

    STEP_SETUP_1767:         ; 29:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1767            ; 29:27

    STEP_SETUP_1768:         ; 29:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1768            ; 29:28

    STEP_SETUP_1769:         ; 29:29
    LDI r18,0xdd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1769            ; 29:29

    STEP_SETUP_1770:         ; 29:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1770            ; 29:30

    STEP_SETUP_1771:         ; 29:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1771            ; 29:31

    STEP_SETUP_1772:         ; 29:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1772            ; 29:32

    STEP_SETUP_1773:         ; 29:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1773            ; 29:33

    STEP_SETUP_1774:         ; 29:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1774            ; 29:34

    STEP_SETUP_1775:         ; 29:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1775            ; 29:35

    STEP_SETUP_1776:         ; 29:36
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1776            ; 29:36

    STEP_SETUP_1777:         ; 29:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1777            ; 29:37

    STEP_SETUP_1778:         ; 29:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1778            ; 29:38

    STEP_SETUP_1779:         ; 29:39
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1779            ; 29:39

    STEP_SETUP_1780:         ; 29:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1780            ; 29:40

    STEP_SETUP_1781:         ; 29:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1781            ; 29:41

    STEP_SETUP_1782:         ; 29:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1782            ; 29:42

    STEP_SETUP_1783:         ; 29:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1783            ; 29:43

    STEP_SETUP_1784:         ; 29:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1784            ; 29:44

    STEP_SETUP_1785:         ; 29:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1785            ; 29:45

    STEP_SETUP_1786:         ; 29:46
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1786            ; 29:46

    STEP_SETUP_1787:         ; 29:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1787            ; 29:47

    STEP_SETUP_1788:         ; 29:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1788            ; 29:48

    STEP_SETUP_1789:         ; 29:49
    LDI r18,0xed             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1789            ; 29:49

    STEP_SETUP_1790:         ; 29:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1790            ; 29:50

    STEP_SETUP_1791:         ; 29:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1791            ; 29:51

    STEP_SETUP_1792:         ; 29:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1792            ; 29:52

    STEP_SETUP_1793:         ; 29:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1793            ; 29:53

    STEP_SETUP_1794:         ; 29:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1794            ; 29:54

    STEP_SETUP_1795:         ; 29:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST X,r11                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1795            ; 29:55

    STEP_SETUP_1796:         ; 29:56
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1796            ; 29:56

    STEP_SETUP_1797:         ; 29:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1797            ; 29:57

    STEP_SETUP_1798:         ; 29:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1798            ; 29:58

    STEP_SETUP_1799:         ; 29:59
    LDI r18,0xfd             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1799            ; 29:59

    STEP_SETUP_1800:         ; 30:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1800            ; 30:00

    STEP_SETUP_1801:         ; 30:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1801            ; 30:01

    STEP_SETUP_1802:         ; 30:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1802            ; 30:02

    STEP_SETUP_1803:         ; 30:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1803            ; 30:03

    STEP_SETUP_1804:         ; 30:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1804            ; 30:04

    STEP_SETUP_1805:         ; 30:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1805            ; 30:05

    STEP_SETUP_1806:         ; 30:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1806            ; 30:06

    STEP_SETUP_1807:         ; 30:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1807            ; 30:07

    STEP_SETUP_1808:         ; 30:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1808            ; 30:08

    STEP_SETUP_1809:         ; 30:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1809            ; 30:09

    STEP_SETUP_1810:         ; 30:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1810            ; 30:10

    STEP_SETUP_1811:         ; 30:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1811            ; 30:11

    STEP_SETUP_1812:         ; 30:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1812            ; 30:12

    STEP_SETUP_1813:         ; 30:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1813            ; 30:13

    STEP_SETUP_1814:         ; 30:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1814            ; 30:14

    STEP_SETUP_1815:         ; 30:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1815            ; 30:15

    STEP_SETUP_1816:         ; 30:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1816            ; 30:16

    STEP_SETUP_1817:         ; 30:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1817            ; 30:17

    STEP_SETUP_1818:         ; 30:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1818            ; 30:18

    STEP_SETUP_1819:         ; 30:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1819            ; 30:19

    STEP_SETUP_1820:         ; 30:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1820            ; 30:20

    STEP_SETUP_1821:         ; 30:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1821            ; 30:21

    STEP_SETUP_1822:         ; 30:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1822            ; 30:22

    STEP_SETUP_1823:         ; 30:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1823            ; 30:23

    STEP_SETUP_1824:         ; 30:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1824            ; 30:24

    STEP_SETUP_1825:         ; 30:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1825            ; 30:25

    STEP_SETUP_1826:         ; 30:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1826            ; 30:26

    STEP_SETUP_1827:         ; 30:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1827            ; 30:27

    STEP_SETUP_1828:         ; 30:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1828            ; 30:28

    STEP_SETUP_1829:         ; 30:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1829            ; 30:29

    STEP_SETUP_1830:         ; 30:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1830            ; 30:30

    STEP_SETUP_1831:         ; 30:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1831            ; 30:31

    STEP_SETUP_1832:         ; 30:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1832            ; 30:32

    STEP_SETUP_1833:         ; 30:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1833            ; 30:33

    STEP_SETUP_1834:         ; 30:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1834            ; 30:34

    STEP_SETUP_1835:         ; 30:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1835            ; 30:35

    STEP_SETUP_1836:         ; 30:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1836            ; 30:36

    STEP_SETUP_1837:         ; 30:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1837            ; 30:37

    STEP_SETUP_1838:         ; 30:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1838            ; 30:38

    STEP_SETUP_1839:         ; 30:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1839            ; 30:39

    STEP_SETUP_1840:         ; 30:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1840            ; 30:40

    STEP_SETUP_1841:         ; 30:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1841            ; 30:41

    STEP_SETUP_1842:         ; 30:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1842            ; 30:42

    STEP_SETUP_1843:         ; 30:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1843            ; 30:43

    STEP_SETUP_1844:         ; 30:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1844            ; 30:44

    STEP_SETUP_1845:         ; 30:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1845            ; 30:45

    STEP_SETUP_1846:         ; 30:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1846            ; 30:46

    STEP_SETUP_1847:         ; 30:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1847            ; 30:47

    STEP_SETUP_1848:         ; 30:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1848            ; 30:48

    STEP_SETUP_1849:         ; 30:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1849            ; 30:49

    STEP_SETUP_1850:         ; 30:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1850            ; 30:50

    STEP_SETUP_1851:         ; 30:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1851            ; 30:51

    STEP_SETUP_1852:         ; 30:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1852            ; 30:52

    STEP_SETUP_1853:         ; 30:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1853            ; 30:53

    STEP_SETUP_1854:         ; 30:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1854            ; 30:54

    STEP_SETUP_1855:         ; 30:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1855            ; 30:55

    STEP_SETUP_1856:         ; 30:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1856            ; 30:56

    STEP_SETUP_1857:         ; 30:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1857            ; 30:57

    STEP_SETUP_1858:         ; 30:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1858            ; 30:58

    STEP_SETUP_1859:         ; 30:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1859            ; 30:59

    STEP_SETUP_1860:         ; 31:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1860            ; 31:00

    STEP_SETUP_1861:         ; 31:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1861            ; 31:01

    STEP_SETUP_1862:         ; 31:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1862            ; 31:02

    STEP_SETUP_1863:         ; 31:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1863            ; 31:03

    STEP_SETUP_1864:         ; 31:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1864            ; 31:04

    STEP_SETUP_1865:         ; 31:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1865            ; 31:05

    STEP_SETUP_1866:         ; 31:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1866            ; 31:06

    STEP_SETUP_1867:         ; 31:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1867            ; 31:07

    STEP_SETUP_1868:         ; 31:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1868            ; 31:08

    STEP_SETUP_1869:         ; 31:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1869            ; 31:09

    STEP_SETUP_1870:         ; 31:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1870            ; 31:10

    STEP_SETUP_1871:         ; 31:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1871            ; 31:11

    STEP_SETUP_1872:         ; 31:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1872            ; 31:12

    STEP_SETUP_1873:         ; 31:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1873            ; 31:13

    STEP_SETUP_1874:         ; 31:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1874            ; 31:14

    STEP_SETUP_1875:         ; 31:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1875            ; 31:15

    STEP_SETUP_1876:         ; 31:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1876            ; 31:16

    STEP_SETUP_1877:         ; 31:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1877            ; 31:17

    STEP_SETUP_1878:         ; 31:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1878            ; 31:18

    STEP_SETUP_1879:         ; 31:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1879            ; 31:19

    STEP_SETUP_1880:         ; 31:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1880            ; 31:20

    STEP_SETUP_1881:         ; 31:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1881            ; 31:21

    STEP_SETUP_1882:         ; 31:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1882            ; 31:22

    STEP_SETUP_1883:         ; 31:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1883            ; 31:23

    STEP_SETUP_1884:         ; 31:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1884            ; 31:24

    STEP_SETUP_1885:         ; 31:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1885            ; 31:25

    STEP_SETUP_1886:         ; 31:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1886            ; 31:26

    STEP_SETUP_1887:         ; 31:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1887            ; 31:27

    STEP_SETUP_1888:         ; 31:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1888            ; 31:28

    STEP_SETUP_1889:         ; 31:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1889            ; 31:29

    STEP_SETUP_1890:         ; 31:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1890            ; 31:30

    STEP_SETUP_1891:         ; 31:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1891            ; 31:31

    STEP_SETUP_1892:         ; 31:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1892            ; 31:32

    STEP_SETUP_1893:         ; 31:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1893            ; 31:33

    STEP_SETUP_1894:         ; 31:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1894            ; 31:34

    STEP_SETUP_1895:         ; 31:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1895            ; 31:35

    STEP_SETUP_1896:         ; 31:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1896            ; 31:36

    STEP_SETUP_1897:         ; 31:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1897            ; 31:37

    STEP_SETUP_1898:         ; 31:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1898            ; 31:38

    STEP_SETUP_1899:         ; 31:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1899            ; 31:39

    STEP_SETUP_1900:         ; 31:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1900            ; 31:40

    STEP_SETUP_1901:         ; 31:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1901            ; 31:41

    STEP_SETUP_1902:         ; 31:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1902            ; 31:42

    STEP_SETUP_1903:         ; 31:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1903            ; 31:43

    STEP_SETUP_1904:         ; 31:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1904            ; 31:44

    STEP_SETUP_1905:         ; 31:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1905            ; 31:45

    STEP_SETUP_1906:         ; 31:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1906            ; 31:46

    STEP_SETUP_1907:         ; 31:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1907            ; 31:47

    STEP_SETUP_1908:         ; 31:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1908            ; 31:48

    STEP_SETUP_1909:         ; 31:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_1909            ; 31:49

    STEP_SETUP_1910:         ; 31:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1910            ; 31:50

    STEP_SETUP_1911:         ; 31:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1911            ; 31:51

    STEP_SETUP_1912:         ; 31:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1912            ; 31:52

    STEP_SETUP_1913:         ; 31:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1913            ; 31:53

    STEP_SETUP_1914:         ; 31:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1914            ; 31:54

    STEP_SETUP_1915:         ; 31:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1915            ; 31:55

    STEP_SETUP_1916:         ; 31:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1916            ; 31:56

    STEP_SETUP_1917:         ; 31:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1917            ; 31:57

    STEP_SETUP_1918:         ; 31:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1918            ; 31:58

    STEP_SETUP_1919:         ; 31:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_1919            ; 31:59

    STEP_SETUP_1920:         ; 32:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1920            ; 32:00

    STEP_SETUP_1921:         ; 32:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1921            ; 32:01

    STEP_SETUP_1922:         ; 32:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1922            ; 32:02

    STEP_SETUP_1923:         ; 32:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1923            ; 32:03

    STEP_SETUP_1924:         ; 32:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1924            ; 32:04

    STEP_SETUP_1925:         ; 32:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1925            ; 32:05

    STEP_SETUP_1926:         ; 32:06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1926            ; 32:06

    STEP_SETUP_1927:         ; 32:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1927            ; 32:07

    STEP_SETUP_1928:         ; 32:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1928            ; 32:08

    STEP_SETUP_1929:         ; 32:09
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1929            ; 32:09

    STEP_SETUP_1930:         ; 32:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1930            ; 32:10

    STEP_SETUP_1931:         ; 32:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1931            ; 32:11

    STEP_SETUP_1932:         ; 32:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1932            ; 32:12

    STEP_SETUP_1933:         ; 32:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1933            ; 32:13

    STEP_SETUP_1934:         ; 32:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1934            ; 32:14

    STEP_SETUP_1935:         ; 32:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1935            ; 32:15

    STEP_SETUP_1936:         ; 32:16
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1936            ; 32:16

    STEP_SETUP_1937:         ; 32:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1937            ; 32:17

    STEP_SETUP_1938:         ; 32:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1938            ; 32:18

    STEP_SETUP_1939:         ; 32:19
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1939            ; 32:19

    STEP_SETUP_1940:         ; 32:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1940            ; 32:20

    STEP_SETUP_1941:         ; 32:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1941            ; 32:21

    STEP_SETUP_1942:         ; 32:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1942            ; 32:22

    STEP_SETUP_1943:         ; 32:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1943            ; 32:23

    STEP_SETUP_1944:         ; 32:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1944            ; 32:24

    STEP_SETUP_1945:         ; 32:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1945            ; 32:25

    STEP_SETUP_1946:         ; 32:26
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1946            ; 32:26

    STEP_SETUP_1947:         ; 32:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1947            ; 32:27

    STEP_SETUP_1948:         ; 32:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1948            ; 32:28

    STEP_SETUP_1949:         ; 32:29
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1949            ; 32:29

    STEP_SETUP_1950:         ; 32:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1950            ; 32:30

    STEP_SETUP_1951:         ; 32:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1951            ; 32:31

    STEP_SETUP_1952:         ; 32:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1952            ; 32:32

    STEP_SETUP_1953:         ; 32:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1953            ; 32:33

    STEP_SETUP_1954:         ; 32:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1954            ; 32:34

    STEP_SETUP_1955:         ; 32:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1955            ; 32:35

    STEP_SETUP_1956:         ; 32:36
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1956            ; 32:36

    STEP_SETUP_1957:         ; 32:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1957            ; 32:37

    STEP_SETUP_1958:         ; 32:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1958            ; 32:38

    STEP_SETUP_1959:         ; 32:39
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1959            ; 32:39

    STEP_SETUP_1960:         ; 32:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1960            ; 32:40

    STEP_SETUP_1961:         ; 32:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1961            ; 32:41

    STEP_SETUP_1962:         ; 32:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1962            ; 32:42

    STEP_SETUP_1963:         ; 32:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1963            ; 32:43

    STEP_SETUP_1964:         ; 32:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1964            ; 32:44

    STEP_SETUP_1965:         ; 32:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1965            ; 32:45

    STEP_SETUP_1966:         ; 32:46
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1966            ; 32:46

    STEP_SETUP_1967:         ; 32:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1967            ; 32:47

    STEP_SETUP_1968:         ; 32:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1968            ; 32:48

    STEP_SETUP_1969:         ; 32:49
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1969            ; 32:49

    STEP_SETUP_1970:         ; 32:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1970            ; 32:50

    STEP_SETUP_1971:         ; 32:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1971            ; 32:51

    STEP_SETUP_1972:         ; 32:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1972            ; 32:52

    STEP_SETUP_1973:         ; 32:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1973            ; 32:53

    STEP_SETUP_1974:         ; 32:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1974            ; 32:54

    STEP_SETUP_1975:         ; 32:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1975            ; 32:55

    STEP_SETUP_1976:         ; 32:56
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1976            ; 32:56

    STEP_SETUP_1977:         ; 32:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1977            ; 32:57

    STEP_SETUP_1978:         ; 32:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1978            ; 32:58

    STEP_SETUP_1979:         ; 32:59
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1979            ; 32:59

    STEP_SETUP_1980:         ; 33:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1980            ; 33:00

    STEP_SETUP_1981:         ; 33:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1981            ; 33:01

    STEP_SETUP_1982:         ; 33:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1982            ; 33:02

    STEP_SETUP_1983:         ; 33:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1983            ; 33:03

    STEP_SETUP_1984:         ; 33:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1984            ; 33:04

    STEP_SETUP_1985:         ; 33:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1985            ; 33:05

    STEP_SETUP_1986:         ; 33:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1986            ; 33:06

    STEP_SETUP_1987:         ; 33:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1987            ; 33:07

    STEP_SETUP_1988:         ; 33:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1988            ; 33:08

    STEP_SETUP_1989:         ; 33:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_1989            ; 33:09

    STEP_SETUP_1990:         ; 33:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1990            ; 33:10

    STEP_SETUP_1991:         ; 33:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1991            ; 33:11

    STEP_SETUP_1992:         ; 33:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1992            ; 33:12

    STEP_SETUP_1993:         ; 33:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1993            ; 33:13

    STEP_SETUP_1994:         ; 33:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1994            ; 33:14

    STEP_SETUP_1995:         ; 33:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_1995            ; 33:15

    STEP_SETUP_1996:         ; 33:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1996            ; 33:16

    STEP_SETUP_1997:         ; 33:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1997            ; 33:17

    STEP_SETUP_1998:         ; 33:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1998            ; 33:18

    STEP_SETUP_1999:         ; 33:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_1999            ; 33:19

    STEP_SETUP_2000:         ; 33:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2000            ; 33:20

    STEP_SETUP_2001:         ; 33:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2001            ; 33:21

    STEP_SETUP_2002:         ; 33:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2002            ; 33:22

    STEP_SETUP_2003:         ; 33:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2003            ; 33:23

    STEP_SETUP_2004:         ; 33:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2004            ; 33:24

    STEP_SETUP_2005:         ; 33:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2005            ; 33:25

    STEP_SETUP_2006:         ; 33:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2006            ; 33:26

    STEP_SETUP_2007:         ; 33:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2007            ; 33:27

    STEP_SETUP_2008:         ; 33:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2008            ; 33:28

    STEP_SETUP_2009:         ; 33:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2009            ; 33:29

    STEP_SETUP_2010:         ; 33:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2010            ; 33:30

    STEP_SETUP_2011:         ; 33:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2011            ; 33:31

    STEP_SETUP_2012:         ; 33:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2012            ; 33:32

    STEP_SETUP_2013:         ; 33:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2013            ; 33:33

    STEP_SETUP_2014:         ; 33:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2014            ; 33:34

    STEP_SETUP_2015:         ; 33:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2015            ; 33:35

    STEP_SETUP_2016:         ; 33:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2016            ; 33:36

    STEP_SETUP_2017:         ; 33:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2017            ; 33:37

    STEP_SETUP_2018:         ; 33:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2018            ; 33:38

    STEP_SETUP_2019:         ; 33:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2019            ; 33:39

    STEP_SETUP_2020:         ; 33:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2020            ; 33:40

    STEP_SETUP_2021:         ; 33:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2021            ; 33:41

    STEP_SETUP_2022:         ; 33:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2022            ; 33:42

    STEP_SETUP_2023:         ; 33:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2023            ; 33:43

    STEP_SETUP_2024:         ; 33:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2024            ; 33:44

    STEP_SETUP_2025:         ; 33:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2025            ; 33:45

    STEP_SETUP_2026:         ; 33:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2026            ; 33:46

    STEP_SETUP_2027:         ; 33:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2027            ; 33:47

    STEP_SETUP_2028:         ; 33:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2028            ; 33:48

    STEP_SETUP_2029:         ; 33:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2029            ; 33:49

    STEP_SETUP_2030:         ; 33:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2030            ; 33:50

    STEP_SETUP_2031:         ; 33:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2031            ; 33:51

    STEP_SETUP_2032:         ; 33:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2032            ; 33:52

    STEP_SETUP_2033:         ; 33:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2033            ; 33:53

    STEP_SETUP_2034:         ; 33:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2034            ; 33:54

    STEP_SETUP_2035:         ; 33:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2035            ; 33:55

    STEP_SETUP_2036:         ; 33:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2036            ; 33:56

    STEP_SETUP_2037:         ; 33:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2037            ; 33:57

    STEP_SETUP_2038:         ; 33:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2038            ; 33:58

    STEP_SETUP_2039:         ; 33:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2039            ; 33:59

    STEP_SETUP_2040:         ; 34:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2040            ; 34:00

    STEP_SETUP_2041:         ; 34:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2041            ; 34:01

    STEP_SETUP_2042:         ; 34:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2042            ; 34:02

    STEP_SETUP_2043:         ; 34:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2043            ; 34:03

    STEP_SETUP_2044:         ; 34:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2044            ; 34:04

    STEP_SETUP_2045:         ; 34:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2045            ; 34:05

    STEP_SETUP_2046:         ; 34:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2046            ; 34:06

    STEP_SETUP_2047:         ; 34:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2047            ; 34:07

    STEP_SETUP_2048:         ; 34:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2048            ; 34:08

    STEP_SETUP_2049:         ; 34:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2049            ; 34:09

    STEP_SETUP_2050:         ; 34:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2050            ; 34:10

    STEP_SETUP_2051:         ; 34:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2051            ; 34:11

    STEP_SETUP_2052:         ; 34:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2052            ; 34:12

    STEP_SETUP_2053:         ; 34:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2053            ; 34:13

    STEP_SETUP_2054:         ; 34:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2054            ; 34:14

    STEP_SETUP_2055:         ; 34:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2055            ; 34:15

    STEP_SETUP_2056:         ; 34:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2056            ; 34:16

    STEP_SETUP_2057:         ; 34:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2057            ; 34:17

    STEP_SETUP_2058:         ; 34:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2058            ; 34:18

    STEP_SETUP_2059:         ; 34:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2059            ; 34:19

    STEP_SETUP_2060:         ; 34:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2060            ; 34:20

    STEP_SETUP_2061:         ; 34:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2061            ; 34:21

    STEP_SETUP_2062:         ; 34:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2062            ; 34:22

    STEP_SETUP_2063:         ; 34:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2063            ; 34:23

    STEP_SETUP_2064:         ; 34:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2064            ; 34:24

    STEP_SETUP_2065:         ; 34:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2065            ; 34:25

    STEP_SETUP_2066:         ; 34:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2066            ; 34:26

    STEP_SETUP_2067:         ; 34:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2067            ; 34:27

    STEP_SETUP_2068:         ; 34:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2068            ; 34:28

    STEP_SETUP_2069:         ; 34:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2069            ; 34:29

    STEP_SETUP_2070:         ; 34:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2070            ; 34:30

    STEP_SETUP_2071:         ; 34:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2071            ; 34:31

    STEP_SETUP_2072:         ; 34:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2072            ; 34:32

    STEP_SETUP_2073:         ; 34:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2073            ; 34:33

    STEP_SETUP_2074:         ; 34:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2074            ; 34:34

    STEP_SETUP_2075:         ; 34:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2075            ; 34:35

    STEP_SETUP_2076:         ; 34:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2076            ; 34:36

    STEP_SETUP_2077:         ; 34:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2077            ; 34:37

    STEP_SETUP_2078:         ; 34:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2078            ; 34:38

    STEP_SETUP_2079:         ; 34:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2079            ; 34:39

    STEP_SETUP_2080:         ; 34:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2080            ; 34:40

    STEP_SETUP_2081:         ; 34:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2081            ; 34:41

    STEP_SETUP_2082:         ; 34:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2082            ; 34:42

    STEP_SETUP_2083:         ; 34:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2083            ; 34:43

    STEP_SETUP_2084:         ; 34:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2084            ; 34:44

    STEP_SETUP_2085:         ; 34:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2085            ; 34:45

    STEP_SETUP_2086:         ; 34:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2086            ; 34:46

    STEP_SETUP_2087:         ; 34:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2087            ; 34:47

    STEP_SETUP_2088:         ; 34:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2088            ; 34:48

    STEP_SETUP_2089:         ; 34:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2089            ; 34:49

    STEP_SETUP_2090:         ; 34:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2090            ; 34:50

    STEP_SETUP_2091:         ; 34:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2091            ; 34:51

    STEP_SETUP_2092:         ; 34:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2092            ; 34:52

    STEP_SETUP_2093:         ; 34:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2093            ; 34:53

    STEP_SETUP_2094:         ; 34:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2094            ; 34:54

    STEP_SETUP_2095:         ; 34:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2095            ; 34:55

    STEP_SETUP_2096:         ; 34:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2096            ; 34:56

    STEP_SETUP_2097:         ; 34:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2097            ; 34:57

    STEP_SETUP_2098:         ; 34:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2098            ; 34:58

    STEP_SETUP_2099:         ; 34:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_2099            ; 34:59

    STEP_SETUP_2100:         ; 35:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2100            ; 35:00

    STEP_SETUP_2101:         ; 35:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2101            ; 35:01

    STEP_SETUP_2102:         ; 35:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2102            ; 35:02

    STEP_SETUP_2103:         ; 35:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2103            ; 35:03

    STEP_SETUP_2104:         ; 35:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2104            ; 35:04

    STEP_SETUP_2105:         ; 35:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2105            ; 35:05

    STEP_SETUP_2106:         ; 35:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2106            ; 35:06

    STEP_SETUP_2107:         ; 35:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2107            ; 35:07

    STEP_SETUP_2108:         ; 35:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2108            ; 35:08

    STEP_SETUP_2109:         ; 35:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2109            ; 35:09

    STEP_SETUP_2110:         ; 35:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2110            ; 35:10

    STEP_SETUP_2111:         ; 35:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2111            ; 35:11

    STEP_SETUP_2112:         ; 35:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2112            ; 35:12

    STEP_SETUP_2113:         ; 35:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2113            ; 35:13

    STEP_SETUP_2114:         ; 35:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2114            ; 35:14

    STEP_SETUP_2115:         ; 35:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2115            ; 35:15

    STEP_SETUP_2116:         ; 35:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2116            ; 35:16

    STEP_SETUP_2117:         ; 35:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2117            ; 35:17

    STEP_SETUP_2118:         ; 35:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2118            ; 35:18

    STEP_SETUP_2119:         ; 35:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2119            ; 35:19

    STEP_SETUP_2120:         ; 35:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2120            ; 35:20

    STEP_SETUP_2121:         ; 35:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2121            ; 35:21

    STEP_SETUP_2122:         ; 35:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2122            ; 35:22

    STEP_SETUP_2123:         ; 35:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2123            ; 35:23

    STEP_SETUP_2124:         ; 35:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2124            ; 35:24

    STEP_SETUP_2125:         ; 35:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2125            ; 35:25

    STEP_SETUP_2126:         ; 35:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2126            ; 35:26

    STEP_SETUP_2127:         ; 35:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2127            ; 35:27

    STEP_SETUP_2128:         ; 35:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2128            ; 35:28

    STEP_SETUP_2129:         ; 35:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2129            ; 35:29

    STEP_SETUP_2130:         ; 35:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2130            ; 35:30

    STEP_SETUP_2131:         ; 35:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2131            ; 35:31

    STEP_SETUP_2132:         ; 35:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2132            ; 35:32

    STEP_SETUP_2133:         ; 35:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2133            ; 35:33

    STEP_SETUP_2134:         ; 35:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2134            ; 35:34

    STEP_SETUP_2135:         ; 35:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2135            ; 35:35

    STEP_SETUP_2136:         ; 35:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2136            ; 35:36

    STEP_SETUP_2137:         ; 35:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2137            ; 35:37

    STEP_SETUP_2138:         ; 35:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2138            ; 35:38

    STEP_SETUP_2139:         ; 35:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2139            ; 35:39

    STEP_SETUP_2140:         ; 35:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2140            ; 35:40

    STEP_SETUP_2141:         ; 35:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2141            ; 35:41

    STEP_SETUP_2142:         ; 35:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2142            ; 35:42

    STEP_SETUP_2143:         ; 35:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2143            ; 35:43

    STEP_SETUP_2144:         ; 35:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2144            ; 35:44

    STEP_SETUP_2145:         ; 35:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2145            ; 35:45

    STEP_SETUP_2146:         ; 35:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2146            ; 35:46

    STEP_SETUP_2147:         ; 35:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2147            ; 35:47

    STEP_SETUP_2148:         ; 35:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2148            ; 35:48

    STEP_SETUP_2149:         ; 35:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2149            ; 35:49

    STEP_SETUP_2150:         ; 35:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2150            ; 35:50

    STEP_SETUP_2151:         ; 35:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2151            ; 35:51

    STEP_SETUP_2152:         ; 35:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2152            ; 35:52

    STEP_SETUP_2153:         ; 35:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2153            ; 35:53

    STEP_SETUP_2154:         ; 35:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2154            ; 35:54

    STEP_SETUP_2155:         ; 35:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2155            ; 35:55

    STEP_SETUP_2156:         ; 35:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2156            ; 35:56

    STEP_SETUP_2157:         ; 35:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2157            ; 35:57

    STEP_SETUP_2158:         ; 35:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2158            ; 35:58

    STEP_SETUP_2159:         ; 35:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2159            ; 35:59

    STEP_SETUP_2160:         ; 36:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2160            ; 36:00

    STEP_SETUP_2161:         ; 36:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2161            ; 36:01

    STEP_SETUP_2162:         ; 36:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2162            ; 36:02

    STEP_SETUP_2163:         ; 36:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2163            ; 36:03

    STEP_SETUP_2164:         ; 36:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2164            ; 36:04

    STEP_SETUP_2165:         ; 36:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2165            ; 36:05

    STEP_SETUP_2166:         ; 36:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2166            ; 36:06

    STEP_SETUP_2167:         ; 36:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2167            ; 36:07

    STEP_SETUP_2168:         ; 36:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2168            ; 36:08

    STEP_SETUP_2169:         ; 36:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2169            ; 36:09

    STEP_SETUP_2170:         ; 36:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2170            ; 36:10

    STEP_SETUP_2171:         ; 36:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2171            ; 36:11

    STEP_SETUP_2172:         ; 36:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2172            ; 36:12

    STEP_SETUP_2173:         ; 36:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2173            ; 36:13

    STEP_SETUP_2174:         ; 36:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2174            ; 36:14

    STEP_SETUP_2175:         ; 36:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2175            ; 36:15

    STEP_SETUP_2176:         ; 36:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2176            ; 36:16

    STEP_SETUP_2177:         ; 36:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2177            ; 36:17

    STEP_SETUP_2178:         ; 36:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2178            ; 36:18

    STEP_SETUP_2179:         ; 36:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2179            ; 36:19

    STEP_SETUP_2180:         ; 36:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2180            ; 36:20

    STEP_SETUP_2181:         ; 36:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2181            ; 36:21

    STEP_SETUP_2182:         ; 36:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2182            ; 36:22

    STEP_SETUP_2183:         ; 36:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2183            ; 36:23

    STEP_SETUP_2184:         ; 36:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2184            ; 36:24

    STEP_SETUP_2185:         ; 36:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2185            ; 36:25

    STEP_SETUP_2186:         ; 36:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2186            ; 36:26

    STEP_SETUP_2187:         ; 36:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2187            ; 36:27

    STEP_SETUP_2188:         ; 36:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2188            ; 36:28

    STEP_SETUP_2189:         ; 36:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2189            ; 36:29

    STEP_SETUP_2190:         ; 36:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2190            ; 36:30

    STEP_SETUP_2191:         ; 36:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2191            ; 36:31

    STEP_SETUP_2192:         ; 36:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2192            ; 36:32

    STEP_SETUP_2193:         ; 36:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2193            ; 36:33

    STEP_SETUP_2194:         ; 36:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2194            ; 36:34

    STEP_SETUP_2195:         ; 36:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2195            ; 36:35

    STEP_SETUP_2196:         ; 36:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x66             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2196            ; 36:36

    STEP_SETUP_2197:         ; 36:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2197            ; 36:37

    STEP_SETUP_2198:         ; 36:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2198            ; 36:38

    STEP_SETUP_2199:         ; 36:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2199            ; 36:39

    STEP_SETUP_2200:         ; 36:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2200            ; 36:40

    STEP_SETUP_2201:         ; 36:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2201            ; 36:41

    STEP_SETUP_2202:         ; 36:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2202            ; 36:42

    STEP_SETUP_2203:         ; 36:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2203            ; 36:43

    STEP_SETUP_2204:         ; 36:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2204            ; 36:44

    STEP_SETUP_2205:         ; 36:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2205            ; 36:45

    STEP_SETUP_2206:         ; 36:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x76             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2206            ; 36:46

    STEP_SETUP_2207:         ; 36:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2207            ; 36:47

    STEP_SETUP_2208:         ; 36:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2208            ; 36:48

    STEP_SETUP_2209:         ; 36:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2209            ; 36:49

    STEP_SETUP_2210:         ; 36:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2210            ; 36:50

    STEP_SETUP_2211:         ; 36:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2211            ; 36:51

    STEP_SETUP_2212:         ; 36:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2212            ; 36:52

    STEP_SETUP_2213:         ; 36:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2213            ; 36:53

    STEP_SETUP_2214:         ; 36:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2214            ; 36:54

    STEP_SETUP_2215:         ; 36:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2215            ; 36:55

    STEP_SETUP_2216:         ; 36:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x56             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2216            ; 36:56

    STEP_SETUP_2217:         ; 36:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2217            ; 36:57

    STEP_SETUP_2218:         ; 36:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2218            ; 36:58

    STEP_SETUP_2219:         ; 36:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd6             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2219            ; 36:59

    STEP_SETUP_2220:         ; 37:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2220            ; 37:00

    STEP_SETUP_2221:         ; 37:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2221            ; 37:01

    STEP_SETUP_2222:         ; 37:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2222            ; 37:02

    STEP_SETUP_2223:         ; 37:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2223            ; 37:03

    STEP_SETUP_2224:         ; 37:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2224            ; 37:04

    STEP_SETUP_2225:         ; 37:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2225            ; 37:05

    STEP_SETUP_2226:         ; 37:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2226            ; 37:06

    STEP_SETUP_2227:         ; 37:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2227            ; 37:07

    STEP_SETUP_2228:         ; 37:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2228            ; 37:08

    STEP_SETUP_2229:         ; 37:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2229            ; 37:09

    STEP_SETUP_2230:         ; 37:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2230            ; 37:10

    STEP_SETUP_2231:         ; 37:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2231            ; 37:11

    STEP_SETUP_2232:         ; 37:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2232            ; 37:12

    STEP_SETUP_2233:         ; 37:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2233            ; 37:13

    STEP_SETUP_2234:         ; 37:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2234            ; 37:14

    STEP_SETUP_2235:         ; 37:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2235            ; 37:15

    STEP_SETUP_2236:         ; 37:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2236            ; 37:16

    STEP_SETUP_2237:         ; 37:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2237            ; 37:17

    STEP_SETUP_2238:         ; 37:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2238            ; 37:18

    STEP_SETUP_2239:         ; 37:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2239            ; 37:19

    STEP_SETUP_2240:         ; 37:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2240            ; 37:20

    STEP_SETUP_2241:         ; 37:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2241            ; 37:21

    STEP_SETUP_2242:         ; 37:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2242            ; 37:22

    STEP_SETUP_2243:         ; 37:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2243            ; 37:23

    STEP_SETUP_2244:         ; 37:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2244            ; 37:24

    STEP_SETUP_2245:         ; 37:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2245            ; 37:25

    STEP_SETUP_2246:         ; 37:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2246            ; 37:26

    STEP_SETUP_2247:         ; 37:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2247            ; 37:27

    STEP_SETUP_2248:         ; 37:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2248            ; 37:28

    STEP_SETUP_2249:         ; 37:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2249            ; 37:29

    STEP_SETUP_2250:         ; 37:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2250            ; 37:30

    STEP_SETUP_2251:         ; 37:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2251            ; 37:31

    STEP_SETUP_2252:         ; 37:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2252            ; 37:32

    STEP_SETUP_2253:         ; 37:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST Z,r19                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2253            ; 37:33

    STEP_SETUP_2254:         ; 37:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2254            ; 37:34

    STEP_SETUP_2255:         ; 37:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2255            ; 37:35

    STEP_SETUP_2256:         ; 37:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2256            ; 37:36

    STEP_SETUP_2257:         ; 37:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2257            ; 37:37

    STEP_SETUP_2258:         ; 37:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2258            ; 37:38

    STEP_SETUP_2259:         ; 37:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 234 in cache register
    ST Z,r23                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2259            ; 37:39

    STEP_SETUP_2260:         ; 37:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2260            ; 37:40

    STEP_SETUP_2261:         ; 37:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2261            ; 37:41

    STEP_SETUP_2262:         ; 37:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2262            ; 37:42

    STEP_SETUP_2263:         ; 37:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST Z,r10                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2263            ; 37:43

    STEP_SETUP_2264:         ; 37:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2264            ; 37:44

    STEP_SETUP_2265:         ; 37:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2265            ; 37:45

    STEP_SETUP_2266:         ; 37:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2266            ; 37:46

    STEP_SETUP_2267:         ; 37:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2267            ; 37:47

    STEP_SETUP_2268:         ; 37:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2268            ; 37:48

    STEP_SETUP_2269:         ; 37:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 250 in cache register
    ST Z,r03                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2269            ; 37:49

    STEP_SETUP_2270:         ; 37:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2270            ; 37:50

    STEP_SETUP_2271:         ; 37:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2271            ; 37:51

    STEP_SETUP_2272:         ; 37:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2272            ; 37:52

    STEP_SETUP_2273:         ; 37:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2273            ; 37:53

    STEP_SETUP_2274:         ; 37:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2274            ; 37:54

    STEP_SETUP_2275:         ; 37:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2275            ; 37:55

    STEP_SETUP_2276:         ; 37:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5a             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2276            ; 37:56

    STEP_SETUP_2277:         ; 37:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2277            ; 37:57

    STEP_SETUP_2278:         ; 37:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2278            ; 37:58

    STEP_SETUP_2279:         ; 37:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xda             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2279            ; 37:59

    STEP_SETUP_2280:         ; 38:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2280            ; 38:00

    STEP_SETUP_2281:         ; 38:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2281            ; 38:01

    STEP_SETUP_2282:         ; 38:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2282            ; 38:02

    STEP_SETUP_2283:         ; 38:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2283            ; 38:03

    STEP_SETUP_2284:         ; 38:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2284            ; 38:04

    STEP_SETUP_2285:         ; 38:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2285            ; 38:05

    STEP_SETUP_2286:         ; 38:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2286            ; 38:06

    STEP_SETUP_2287:         ; 38:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2287            ; 38:07

    STEP_SETUP_2288:         ; 38:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2288            ; 38:08

    STEP_SETUP_2289:         ; 38:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2289            ; 38:09

    STEP_SETUP_2290:         ; 38:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2290            ; 38:10

    STEP_SETUP_2291:         ; 38:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2291            ; 38:11

    STEP_SETUP_2292:         ; 38:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2292            ; 38:12

    STEP_SETUP_2293:         ; 38:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2293            ; 38:13

    STEP_SETUP_2294:         ; 38:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2294            ; 38:14

    STEP_SETUP_2295:         ; 38:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2295            ; 38:15

    STEP_SETUP_2296:         ; 38:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2296            ; 38:16

    STEP_SETUP_2297:         ; 38:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2297            ; 38:17

    STEP_SETUP_2298:         ; 38:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2298            ; 38:18

    STEP_SETUP_2299:         ; 38:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2299            ; 38:19

    STEP_SETUP_2300:         ; 38:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2300            ; 38:20

    STEP_SETUP_2301:         ; 38:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2301            ; 38:21

    STEP_SETUP_2302:         ; 38:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2302            ; 38:22

    STEP_SETUP_2303:         ; 38:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2303            ; 38:23

    STEP_SETUP_2304:         ; 38:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2304            ; 38:24

    STEP_SETUP_2305:         ; 38:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2305            ; 38:25

    STEP_SETUP_2306:         ; 38:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2306            ; 38:26

    STEP_SETUP_2307:         ; 38:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2307            ; 38:27

    STEP_SETUP_2308:         ; 38:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2308            ; 38:28

    STEP_SETUP_2309:         ; 38:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2309            ; 38:29

    STEP_SETUP_2310:         ; 38:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2310            ; 38:30

    STEP_SETUP_2311:         ; 38:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2311            ; 38:31

    STEP_SETUP_2312:         ; 38:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2312            ; 38:32

    STEP_SETUP_2313:         ; 38:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2313            ; 38:33

    STEP_SETUP_2314:         ; 38:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2314            ; 38:34

    STEP_SETUP_2315:         ; 38:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2315            ; 38:35

    STEP_SETUP_2316:         ; 38:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2316            ; 38:36

    STEP_SETUP_2317:         ; 38:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2317            ; 38:37

    STEP_SETUP_2318:         ; 38:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2318            ; 38:38

    STEP_SETUP_2319:         ; 38:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2319            ; 38:39

    STEP_SETUP_2320:         ; 38:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2320            ; 38:40

    STEP_SETUP_2321:         ; 38:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2321            ; 38:41

    STEP_SETUP_2322:         ; 38:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2322            ; 38:42

    STEP_SETUP_2323:         ; 38:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2323            ; 38:43

    STEP_SETUP_2324:         ; 38:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2324            ; 38:44

    STEP_SETUP_2325:         ; 38:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2325            ; 38:45

    STEP_SETUP_2326:         ; 38:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2326            ; 38:46

    STEP_SETUP_2327:         ; 38:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2327            ; 38:47

    STEP_SETUP_2328:         ; 38:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2328            ; 38:48

    STEP_SETUP_2329:         ; 38:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2329            ; 38:49

    STEP_SETUP_2330:         ; 38:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2330            ; 38:50

    STEP_SETUP_2331:         ; 38:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2331            ; 38:51

    STEP_SETUP_2332:         ; 38:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2332            ; 38:52

    STEP_SETUP_2333:         ; 38:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2333            ; 38:53

    STEP_SETUP_2334:         ; 38:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2334            ; 38:54

    STEP_SETUP_2335:         ; 38:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2335            ; 38:55

    STEP_SETUP_2336:         ; 38:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2336            ; 38:56

    STEP_SETUP_2337:         ; 38:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2337            ; 38:57

    STEP_SETUP_2338:         ; 38:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2338            ; 38:58

    STEP_SETUP_2339:         ; 38:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2339            ; 38:59

    STEP_SETUP_2340:         ; 39:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2340            ; 39:00

    STEP_SETUP_2341:         ; 39:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2341            ; 39:01

    STEP_SETUP_2342:         ; 39:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2342            ; 39:02

    STEP_SETUP_2343:         ; 39:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2343            ; 39:03

    STEP_SETUP_2344:         ; 39:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2344            ; 39:04

    STEP_SETUP_2345:         ; 39:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2345            ; 39:05

    STEP_SETUP_2346:         ; 39:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2346            ; 39:06

    STEP_SETUP_2347:         ; 39:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2347            ; 39:07

    STEP_SETUP_2348:         ; 39:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2348            ; 39:08

    STEP_SETUP_2349:         ; 39:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2349            ; 39:09

    STEP_SETUP_2350:         ; 39:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2350            ; 39:10

    STEP_SETUP_2351:         ; 39:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2351            ; 39:11

    STEP_SETUP_2352:         ; 39:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2352            ; 39:12

    STEP_SETUP_2353:         ; 39:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2353            ; 39:13

    STEP_SETUP_2354:         ; 39:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2354            ; 39:14

    STEP_SETUP_2355:         ; 39:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2355            ; 39:15

    STEP_SETUP_2356:         ; 39:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2356            ; 39:16

    STEP_SETUP_2357:         ; 39:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2357            ; 39:17

    STEP_SETUP_2358:         ; 39:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2358            ; 39:18

    STEP_SETUP_2359:         ; 39:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2359            ; 39:19

    STEP_SETUP_2360:         ; 39:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2360            ; 39:20

    STEP_SETUP_2361:         ; 39:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2361            ; 39:21

    STEP_SETUP_2362:         ; 39:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2362            ; 39:22

    STEP_SETUP_2363:         ; 39:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2363            ; 39:23

    STEP_SETUP_2364:         ; 39:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2364            ; 39:24

    STEP_SETUP_2365:         ; 39:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2365            ; 39:25

    STEP_SETUP_2366:         ; 39:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2366            ; 39:26

    STEP_SETUP_2367:         ; 39:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2367            ; 39:27

    STEP_SETUP_2368:         ; 39:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2368            ; 39:28

    STEP_SETUP_2369:         ; 39:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2369            ; 39:29

    STEP_SETUP_2370:         ; 39:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2370            ; 39:30

    STEP_SETUP_2371:         ; 39:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2371            ; 39:31

    STEP_SETUP_2372:         ; 39:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2372            ; 39:32

    STEP_SETUP_2373:         ; 39:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST Z,r01                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2373            ; 39:33

    STEP_SETUP_2374:         ; 39:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2374            ; 39:34

    STEP_SETUP_2375:         ; 39:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2375            ; 39:35

    STEP_SETUP_2376:         ; 39:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2376            ; 39:36

    STEP_SETUP_2377:         ; 39:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2377            ; 39:37

    STEP_SETUP_2378:         ; 39:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2378            ; 39:38

    STEP_SETUP_2379:         ; 39:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 238 in cache register
    ST Z,r22                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2379            ; 39:39

    STEP_SETUP_2380:         ; 39:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2380            ; 39:40

    STEP_SETUP_2381:         ; 39:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2381            ; 39:41

    STEP_SETUP_2382:         ; 39:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2382            ; 39:42

    STEP_SETUP_2383:         ; 39:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST Z,r04                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2383            ; 39:43

    STEP_SETUP_2384:         ; 39:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2384            ; 39:44

    STEP_SETUP_2385:         ; 39:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2385            ; 39:45

    STEP_SETUP_2386:         ; 39:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2386            ; 39:46

    STEP_SETUP_2387:         ; 39:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2387            ; 39:47

    STEP_SETUP_2388:         ; 39:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2388            ; 39:48

    STEP_SETUP_2389:         ; 39:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 254 in cache register
    ST Z,r24                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_2389            ; 39:49

    STEP_SETUP_2390:         ; 39:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2390            ; 39:50

    STEP_SETUP_2391:         ; 39:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2391            ; 39:51

    STEP_SETUP_2392:         ; 39:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2392            ; 39:52

    STEP_SETUP_2393:         ; 39:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2393            ; 39:53

    STEP_SETUP_2394:         ; 39:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2394            ; 39:54

    STEP_SETUP_2395:         ; 39:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2395            ; 39:55

    STEP_SETUP_2396:         ; 39:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5e             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2396            ; 39:56

    STEP_SETUP_2397:         ; 39:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2397            ; 39:57

    STEP_SETUP_2398:         ; 39:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2398            ; 39:58

    STEP_SETUP_2399:         ; 39:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 222 in cache register
    ST Z,r14                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_2399            ; 39:59

    STEP_SETUP_2400:         ; 40:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2400            ; 40:00

    STEP_SETUP_2401:         ; 40:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2401            ; 40:01

    STEP_SETUP_2402:         ; 40:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2402            ; 40:02

    STEP_SETUP_2403:         ; 40:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2403            ; 40:03

    STEP_SETUP_2404:         ; 40:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2404            ; 40:04

    STEP_SETUP_2405:         ; 40:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2405            ; 40:05

    STEP_SETUP_2406:         ; 40:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2406            ; 40:06

    STEP_SETUP_2407:         ; 40:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2407            ; 40:07

    STEP_SETUP_2408:         ; 40:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2408            ; 40:08

    STEP_SETUP_2409:         ; 40:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2409            ; 40:09

    STEP_SETUP_2410:         ; 40:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2410            ; 40:10

    STEP_SETUP_2411:         ; 40:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2411            ; 40:11

    STEP_SETUP_2412:         ; 40:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2412            ; 40:12

    STEP_SETUP_2413:         ; 40:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2413            ; 40:13

    STEP_SETUP_2414:         ; 40:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2414            ; 40:14

    STEP_SETUP_2415:         ; 40:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2415            ; 40:15

    STEP_SETUP_2416:         ; 40:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2416            ; 40:16

    STEP_SETUP_2417:         ; 40:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2417            ; 40:17

    STEP_SETUP_2418:         ; 40:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2418            ; 40:18

    STEP_SETUP_2419:         ; 40:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2419            ; 40:19

    STEP_SETUP_2420:         ; 40:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2420            ; 40:20

    STEP_SETUP_2421:         ; 40:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2421            ; 40:21

    STEP_SETUP_2422:         ; 40:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2422            ; 40:22

    STEP_SETUP_2423:         ; 40:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2423            ; 40:23

    STEP_SETUP_2424:         ; 40:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2424            ; 40:24

    STEP_SETUP_2425:         ; 40:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2425            ; 40:25

    STEP_SETUP_2426:         ; 40:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2426            ; 40:26

    STEP_SETUP_2427:         ; 40:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2427            ; 40:27

    STEP_SETUP_2428:         ; 40:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2428            ; 40:28

    STEP_SETUP_2429:         ; 40:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2429            ; 40:29

    STEP_SETUP_2430:         ; 40:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2430            ; 40:30

    STEP_SETUP_2431:         ; 40:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2431            ; 40:31

    STEP_SETUP_2432:         ; 40:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2432            ; 40:32

    STEP_SETUP_2433:         ; 40:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2433            ; 40:33

    STEP_SETUP_2434:         ; 40:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2434            ; 40:34

    STEP_SETUP_2435:         ; 40:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2435            ; 40:35

    STEP_SETUP_2436:         ; 40:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2436            ; 40:36

    STEP_SETUP_2437:         ; 40:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2437            ; 40:37

    STEP_SETUP_2438:         ; 40:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2438            ; 40:38

    STEP_SETUP_2439:         ; 40:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2439            ; 40:39

    STEP_SETUP_2440:         ; 40:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2440            ; 40:40

    STEP_SETUP_2441:         ; 40:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2441            ; 40:41

    STEP_SETUP_2442:         ; 40:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2442            ; 40:42

    STEP_SETUP_2443:         ; 40:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2443            ; 40:43

    STEP_SETUP_2444:         ; 40:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2444            ; 40:44

    STEP_SETUP_2445:         ; 40:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2445            ; 40:45

    STEP_SETUP_2446:         ; 40:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2446            ; 40:46

    STEP_SETUP_2447:         ; 40:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2447            ; 40:47

    STEP_SETUP_2448:         ; 40:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2448            ; 40:48

    STEP_SETUP_2449:         ; 40:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2449            ; 40:49

    STEP_SETUP_2450:         ; 40:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2450            ; 40:50

    STEP_SETUP_2451:         ; 40:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2451            ; 40:51

    STEP_SETUP_2452:         ; 40:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2452            ; 40:52

    STEP_SETUP_2453:         ; 40:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2453            ; 40:53

    STEP_SETUP_2454:         ; 40:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2454            ; 40:54

    STEP_SETUP_2455:         ; 40:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2455            ; 40:55

    STEP_SETUP_2456:         ; 40:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2456            ; 40:56

    STEP_SETUP_2457:         ; 40:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2457            ; 40:57

    STEP_SETUP_2458:         ; 40:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2458            ; 40:58

    STEP_SETUP_2459:         ; 40:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2459            ; 40:59

    STEP_SETUP_2460:         ; 41:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2460            ; 41:00

    STEP_SETUP_2461:         ; 41:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2461            ; 41:01

    STEP_SETUP_2462:         ; 41:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2462            ; 41:02

    STEP_SETUP_2463:         ; 41:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2463            ; 41:03

    STEP_SETUP_2464:         ; 41:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2464            ; 41:04

    STEP_SETUP_2465:         ; 41:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2465            ; 41:05

    STEP_SETUP_2466:         ; 41:06
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2466            ; 41:06

    STEP_SETUP_2467:         ; 41:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2467            ; 41:07

    STEP_SETUP_2468:         ; 41:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2468            ; 41:08

    STEP_SETUP_2469:         ; 41:09
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2469            ; 41:09

    STEP_SETUP_2470:         ; 41:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2470            ; 41:10

    STEP_SETUP_2471:         ; 41:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2471            ; 41:11

    STEP_SETUP_2472:         ; 41:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2472            ; 41:12

    STEP_SETUP_2473:         ; 41:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2473            ; 41:13

    STEP_SETUP_2474:         ; 41:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2474            ; 41:14

    STEP_SETUP_2475:         ; 41:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2475            ; 41:15

    STEP_SETUP_2476:         ; 41:16
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2476            ; 41:16

    STEP_SETUP_2477:         ; 41:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2477            ; 41:17

    STEP_SETUP_2478:         ; 41:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2478            ; 41:18

    STEP_SETUP_2479:         ; 41:19
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2479            ; 41:19

    STEP_SETUP_2480:         ; 41:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2480            ; 41:20

    STEP_SETUP_2481:         ; 41:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2481            ; 41:21

    STEP_SETUP_2482:         ; 41:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2482            ; 41:22

    STEP_SETUP_2483:         ; 41:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2483            ; 41:23

    STEP_SETUP_2484:         ; 41:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2484            ; 41:24

    STEP_SETUP_2485:         ; 41:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2485            ; 41:25

    STEP_SETUP_2486:         ; 41:26
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2486            ; 41:26

    STEP_SETUP_2487:         ; 41:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2487            ; 41:27

    STEP_SETUP_2488:         ; 41:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2488            ; 41:28

    STEP_SETUP_2489:         ; 41:29
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2489            ; 41:29

    STEP_SETUP_2490:         ; 41:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2490            ; 41:30

    STEP_SETUP_2491:         ; 41:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2491            ; 41:31

    STEP_SETUP_2492:         ; 41:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2492            ; 41:32

    STEP_SETUP_2493:         ; 41:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2493            ; 41:33

    STEP_SETUP_2494:         ; 41:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2494            ; 41:34

    STEP_SETUP_2495:         ; 41:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2495            ; 41:35

    STEP_SETUP_2496:         ; 41:36
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2496            ; 41:36

    STEP_SETUP_2497:         ; 41:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2497            ; 41:37

    STEP_SETUP_2498:         ; 41:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2498            ; 41:38

    STEP_SETUP_2499:         ; 41:39
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2499            ; 41:39

    STEP_SETUP_2500:         ; 41:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2500            ; 41:40

    STEP_SETUP_2501:         ; 41:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2501            ; 41:41

    STEP_SETUP_2502:         ; 41:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2502            ; 41:42

    STEP_SETUP_2503:         ; 41:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2503            ; 41:43

    STEP_SETUP_2504:         ; 41:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2504            ; 41:44

    STEP_SETUP_2505:         ; 41:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2505            ; 41:45

    STEP_SETUP_2506:         ; 41:46
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2506            ; 41:46

    STEP_SETUP_2507:         ; 41:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2507            ; 41:47

    STEP_SETUP_2508:         ; 41:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2508            ; 41:48

    STEP_SETUP_2509:         ; 41:49
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2509            ; 41:49

    STEP_SETUP_2510:         ; 41:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2510            ; 41:50

    STEP_SETUP_2511:         ; 41:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2511            ; 41:51

    STEP_SETUP_2512:         ; 41:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2512            ; 41:52

    STEP_SETUP_2513:         ; 41:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2513            ; 41:53

    STEP_SETUP_2514:         ; 41:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2514            ; 41:54

    STEP_SETUP_2515:         ; 41:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2515            ; 41:55

    STEP_SETUP_2516:         ; 41:56
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2516            ; 41:56

    STEP_SETUP_2517:         ; 41:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2517            ; 41:57

    STEP_SETUP_2518:         ; 41:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2518            ; 41:58

    STEP_SETUP_2519:         ; 41:59
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2519            ; 41:59

    STEP_SETUP_2520:         ; 42:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2520            ; 42:00

    STEP_SETUP_2521:         ; 42:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2521            ; 42:01

    STEP_SETUP_2522:         ; 42:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2522            ; 42:02

    STEP_SETUP_2523:         ; 42:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2523            ; 42:03

    STEP_SETUP_2524:         ; 42:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2524            ; 42:04

    STEP_SETUP_2525:         ; 42:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2525            ; 42:05

    STEP_SETUP_2526:         ; 42:06
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2526            ; 42:06

    STEP_SETUP_2527:         ; 42:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2527            ; 42:07

    STEP_SETUP_2528:         ; 42:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2528            ; 42:08

    STEP_SETUP_2529:         ; 42:09
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2529            ; 42:09

    STEP_SETUP_2530:         ; 42:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2530            ; 42:10

    STEP_SETUP_2531:         ; 42:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2531            ; 42:11

    STEP_SETUP_2532:         ; 42:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2532            ; 42:12

    STEP_SETUP_2533:         ; 42:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2533            ; 42:13

    STEP_SETUP_2534:         ; 42:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2534            ; 42:14

    STEP_SETUP_2535:         ; 42:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2535            ; 42:15

    STEP_SETUP_2536:         ; 42:16
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2536            ; 42:16

    STEP_SETUP_2537:         ; 42:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2537            ; 42:17

    STEP_SETUP_2538:         ; 42:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2538            ; 42:18

    STEP_SETUP_2539:         ; 42:19
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2539            ; 42:19

    STEP_SETUP_2540:         ; 42:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2540            ; 42:20

    STEP_SETUP_2541:         ; 42:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2541            ; 42:21

    STEP_SETUP_2542:         ; 42:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2542            ; 42:22

    STEP_SETUP_2543:         ; 42:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2543            ; 42:23

    STEP_SETUP_2544:         ; 42:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2544            ; 42:24

    STEP_SETUP_2545:         ; 42:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2545            ; 42:25

    STEP_SETUP_2546:         ; 42:26
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2546            ; 42:26

    STEP_SETUP_2547:         ; 42:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2547            ; 42:27

    STEP_SETUP_2548:         ; 42:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2548            ; 42:28

    STEP_SETUP_2549:         ; 42:29
    LDI r18,0xd6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2549            ; 42:29

    STEP_SETUP_2550:         ; 42:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2550            ; 42:30

    STEP_SETUP_2551:         ; 42:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2551            ; 42:31

    STEP_SETUP_2552:         ; 42:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2552            ; 42:32

    STEP_SETUP_2553:         ; 42:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2553            ; 42:33

    STEP_SETUP_2554:         ; 42:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2554            ; 42:34

    STEP_SETUP_2555:         ; 42:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2555            ; 42:35

    STEP_SETUP_2556:         ; 42:36
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2556            ; 42:36

    STEP_SETUP_2557:         ; 42:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2557            ; 42:37

    STEP_SETUP_2558:         ; 42:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2558            ; 42:38

    STEP_SETUP_2559:         ; 42:39
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2559            ; 42:39

    STEP_SETUP_2560:         ; 42:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2560            ; 42:40

    STEP_SETUP_2561:         ; 42:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2561            ; 42:41

    STEP_SETUP_2562:         ; 42:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2562            ; 42:42

    STEP_SETUP_2563:         ; 42:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2563            ; 42:43

    STEP_SETUP_2564:         ; 42:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2564            ; 42:44

    STEP_SETUP_2565:         ; 42:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2565            ; 42:45

    STEP_SETUP_2566:         ; 42:46
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2566            ; 42:46

    STEP_SETUP_2567:         ; 42:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2567            ; 42:47

    STEP_SETUP_2568:         ; 42:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2568            ; 42:48

    STEP_SETUP_2569:         ; 42:49
    LDI r18,0xe6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2569            ; 42:49

    STEP_SETUP_2570:         ; 42:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2570            ; 42:50

    STEP_SETUP_2571:         ; 42:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2571            ; 42:51

    STEP_SETUP_2572:         ; 42:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2572            ; 42:52

    STEP_SETUP_2573:         ; 42:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2573            ; 42:53

    STEP_SETUP_2574:         ; 42:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2574            ; 42:54

    STEP_SETUP_2575:         ; 42:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2575            ; 42:55

    STEP_SETUP_2576:         ; 42:56
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2576            ; 42:56

    STEP_SETUP_2577:         ; 42:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2577            ; 42:57

    STEP_SETUP_2578:         ; 42:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2578            ; 42:58

    STEP_SETUP_2579:         ; 42:59
    LDI r18,0xf6             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2579            ; 42:59

    STEP_SETUP_2580:         ; 43:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2580            ; 43:00

    STEP_SETUP_2581:         ; 43:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2581            ; 43:01

    STEP_SETUP_2582:         ; 43:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2582            ; 43:02

    STEP_SETUP_2583:         ; 43:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2583            ; 43:03

    STEP_SETUP_2584:         ; 43:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2584            ; 43:04

    STEP_SETUP_2585:         ; 43:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2585            ; 43:05

    STEP_SETUP_2586:         ; 43:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2586            ; 43:06

    STEP_SETUP_2587:         ; 43:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2587            ; 43:07

    STEP_SETUP_2588:         ; 43:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2588            ; 43:08

    STEP_SETUP_2589:         ; 43:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2589            ; 43:09

    STEP_SETUP_2590:         ; 43:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2590            ; 43:10

    STEP_SETUP_2591:         ; 43:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2591            ; 43:11

    STEP_SETUP_2592:         ; 43:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2592            ; 43:12

    STEP_SETUP_2593:         ; 43:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2593            ; 43:13

    STEP_SETUP_2594:         ; 43:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2594            ; 43:14

    STEP_SETUP_2595:         ; 43:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2595            ; 43:15

    STEP_SETUP_2596:         ; 43:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2596            ; 43:16

    STEP_SETUP_2597:         ; 43:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2597            ; 43:17

    STEP_SETUP_2598:         ; 43:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2598            ; 43:18

    STEP_SETUP_2599:         ; 43:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2599            ; 43:19

    STEP_SETUP_2600:         ; 43:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2600            ; 43:20

    STEP_SETUP_2601:         ; 43:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2601            ; 43:21

    STEP_SETUP_2602:         ; 43:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2602            ; 43:22

    STEP_SETUP_2603:         ; 43:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2603            ; 43:23

    STEP_SETUP_2604:         ; 43:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2604            ; 43:24

    STEP_SETUP_2605:         ; 43:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2605            ; 43:25

    STEP_SETUP_2606:         ; 43:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2606            ; 43:26

    STEP_SETUP_2607:         ; 43:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2607            ; 43:27

    STEP_SETUP_2608:         ; 43:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2608            ; 43:28

    STEP_SETUP_2609:         ; 43:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2609            ; 43:29

    STEP_SETUP_2610:         ; 43:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2610            ; 43:30

    STEP_SETUP_2611:         ; 43:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2611            ; 43:31

    STEP_SETUP_2612:         ; 43:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2612            ; 43:32

    STEP_SETUP_2613:         ; 43:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2613            ; 43:33

    STEP_SETUP_2614:         ; 43:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2614            ; 43:34

    STEP_SETUP_2615:         ; 43:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2615            ; 43:35

    STEP_SETUP_2616:         ; 43:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2616            ; 43:36

    STEP_SETUP_2617:         ; 43:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2617            ; 43:37

    STEP_SETUP_2618:         ; 43:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2618            ; 43:38

    STEP_SETUP_2619:         ; 43:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2619            ; 43:39

    STEP_SETUP_2620:         ; 43:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2620            ; 43:40

    STEP_SETUP_2621:         ; 43:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2621            ; 43:41

    STEP_SETUP_2622:         ; 43:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2622            ; 43:42

    STEP_SETUP_2623:         ; 43:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2623            ; 43:43

    STEP_SETUP_2624:         ; 43:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2624            ; 43:44

    STEP_SETUP_2625:         ; 43:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2625            ; 43:45

    STEP_SETUP_2626:         ; 43:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2626            ; 43:46

    STEP_SETUP_2627:         ; 43:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2627            ; 43:47

    STEP_SETUP_2628:         ; 43:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2628            ; 43:48

    STEP_SETUP_2629:         ; 43:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2629            ; 43:49

    STEP_SETUP_2630:         ; 43:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2630            ; 43:50

    STEP_SETUP_2631:         ; 43:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2631            ; 43:51

    STEP_SETUP_2632:         ; 43:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2632            ; 43:52

    STEP_SETUP_2633:         ; 43:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2633            ; 43:53

    STEP_SETUP_2634:         ; 43:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2634            ; 43:54

    STEP_SETUP_2635:         ; 43:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2635            ; 43:55

    STEP_SETUP_2636:         ; 43:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2636            ; 43:56

    STEP_SETUP_2637:         ; 43:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2637            ; 43:57

    STEP_SETUP_2638:         ; 43:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2638            ; 43:58

    STEP_SETUP_2639:         ; 43:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2639            ; 43:59

    STEP_SETUP_2640:         ; 44:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2640            ; 44:00

    STEP_SETUP_2641:         ; 44:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2641            ; 44:01

    STEP_SETUP_2642:         ; 44:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2642            ; 44:02

    STEP_SETUP_2643:         ; 44:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2643            ; 44:03

    STEP_SETUP_2644:         ; 44:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2644            ; 44:04

    STEP_SETUP_2645:         ; 44:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2645            ; 44:05

    STEP_SETUP_2646:         ; 44:06
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2646            ; 44:06

    STEP_SETUP_2647:         ; 44:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2647            ; 44:07

    STEP_SETUP_2648:         ; 44:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2648            ; 44:08

    STEP_SETUP_2649:         ; 44:09
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2649            ; 44:09

    STEP_SETUP_2650:         ; 44:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2650            ; 44:10

    STEP_SETUP_2651:         ; 44:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2651            ; 44:11

    STEP_SETUP_2652:         ; 44:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2652            ; 44:12

    STEP_SETUP_2653:         ; 44:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2653            ; 44:13

    STEP_SETUP_2654:         ; 44:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2654            ; 44:14

    STEP_SETUP_2655:         ; 44:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2655            ; 44:15

    STEP_SETUP_2656:         ; 44:16
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2656            ; 44:16

    STEP_SETUP_2657:         ; 44:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2657            ; 44:17

    STEP_SETUP_2658:         ; 44:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2658            ; 44:18

    STEP_SETUP_2659:         ; 44:19
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2659            ; 44:19

    STEP_SETUP_2660:         ; 44:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2660            ; 44:20

    STEP_SETUP_2661:         ; 44:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2661            ; 44:21

    STEP_SETUP_2662:         ; 44:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2662            ; 44:22

    STEP_SETUP_2663:         ; 44:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2663            ; 44:23

    STEP_SETUP_2664:         ; 44:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2664            ; 44:24

    STEP_SETUP_2665:         ; 44:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2665            ; 44:25

    STEP_SETUP_2666:         ; 44:26
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2666            ; 44:26

    STEP_SETUP_2667:         ; 44:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2667            ; 44:27

    STEP_SETUP_2668:         ; 44:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2668            ; 44:28

    STEP_SETUP_2669:         ; 44:29
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2669            ; 44:29

    STEP_SETUP_2670:         ; 44:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2670            ; 44:30

    STEP_SETUP_2671:         ; 44:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2671            ; 44:31

    STEP_SETUP_2672:         ; 44:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2672            ; 44:32

    STEP_SETUP_2673:         ; 44:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2673            ; 44:33

    STEP_SETUP_2674:         ; 44:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2674            ; 44:34

    STEP_SETUP_2675:         ; 44:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2675            ; 44:35

    STEP_SETUP_2676:         ; 44:36
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2676            ; 44:36

    STEP_SETUP_2677:         ; 44:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2677            ; 44:37

    STEP_SETUP_2678:         ; 44:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2678            ; 44:38

    STEP_SETUP_2679:         ; 44:39
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2679            ; 44:39

    STEP_SETUP_2680:         ; 44:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2680            ; 44:40

    STEP_SETUP_2681:         ; 44:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2681            ; 44:41

    STEP_SETUP_2682:         ; 44:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2682            ; 44:42

    STEP_SETUP_2683:         ; 44:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2683            ; 44:43

    STEP_SETUP_2684:         ; 44:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2684            ; 44:44

    STEP_SETUP_2685:         ; 44:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2685            ; 44:45

    STEP_SETUP_2686:         ; 44:46
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2686            ; 44:46

    STEP_SETUP_2687:         ; 44:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2687            ; 44:47

    STEP_SETUP_2688:         ; 44:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2688            ; 44:48

    STEP_SETUP_2689:         ; 44:49
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    LDI r18,0x80             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2689            ; 44:49

    STEP_SETUP_2690:         ; 44:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2690            ; 44:50

    STEP_SETUP_2691:         ; 44:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2691            ; 44:51

    STEP_SETUP_2692:         ; 44:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2692            ; 44:52

    STEP_SETUP_2693:         ; 44:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2693            ; 44:53

    STEP_SETUP_2694:         ; 44:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2694            ; 44:54

    STEP_SETUP_2695:         ; 44:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2695            ; 44:55

    STEP_SETUP_2696:         ; 44:56
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2696            ; 44:56

    STEP_SETUP_2697:         ; 44:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2697            ; 44:57

    STEP_SETUP_2698:         ; 44:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2698            ; 44:58

    STEP_SETUP_2699:         ; 44:59
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    LDI r18,0xa0             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_2699            ; 44:59

    STEP_SETUP_2700:         ; 45:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2700            ; 45:00

    STEP_SETUP_2701:         ; 45:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2701            ; 45:01

    STEP_SETUP_2702:         ; 45:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2702            ; 45:02

    STEP_SETUP_2703:         ; 45:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2703            ; 45:03

    STEP_SETUP_2704:         ; 45:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2704            ; 45:04

    STEP_SETUP_2705:         ; 45:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2705            ; 45:05

    STEP_SETUP_2706:         ; 45:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2706            ; 45:06

    STEP_SETUP_2707:         ; 45:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2707            ; 45:07

    STEP_SETUP_2708:         ; 45:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2708            ; 45:08

    STEP_SETUP_2709:         ; 45:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2709            ; 45:09

    STEP_SETUP_2710:         ; 45:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2710            ; 45:10

    STEP_SETUP_2711:         ; 45:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2711            ; 45:11

    STEP_SETUP_2712:         ; 45:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2712            ; 45:12

    STEP_SETUP_2713:         ; 45:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2713            ; 45:13

    STEP_SETUP_2714:         ; 45:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2714            ; 45:14

    STEP_SETUP_2715:         ; 45:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2715            ; 45:15

    STEP_SETUP_2716:         ; 45:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2716            ; 45:16

    STEP_SETUP_2717:         ; 45:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2717            ; 45:17

    STEP_SETUP_2718:         ; 45:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2718            ; 45:18

    STEP_SETUP_2719:         ; 45:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2719            ; 45:19

    STEP_SETUP_2720:         ; 45:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2720            ; 45:20

    STEP_SETUP_2721:         ; 45:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2721            ; 45:21

    STEP_SETUP_2722:         ; 45:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2722            ; 45:22

    STEP_SETUP_2723:         ; 45:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2723            ; 45:23

    STEP_SETUP_2724:         ; 45:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2724            ; 45:24

    STEP_SETUP_2725:         ; 45:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2725            ; 45:25

    STEP_SETUP_2726:         ; 45:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2726            ; 45:26

    STEP_SETUP_2727:         ; 45:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2727            ; 45:27

    STEP_SETUP_2728:         ; 45:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2728            ; 45:28

    STEP_SETUP_2729:         ; 45:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2729            ; 45:29

    STEP_SETUP_2730:         ; 45:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2730            ; 45:30

    STEP_SETUP_2731:         ; 45:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2731            ; 45:31

    STEP_SETUP_2732:         ; 45:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2732            ; 45:32

    STEP_SETUP_2733:         ; 45:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2733            ; 45:33

    STEP_SETUP_2734:         ; 45:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2734            ; 45:34

    STEP_SETUP_2735:         ; 45:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2735            ; 45:35

    STEP_SETUP_2736:         ; 45:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2736            ; 45:36

    STEP_SETUP_2737:         ; 45:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2737            ; 45:37

    STEP_SETUP_2738:         ; 45:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2738            ; 45:38

    STEP_SETUP_2739:         ; 45:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2739            ; 45:39

    STEP_SETUP_2740:         ; 45:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2740            ; 45:40

    STEP_SETUP_2741:         ; 45:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2741            ; 45:41

    STEP_SETUP_2742:         ; 45:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2742            ; 45:42

    STEP_SETUP_2743:         ; 45:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2743            ; 45:43

    STEP_SETUP_2744:         ; 45:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2744            ; 45:44

    STEP_SETUP_2745:         ; 45:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2745            ; 45:45

    STEP_SETUP_2746:         ; 45:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2746            ; 45:46

    STEP_SETUP_2747:         ; 45:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2747            ; 45:47

    STEP_SETUP_2748:         ; 45:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2748            ; 45:48

    STEP_SETUP_2749:         ; 45:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2749            ; 45:49

    STEP_SETUP_2750:         ; 45:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2750            ; 45:50

    STEP_SETUP_2751:         ; 45:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2751            ; 45:51

    STEP_SETUP_2752:         ; 45:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2752            ; 45:52

    STEP_SETUP_2753:         ; 45:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2753            ; 45:53

    STEP_SETUP_2754:         ; 45:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2754            ; 45:54

    STEP_SETUP_2755:         ; 45:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2755            ; 45:55

    STEP_SETUP_2756:         ; 45:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2756            ; 45:56

    STEP_SETUP_2757:         ; 45:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2757            ; 45:57

    STEP_SETUP_2758:         ; 45:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2758            ; 45:58

    STEP_SETUP_2759:         ; 45:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2759            ; 45:59

    STEP_SETUP_2760:         ; 46:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2760            ; 46:00

    STEP_SETUP_2761:         ; 46:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2761            ; 46:01

    STEP_SETUP_2762:         ; 46:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2762            ; 46:02

    STEP_SETUP_2763:         ; 46:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2763            ; 46:03

    STEP_SETUP_2764:         ; 46:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2764            ; 46:04

    STEP_SETUP_2765:         ; 46:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2765            ; 46:05

    STEP_SETUP_2766:         ; 46:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2766            ; 46:06

    STEP_SETUP_2767:         ; 46:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2767            ; 46:07

    STEP_SETUP_2768:         ; 46:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2768            ; 46:08

    STEP_SETUP_2769:         ; 46:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2769            ; 46:09

    STEP_SETUP_2770:         ; 46:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2770            ; 46:10

    STEP_SETUP_2771:         ; 46:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2771            ; 46:11

    STEP_SETUP_2772:         ; 46:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2772            ; 46:12

    STEP_SETUP_2773:         ; 46:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2773            ; 46:13

    STEP_SETUP_2774:         ; 46:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2774            ; 46:14

    STEP_SETUP_2775:         ; 46:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2775            ; 46:15

    STEP_SETUP_2776:         ; 46:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2776            ; 46:16

    STEP_SETUP_2777:         ; 46:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2777            ; 46:17

    STEP_SETUP_2778:         ; 46:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2778            ; 46:18

    STEP_SETUP_2779:         ; 46:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2779            ; 46:19

    STEP_SETUP_2780:         ; 46:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2780            ; 46:20

    STEP_SETUP_2781:         ; 46:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2781            ; 46:21

    STEP_SETUP_2782:         ; 46:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2782            ; 46:22

    STEP_SETUP_2783:         ; 46:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2783            ; 46:23

    STEP_SETUP_2784:         ; 46:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2784            ; 46:24

    STEP_SETUP_2785:         ; 46:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2785            ; 46:25

    STEP_SETUP_2786:         ; 46:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2786            ; 46:26

    STEP_SETUP_2787:         ; 46:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2787            ; 46:27

    STEP_SETUP_2788:         ; 46:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2788            ; 46:28

    STEP_SETUP_2789:         ; 46:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2789            ; 46:29

    STEP_SETUP_2790:         ; 46:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2790            ; 46:30

    STEP_SETUP_2791:         ; 46:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2791            ; 46:31

    STEP_SETUP_2792:         ; 46:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2792            ; 46:32

    STEP_SETUP_2793:         ; 46:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2793            ; 46:33

    STEP_SETUP_2794:         ; 46:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2794            ; 46:34

    STEP_SETUP_2795:         ; 46:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2795            ; 46:35

    STEP_SETUP_2796:         ; 46:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x67             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2796            ; 46:36

    STEP_SETUP_2797:         ; 46:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2797            ; 46:37

    STEP_SETUP_2798:         ; 46:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2798            ; 46:38

    STEP_SETUP_2799:         ; 46:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2799            ; 46:39

    STEP_SETUP_2800:         ; 46:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2800            ; 46:40

    STEP_SETUP_2801:         ; 46:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2801            ; 46:41

    STEP_SETUP_2802:         ; 46:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2802            ; 46:42

    STEP_SETUP_2803:         ; 46:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2803            ; 46:43

    STEP_SETUP_2804:         ; 46:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2804            ; 46:44

    STEP_SETUP_2805:         ; 46:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2805            ; 46:45

    STEP_SETUP_2806:         ; 46:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x77             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2806            ; 46:46

    STEP_SETUP_2807:         ; 46:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2807            ; 46:47

    STEP_SETUP_2808:         ; 46:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2808            ; 46:48

    STEP_SETUP_2809:         ; 46:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2809            ; 46:49

    STEP_SETUP_2810:         ; 46:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2810            ; 46:50

    STEP_SETUP_2811:         ; 46:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2811            ; 46:51

    STEP_SETUP_2812:         ; 46:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2812            ; 46:52

    STEP_SETUP_2813:         ; 46:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x97             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2813            ; 46:53

    STEP_SETUP_2814:         ; 46:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2814            ; 46:54

    STEP_SETUP_2815:         ; 46:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2815            ; 46:55

    STEP_SETUP_2816:         ; 46:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x57             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2816            ; 46:56

    STEP_SETUP_2817:         ; 46:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2817            ; 46:57

    STEP_SETUP_2818:         ; 46:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2818            ; 46:58

    STEP_SETUP_2819:         ; 46:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd7             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2819            ; 46:59

    STEP_SETUP_2820:         ; 47:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2820            ; 47:00

    STEP_SETUP_2821:         ; 47:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2821            ; 47:01

    STEP_SETUP_2822:         ; 47:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2822            ; 47:02

    STEP_SETUP_2823:         ; 47:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2823            ; 47:03

    STEP_SETUP_2824:         ; 47:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2824            ; 47:04

    STEP_SETUP_2825:         ; 47:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2825            ; 47:05

    STEP_SETUP_2826:         ; 47:06
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2826            ; 47:06

    STEP_SETUP_2827:         ; 47:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2827            ; 47:07

    STEP_SETUP_2828:         ; 47:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2828            ; 47:08

    STEP_SETUP_2829:         ; 47:09
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2829            ; 47:09

    STEP_SETUP_2830:         ; 47:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2830            ; 47:10

    STEP_SETUP_2831:         ; 47:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2831            ; 47:11

    STEP_SETUP_2832:         ; 47:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2832            ; 47:12

    STEP_SETUP_2833:         ; 47:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2833            ; 47:13

    STEP_SETUP_2834:         ; 47:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2834            ; 47:14

    STEP_SETUP_2835:         ; 47:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2835            ; 47:15

    STEP_SETUP_2836:         ; 47:16
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2836            ; 47:16

    STEP_SETUP_2837:         ; 47:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2837            ; 47:17

    STEP_SETUP_2838:         ; 47:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2838            ; 47:18

    STEP_SETUP_2839:         ; 47:19
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2839            ; 47:19

    STEP_SETUP_2840:         ; 47:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2840            ; 47:20

    STEP_SETUP_2841:         ; 47:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2841            ; 47:21

    STEP_SETUP_2842:         ; 47:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2842            ; 47:22

    STEP_SETUP_2843:         ; 47:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2843            ; 47:23

    STEP_SETUP_2844:         ; 47:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2844            ; 47:24

    STEP_SETUP_2845:         ; 47:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2845            ; 47:25

    STEP_SETUP_2846:         ; 47:26
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2846            ; 47:26

    STEP_SETUP_2847:         ; 47:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2847            ; 47:27

    STEP_SETUP_2848:         ; 47:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2848            ; 47:28

    STEP_SETUP_2849:         ; 47:29
    LDI r18,0xda             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2849            ; 47:29

    STEP_SETUP_2850:         ; 47:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2850            ; 47:30

    STEP_SETUP_2851:         ; 47:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2851            ; 47:31

    STEP_SETUP_2852:         ; 47:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2852            ; 47:32

    STEP_SETUP_2853:         ; 47:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 171 in cache register
    ST Z,r11                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2853            ; 47:33

    STEP_SETUP_2854:         ; 47:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2854            ; 47:34

    STEP_SETUP_2855:         ; 47:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2855            ; 47:35

    STEP_SETUP_2856:         ; 47:36
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2856            ; 47:36

    STEP_SETUP_2857:         ; 47:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2857            ; 47:37

    STEP_SETUP_2858:         ; 47:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2858            ; 47:38

    STEP_SETUP_2859:         ; 47:39
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 235 in cache register
    ST Z,r07                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2859            ; 47:39

    STEP_SETUP_2860:         ; 47:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2860            ; 47:40

    STEP_SETUP_2861:         ; 47:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2861            ; 47:41

    STEP_SETUP_2862:         ; 47:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2862            ; 47:42

    STEP_SETUP_2863:         ; 47:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 187 in cache register
    ST Z,r13                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2863            ; 47:43

    STEP_SETUP_2864:         ; 47:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2864            ; 47:44

    STEP_SETUP_2865:         ; 47:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2865            ; 47:45

    STEP_SETUP_2866:         ; 47:46
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2866            ; 47:46

    STEP_SETUP_2867:         ; 47:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2867            ; 47:47

    STEP_SETUP_2868:         ; 47:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2868            ; 47:48

    STEP_SETUP_2869:         ; 47:49
    // Found value 234 in cache register
    ST Y,r23                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 251 in cache register
    ST Z,r06                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2869            ; 47:49

    STEP_SETUP_2870:         ; 47:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2870            ; 47:50

    STEP_SETUP_2871:         ; 47:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2871            ; 47:51

    STEP_SETUP_2872:         ; 47:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2872            ; 47:52

    STEP_SETUP_2873:         ; 47:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2873            ; 47:53

    STEP_SETUP_2874:         ; 47:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2874            ; 47:54

    STEP_SETUP_2875:         ; 47:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2875            ; 47:55

    STEP_SETUP_2876:         ; 47:56
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5b             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2876            ; 47:56

    STEP_SETUP_2877:         ; 47:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2877            ; 47:57

    STEP_SETUP_2878:         ; 47:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2878            ; 47:58

    STEP_SETUP_2879:         ; 47:59
    // Found value 250 in cache register
    ST Y,r03                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdb             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2879            ; 47:59

    STEP_SETUP_2880:         ; 48:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2880            ; 48:00

    STEP_SETUP_2881:         ; 48:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2881            ; 48:01

    STEP_SETUP_2882:         ; 48:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2882            ; 48:02

    STEP_SETUP_2883:         ; 48:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2883            ; 48:03

    STEP_SETUP_2884:         ; 48:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2884            ; 48:04

    STEP_SETUP_2885:         ; 48:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2885            ; 48:05

    STEP_SETUP_2886:         ; 48:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2886            ; 48:06

    STEP_SETUP_2887:         ; 48:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2887            ; 48:07

    STEP_SETUP_2888:         ; 48:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2888            ; 48:08

    STEP_SETUP_2889:         ; 48:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2889            ; 48:09

    STEP_SETUP_2890:         ; 48:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2890            ; 48:10

    STEP_SETUP_2891:         ; 48:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2891            ; 48:11

    STEP_SETUP_2892:         ; 48:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2892            ; 48:12

    STEP_SETUP_2893:         ; 48:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2893            ; 48:13

    STEP_SETUP_2894:         ; 48:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2894            ; 48:14

    STEP_SETUP_2895:         ; 48:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2895            ; 48:15

    STEP_SETUP_2896:         ; 48:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2896            ; 48:16

    STEP_SETUP_2897:         ; 48:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2897            ; 48:17

    STEP_SETUP_2898:         ; 48:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2898            ; 48:18

    STEP_SETUP_2899:         ; 48:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2899            ; 48:19

    STEP_SETUP_2900:         ; 48:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2900            ; 48:20

    STEP_SETUP_2901:         ; 48:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2901            ; 48:21

    STEP_SETUP_2902:         ; 48:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2902            ; 48:22

    STEP_SETUP_2903:         ; 48:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2903            ; 48:23

    STEP_SETUP_2904:         ; 48:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2904            ; 48:24

    STEP_SETUP_2905:         ; 48:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2905            ; 48:25

    STEP_SETUP_2906:         ; 48:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2906            ; 48:26

    STEP_SETUP_2907:         ; 48:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2907            ; 48:27

    STEP_SETUP_2908:         ; 48:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2908            ; 48:28

    STEP_SETUP_2909:         ; 48:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2909            ; 48:29

    STEP_SETUP_2910:         ; 48:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2910            ; 48:30

    STEP_SETUP_2911:         ; 48:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2911            ; 48:31

    STEP_SETUP_2912:         ; 48:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2912            ; 48:32

    STEP_SETUP_2913:         ; 48:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2913            ; 48:33

    STEP_SETUP_2914:         ; 48:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2914            ; 48:34

    STEP_SETUP_2915:         ; 48:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2915            ; 48:35

    STEP_SETUP_2916:         ; 48:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2916            ; 48:36

    STEP_SETUP_2917:         ; 48:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2917            ; 48:37

    STEP_SETUP_2918:         ; 48:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2918            ; 48:38

    STEP_SETUP_2919:         ; 48:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2919            ; 48:39

    STEP_SETUP_2920:         ; 48:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2920            ; 48:40

    STEP_SETUP_2921:         ; 48:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2921            ; 48:41

    STEP_SETUP_2922:         ; 48:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2922            ; 48:42

    STEP_SETUP_2923:         ; 48:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2923            ; 48:43

    STEP_SETUP_2924:         ; 48:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2924            ; 48:44

    STEP_SETUP_2925:         ; 48:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2925            ; 48:45

    STEP_SETUP_2926:         ; 48:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2926            ; 48:46

    STEP_SETUP_2927:         ; 48:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2927            ; 48:47

    STEP_SETUP_2928:         ; 48:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2928            ; 48:48

    STEP_SETUP_2929:         ; 48:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2929            ; 48:49

    STEP_SETUP_2930:         ; 48:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2930            ; 48:50

    STEP_SETUP_2931:         ; 48:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2931            ; 48:51

    STEP_SETUP_2932:         ; 48:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2932            ; 48:52

    STEP_SETUP_2933:         ; 48:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2933            ; 48:53

    STEP_SETUP_2934:         ; 48:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2934            ; 48:54

    STEP_SETUP_2935:         ; 48:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2935            ; 48:55

    STEP_SETUP_2936:         ; 48:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2936            ; 48:56

    STEP_SETUP_2937:         ; 48:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2937            ; 48:57

    STEP_SETUP_2938:         ; 48:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2938            ; 48:58

    STEP_SETUP_2939:         ; 48:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2939            ; 48:59

    STEP_SETUP_2940:         ; 49:00
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2940            ; 49:00

    STEP_SETUP_2941:         ; 49:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2941            ; 49:01

    STEP_SETUP_2942:         ; 49:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2942            ; 49:02

    STEP_SETUP_2943:         ; 49:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2943            ; 49:03

    STEP_SETUP_2944:         ; 49:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2944            ; 49:04

    STEP_SETUP_2945:         ; 49:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2945            ; 49:05

    STEP_SETUP_2946:         ; 49:06
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2946            ; 49:06

    STEP_SETUP_2947:         ; 49:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2947            ; 49:07

    STEP_SETUP_2948:         ; 49:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2948            ; 49:08

    STEP_SETUP_2949:         ; 49:09
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2949            ; 49:09

    STEP_SETUP_2950:         ; 49:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2950            ; 49:10

    STEP_SETUP_2951:         ; 49:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2951            ; 49:11

    STEP_SETUP_2952:         ; 49:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2952            ; 49:12

    STEP_SETUP_2953:         ; 49:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2953            ; 49:13

    STEP_SETUP_2954:         ; 49:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2954            ; 49:14

    STEP_SETUP_2955:         ; 49:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2955            ; 49:15

    STEP_SETUP_2956:         ; 49:16
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2956            ; 49:16

    STEP_SETUP_2957:         ; 49:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2957            ; 49:17

    STEP_SETUP_2958:         ; 49:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2958            ; 49:18

    STEP_SETUP_2959:         ; 49:19
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2959            ; 49:19

    STEP_SETUP_2960:         ; 49:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2960            ; 49:20

    STEP_SETUP_2961:         ; 49:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2961            ; 49:21

    STEP_SETUP_2962:         ; 49:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2962            ; 49:22

    STEP_SETUP_2963:         ; 49:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2963            ; 49:23

    STEP_SETUP_2964:         ; 49:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2964            ; 49:24

    STEP_SETUP_2965:         ; 49:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2965            ; 49:25

    STEP_SETUP_2966:         ; 49:26
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2966            ; 49:26

    STEP_SETUP_2967:         ; 49:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2967            ; 49:27

    STEP_SETUP_2968:         ; 49:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2968            ; 49:28

    STEP_SETUP_2969:         ; 49:29
    // Found value 222 in cache register
    ST Y,r14                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2969            ; 49:29

    STEP_SETUP_2970:         ; 49:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2970            ; 49:30

    STEP_SETUP_2971:         ; 49:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2971            ; 49:31

    STEP_SETUP_2972:         ; 49:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2972            ; 49:32

    STEP_SETUP_2973:         ; 49:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 175 in cache register
    ST Z,r05                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2973            ; 49:33

    STEP_SETUP_2974:         ; 49:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2974            ; 49:34

    STEP_SETUP_2975:         ; 49:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2975            ; 49:35

    STEP_SETUP_2976:         ; 49:36
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2976            ; 49:36

    STEP_SETUP_2977:         ; 49:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2977            ; 49:37

    STEP_SETUP_2978:         ; 49:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2978            ; 49:38

    STEP_SETUP_2979:         ; 49:39
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 239 in cache register
    ST Z,r25                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2979            ; 49:39

    STEP_SETUP_2980:         ; 49:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2980            ; 49:40

    STEP_SETUP_2981:         ; 49:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2981            ; 49:41

    STEP_SETUP_2982:         ; 49:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2982            ; 49:42

    STEP_SETUP_2983:         ; 49:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 191 in cache register
    ST Z,r00                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2983            ; 49:43

    STEP_SETUP_2984:         ; 49:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2984            ; 49:44

    STEP_SETUP_2985:         ; 49:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2985            ; 49:45

    STEP_SETUP_2986:         ; 49:46
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2986            ; 49:46

    STEP_SETUP_2987:         ; 49:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2987            ; 49:47

    STEP_SETUP_2988:         ; 49:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2988            ; 49:48

    STEP_SETUP_2989:         ; 49:49
    // Found value 238 in cache register
    ST Y,r22                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 255 in cache register
    ST Z,r21                 ; Z indirect access to LCD reg 10
    // Found value 136 in cache register
    STS 0x0D1E,r16           ; direct store to LCD register 14
    JMP STEP_2989            ; 49:49

    STEP_SETUP_2990:         ; 49:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2990            ; 49:50

    STEP_SETUP_2991:         ; 49:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2991            ; 49:51

    STEP_SETUP_2992:         ; 49:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2992            ; 49:52

    STEP_SETUP_2993:         ; 49:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2993            ; 49:53

    STEP_SETUP_2994:         ; 49:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2994            ; 49:54

    STEP_SETUP_2995:         ; 49:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_2995            ; 49:55

    STEP_SETUP_2996:         ; 49:56
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5f             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2996            ; 49:56

    STEP_SETUP_2997:         ; 49:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2997            ; 49:57

    STEP_SETUP_2998:         ; 49:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2998            ; 49:58

    STEP_SETUP_2999:         ; 49:59
    // Found value 254 in cache register
    ST Y,r24                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // Found value 223 in cache register
    ST Z,r15                 ; Z indirect access to LCD reg 10
    // Found value 168 in cache register
    STS 0x0D1E,r02           ; direct store to LCD register 14
    JMP STEP_2999            ; 49:59

    STEP_SETUP_3000:         ; 50:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3000            ; 50:00

    STEP_SETUP_3001:         ; 50:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3001            ; 50:01

    STEP_SETUP_3002:         ; 50:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3002            ; 50:02

    STEP_SETUP_3003:         ; 50:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3003            ; 50:03

    STEP_SETUP_3004:         ; 50:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3004            ; 50:04

    STEP_SETUP_3005:         ; 50:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x96             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3005            ; 50:05

    STEP_SETUP_3006:         ; 50:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3006            ; 50:06

    STEP_SETUP_3007:         ; 50:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3007            ; 50:07

    STEP_SETUP_3008:         ; 50:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3008            ; 50:08

    STEP_SETUP_3009:         ; 50:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3009            ; 50:09

    STEP_SETUP_3010:         ; 50:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3010            ; 50:10

    STEP_SETUP_3011:         ; 50:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3011            ; 50:11

    STEP_SETUP_3012:         ; 50:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3012            ; 50:12

    STEP_SETUP_3013:         ; 50:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3013            ; 50:13

    STEP_SETUP_3014:         ; 50:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3014            ; 50:14

    STEP_SETUP_3015:         ; 50:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x86             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3015            ; 50:15

    STEP_SETUP_3016:         ; 50:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3016            ; 50:16

    STEP_SETUP_3017:         ; 50:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3017            ; 50:17

    STEP_SETUP_3018:         ; 50:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3018            ; 50:18

    STEP_SETUP_3019:         ; 50:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3019            ; 50:19

    STEP_SETUP_3020:         ; 50:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3020            ; 50:20

    STEP_SETUP_3021:         ; 50:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3021            ; 50:21

    STEP_SETUP_3022:         ; 50:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3022            ; 50:22

    STEP_SETUP_3023:         ; 50:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3023            ; 50:23

    STEP_SETUP_3024:         ; 50:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3024            ; 50:24

    STEP_SETUP_3025:         ; 50:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3025            ; 50:25

    STEP_SETUP_3026:         ; 50:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3026            ; 50:26

    STEP_SETUP_3027:         ; 50:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3027            ; 50:27

    STEP_SETUP_3028:         ; 50:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3028            ; 50:28

    STEP_SETUP_3029:         ; 50:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3029            ; 50:29

    STEP_SETUP_3030:         ; 50:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3030            ; 50:30

    STEP_SETUP_3031:         ; 50:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3031            ; 50:31

    STEP_SETUP_3032:         ; 50:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3032            ; 50:32

    STEP_SETUP_3033:         ; 50:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3033            ; 50:33

    STEP_SETUP_3034:         ; 50:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3034            ; 50:34

    STEP_SETUP_3035:         ; 50:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3035            ; 50:35

    STEP_SETUP_3036:         ; 50:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3036            ; 50:36

    STEP_SETUP_3037:         ; 50:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3037            ; 50:37

    STEP_SETUP_3038:         ; 50:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3038            ; 50:38

    STEP_SETUP_3039:         ; 50:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3039            ; 50:39

    STEP_SETUP_3040:         ; 50:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3040            ; 50:40

    STEP_SETUP_3041:         ; 50:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3041            ; 50:41

    STEP_SETUP_3042:         ; 50:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3042            ; 50:42

    STEP_SETUP_3043:         ; 50:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3043            ; 50:43

    STEP_SETUP_3044:         ; 50:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3044            ; 50:44

    STEP_SETUP_3045:         ; 50:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3045            ; 50:45

    STEP_SETUP_3046:         ; 50:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3046            ; 50:46

    STEP_SETUP_3047:         ; 50:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3047            ; 50:47

    STEP_SETUP_3048:         ; 50:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3048            ; 50:48

    STEP_SETUP_3049:         ; 50:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3049            ; 50:49

    STEP_SETUP_3050:         ; 50:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3050            ; 50:50

    STEP_SETUP_3051:         ; 50:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3051            ; 50:51

    STEP_SETUP_3052:         ; 50:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3052            ; 50:52

    STEP_SETUP_3053:         ; 50:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3053            ; 50:53

    STEP_SETUP_3054:         ; 50:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3054            ; 50:54

    STEP_SETUP_3055:         ; 50:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xa6             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3055            ; 50:55

    STEP_SETUP_3056:         ; 50:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3056            ; 50:56

    STEP_SETUP_3057:         ; 50:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3057            ; 50:57

    STEP_SETUP_3058:         ; 50:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3058            ; 50:58

    STEP_SETUP_3059:         ; 50:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3059            ; 50:59

    STEP_SETUP_3060:         ; 51:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3060            ; 51:00

    STEP_SETUP_3061:         ; 51:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3061            ; 51:01

    STEP_SETUP_3062:         ; 51:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3062            ; 51:02

    STEP_SETUP_3063:         ; 51:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3063            ; 51:03

    STEP_SETUP_3064:         ; 51:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3064            ; 51:04

    STEP_SETUP_3065:         ; 51:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3065            ; 51:05

    STEP_SETUP_3066:         ; 51:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3066            ; 51:06

    STEP_SETUP_3067:         ; 51:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3067            ; 51:07

    STEP_SETUP_3068:         ; 51:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3068            ; 51:08

    STEP_SETUP_3069:         ; 51:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3069            ; 51:09

    STEP_SETUP_3070:         ; 51:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3070            ; 51:10

    STEP_SETUP_3071:         ; 51:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3071            ; 51:11

    STEP_SETUP_3072:         ; 51:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3072            ; 51:12

    STEP_SETUP_3073:         ; 51:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3073            ; 51:13

    STEP_SETUP_3074:         ; 51:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3074            ; 51:14

    STEP_SETUP_3075:         ; 51:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3075            ; 51:15

    STEP_SETUP_3076:         ; 51:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3076            ; 51:16

    STEP_SETUP_3077:         ; 51:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3077            ; 51:17

    STEP_SETUP_3078:         ; 51:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3078            ; 51:18

    STEP_SETUP_3079:         ; 51:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3079            ; 51:19

    STEP_SETUP_3080:         ; 51:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3080            ; 51:20

    STEP_SETUP_3081:         ; 51:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3081            ; 51:21

    STEP_SETUP_3082:         ; 51:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3082            ; 51:22

    STEP_SETUP_3083:         ; 51:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3083            ; 51:23

    STEP_SETUP_3084:         ; 51:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3084            ; 51:24

    STEP_SETUP_3085:         ; 51:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3085            ; 51:25

    STEP_SETUP_3086:         ; 51:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3086            ; 51:26

    STEP_SETUP_3087:         ; 51:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3087            ; 51:27

    STEP_SETUP_3088:         ; 51:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3088            ; 51:28

    STEP_SETUP_3089:         ; 51:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3089            ; 51:29

    STEP_SETUP_3090:         ; 51:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3090            ; 51:30

    STEP_SETUP_3091:         ; 51:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3091            ; 51:31

    STEP_SETUP_3092:         ; 51:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3092            ; 51:32

    STEP_SETUP_3093:         ; 51:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3093            ; 51:33

    STEP_SETUP_3094:         ; 51:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3094            ; 51:34

    STEP_SETUP_3095:         ; 51:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3095            ; 51:35

    STEP_SETUP_3096:         ; 51:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3096            ; 51:36

    STEP_SETUP_3097:         ; 51:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3097            ; 51:37

    STEP_SETUP_3098:         ; 51:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3098            ; 51:38

    STEP_SETUP_3099:         ; 51:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3099            ; 51:39

    STEP_SETUP_3100:         ; 51:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3100            ; 51:40

    STEP_SETUP_3101:         ; 51:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3101            ; 51:41

    STEP_SETUP_3102:         ; 51:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3102            ; 51:42

    STEP_SETUP_3103:         ; 51:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3103            ; 51:43

    STEP_SETUP_3104:         ; 51:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3104            ; 51:44

    STEP_SETUP_3105:         ; 51:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3105            ; 51:45

    STEP_SETUP_3106:         ; 51:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3106            ; 51:46

    STEP_SETUP_3107:         ; 51:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3107            ; 51:47

    STEP_SETUP_3108:         ; 51:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3108            ; 51:48

    STEP_SETUP_3109:         ; 51:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3109            ; 51:49

    STEP_SETUP_3110:         ; 51:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3110            ; 51:50

    STEP_SETUP_3111:         ; 51:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3111            ; 51:51

    STEP_SETUP_3112:         ; 51:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3112            ; 51:52

    STEP_SETUP_3113:         ; 51:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3113            ; 51:53

    STEP_SETUP_3114:         ; 51:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3114            ; 51:54

    STEP_SETUP_3115:         ; 51:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3115            ; 51:55

    STEP_SETUP_3116:         ; 51:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3116            ; 51:56

    STEP_SETUP_3117:         ; 51:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3117            ; 51:57

    STEP_SETUP_3118:         ; 51:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3118            ; 51:58

    STEP_SETUP_3119:         ; 51:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3119            ; 51:59

    STEP_SETUP_3120:         ; 52:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3120            ; 52:00

    STEP_SETUP_3121:         ; 52:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3121            ; 52:01

    STEP_SETUP_3122:         ; 52:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3122            ; 52:02

    STEP_SETUP_3123:         ; 52:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3123            ; 52:03

    STEP_SETUP_3124:         ; 52:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3124            ; 52:04

    STEP_SETUP_3125:         ; 52:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3125            ; 52:05

    STEP_SETUP_3126:         ; 52:06
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3126            ; 52:06

    STEP_SETUP_3127:         ; 52:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3127            ; 52:07

    STEP_SETUP_3128:         ; 52:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3128            ; 52:08

    STEP_SETUP_3129:         ; 52:09
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3129            ; 52:09

    STEP_SETUP_3130:         ; 52:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3130            ; 52:10

    STEP_SETUP_3131:         ; 52:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3131            ; 52:11

    STEP_SETUP_3132:         ; 52:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3132            ; 52:12

    STEP_SETUP_3133:         ; 52:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3133            ; 52:13

    STEP_SETUP_3134:         ; 52:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3134            ; 52:14

    STEP_SETUP_3135:         ; 52:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3135            ; 52:15

    STEP_SETUP_3136:         ; 52:16
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3136            ; 52:16

    STEP_SETUP_3137:         ; 52:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3137            ; 52:17

    STEP_SETUP_3138:         ; 52:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3138            ; 52:18

    STEP_SETUP_3139:         ; 52:19
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3139            ; 52:19

    STEP_SETUP_3140:         ; 52:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3140            ; 52:20

    STEP_SETUP_3141:         ; 52:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3141            ; 52:21

    STEP_SETUP_3142:         ; 52:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3142            ; 52:22

    STEP_SETUP_3143:         ; 52:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3143            ; 52:23

    STEP_SETUP_3144:         ; 52:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3144            ; 52:24

    STEP_SETUP_3145:         ; 52:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3145            ; 52:25

    STEP_SETUP_3146:         ; 52:26
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3146            ; 52:26

    STEP_SETUP_3147:         ; 52:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3147            ; 52:27

    STEP_SETUP_3148:         ; 52:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3148            ; 52:28

    STEP_SETUP_3149:         ; 52:29
    LDI r18,0xd7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3149            ; 52:29

    STEP_SETUP_3150:         ; 52:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3150            ; 52:30

    STEP_SETUP_3151:         ; 52:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3151            ; 52:31

    STEP_SETUP_3152:         ; 52:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3152            ; 52:32

    STEP_SETUP_3153:         ; 52:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3153            ; 52:33

    STEP_SETUP_3154:         ; 52:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3154            ; 52:34

    STEP_SETUP_3155:         ; 52:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3155            ; 52:35

    STEP_SETUP_3156:         ; 52:36
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3156            ; 52:36

    STEP_SETUP_3157:         ; 52:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3157            ; 52:37

    STEP_SETUP_3158:         ; 52:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3158            ; 52:38

    STEP_SETUP_3159:         ; 52:39
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3159            ; 52:39

    STEP_SETUP_3160:         ; 52:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3160            ; 52:40

    STEP_SETUP_3161:         ; 52:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3161            ; 52:41

    STEP_SETUP_3162:         ; 52:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3162            ; 52:42

    STEP_SETUP_3163:         ; 52:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3163            ; 52:43

    STEP_SETUP_3164:         ; 52:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3164            ; 52:44

    STEP_SETUP_3165:         ; 52:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3165            ; 52:45

    STEP_SETUP_3166:         ; 52:46
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3166            ; 52:46

    STEP_SETUP_3167:         ; 52:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3167            ; 52:47

    STEP_SETUP_3168:         ; 52:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3168            ; 52:48

    STEP_SETUP_3169:         ; 52:49
    LDI r18,0xe7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3169            ; 52:49

    STEP_SETUP_3170:         ; 52:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3170            ; 52:50

    STEP_SETUP_3171:         ; 52:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3171            ; 52:51

    STEP_SETUP_3172:         ; 52:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3172            ; 52:52

    STEP_SETUP_3173:         ; 52:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3173            ; 52:53

    STEP_SETUP_3174:         ; 52:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3174            ; 52:54

    STEP_SETUP_3175:         ; 52:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3175            ; 52:55

    STEP_SETUP_3176:         ; 52:56
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3176            ; 52:56

    STEP_SETUP_3177:         ; 52:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3177            ; 52:57

    STEP_SETUP_3178:         ; 52:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3178            ; 52:58

    STEP_SETUP_3179:         ; 52:59
    LDI r18,0xf7             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3179            ; 52:59

    STEP_SETUP_3180:         ; 53:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3180            ; 53:00

    STEP_SETUP_3181:         ; 53:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3181            ; 53:01

    STEP_SETUP_3182:         ; 53:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3182            ; 53:02

    STEP_SETUP_3183:         ; 53:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3183            ; 53:03

    STEP_SETUP_3184:         ; 53:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3184            ; 53:04

    STEP_SETUP_3185:         ; 53:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3185            ; 53:05

    STEP_SETUP_3186:         ; 53:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3186            ; 53:06

    STEP_SETUP_3187:         ; 53:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3187            ; 53:07

    STEP_SETUP_3188:         ; 53:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3188            ; 53:08

    STEP_SETUP_3189:         ; 53:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3189            ; 53:09

    STEP_SETUP_3190:         ; 53:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3190            ; 53:10

    STEP_SETUP_3191:         ; 53:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3191            ; 53:11

    STEP_SETUP_3192:         ; 53:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3192            ; 53:12

    STEP_SETUP_3193:         ; 53:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3193            ; 53:13

    STEP_SETUP_3194:         ; 53:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3194            ; 53:14

    STEP_SETUP_3195:         ; 53:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3195            ; 53:15

    STEP_SETUP_3196:         ; 53:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3196            ; 53:16

    STEP_SETUP_3197:         ; 53:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3197            ; 53:17

    STEP_SETUP_3198:         ; 53:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3198            ; 53:18

    STEP_SETUP_3199:         ; 53:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3199            ; 53:19

    STEP_SETUP_3200:         ; 53:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3200            ; 53:20

    STEP_SETUP_3201:         ; 53:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3201            ; 53:21

    STEP_SETUP_3202:         ; 53:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3202            ; 53:22

    STEP_SETUP_3203:         ; 53:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3203            ; 53:23

    STEP_SETUP_3204:         ; 53:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3204            ; 53:24

    STEP_SETUP_3205:         ; 53:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3205            ; 53:25

    STEP_SETUP_3206:         ; 53:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3206            ; 53:26

    STEP_SETUP_3207:         ; 53:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3207            ; 53:27

    STEP_SETUP_3208:         ; 53:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3208            ; 53:28

    STEP_SETUP_3209:         ; 53:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3209            ; 53:29

    STEP_SETUP_3210:         ; 53:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3210            ; 53:30

    STEP_SETUP_3211:         ; 53:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3211            ; 53:31

    STEP_SETUP_3212:         ; 53:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3212            ; 53:32

    STEP_SETUP_3213:         ; 53:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3213            ; 53:33

    STEP_SETUP_3214:         ; 53:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3214            ; 53:34

    STEP_SETUP_3215:         ; 53:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3215            ; 53:35

    STEP_SETUP_3216:         ; 53:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3216            ; 53:36

    STEP_SETUP_3217:         ; 53:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3217            ; 53:37

    STEP_SETUP_3218:         ; 53:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3218            ; 53:38

    STEP_SETUP_3219:         ; 53:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3219            ; 53:39

    STEP_SETUP_3220:         ; 53:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3220            ; 53:40

    STEP_SETUP_3221:         ; 53:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3221            ; 53:41

    STEP_SETUP_3222:         ; 53:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3222            ; 53:42

    STEP_SETUP_3223:         ; 53:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3223            ; 53:43

    STEP_SETUP_3224:         ; 53:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3224            ; 53:44

    STEP_SETUP_3225:         ; 53:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3225            ; 53:45

    STEP_SETUP_3226:         ; 53:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3226            ; 53:46

    STEP_SETUP_3227:         ; 53:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3227            ; 53:47

    STEP_SETUP_3228:         ; 53:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3228            ; 53:48

    STEP_SETUP_3229:         ; 53:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3229            ; 53:49

    STEP_SETUP_3230:         ; 53:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3230            ; 53:50

    STEP_SETUP_3231:         ; 53:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3231            ; 53:51

    STEP_SETUP_3232:         ; 53:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3232            ; 53:52

    STEP_SETUP_3233:         ; 53:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3233            ; 53:53

    STEP_SETUP_3234:         ; 53:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3234            ; 53:54

    STEP_SETUP_3235:         ; 53:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3235            ; 53:55

    STEP_SETUP_3236:         ; 53:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3236            ; 53:56

    STEP_SETUP_3237:         ; 53:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3237            ; 53:57

    STEP_SETUP_3238:         ; 53:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3238            ; 53:58

    STEP_SETUP_3239:         ; 53:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3239            ; 53:59

    STEP_SETUP_3240:         ; 54:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3240            ; 54:00

    STEP_SETUP_3241:         ; 54:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3241            ; 54:01

    STEP_SETUP_3242:         ; 54:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3242            ; 54:02

    STEP_SETUP_3243:         ; 54:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3243            ; 54:03

    STEP_SETUP_3244:         ; 54:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3244            ; 54:04

    STEP_SETUP_3245:         ; 54:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3245            ; 54:05

    STEP_SETUP_3246:         ; 54:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3246            ; 54:06

    STEP_SETUP_3247:         ; 54:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3247            ; 54:07

    STEP_SETUP_3248:         ; 54:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3248            ; 54:08

    STEP_SETUP_3249:         ; 54:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3249            ; 54:09

    STEP_SETUP_3250:         ; 54:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3250            ; 54:10

    STEP_SETUP_3251:         ; 54:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3251            ; 54:11

    STEP_SETUP_3252:         ; 54:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3252            ; 54:12

    STEP_SETUP_3253:         ; 54:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3253            ; 54:13

    STEP_SETUP_3254:         ; 54:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3254            ; 54:14

    STEP_SETUP_3255:         ; 54:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3255            ; 54:15

    STEP_SETUP_3256:         ; 54:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3256            ; 54:16

    STEP_SETUP_3257:         ; 54:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3257            ; 54:17

    STEP_SETUP_3258:         ; 54:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3258            ; 54:18

    STEP_SETUP_3259:         ; 54:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3259            ; 54:19

    STEP_SETUP_3260:         ; 54:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3260            ; 54:20

    STEP_SETUP_3261:         ; 54:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3261            ; 54:21

    STEP_SETUP_3262:         ; 54:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3262            ; 54:22

    STEP_SETUP_3263:         ; 54:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3263            ; 54:23

    STEP_SETUP_3264:         ; 54:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3264            ; 54:24

    STEP_SETUP_3265:         ; 54:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3265            ; 54:25

    STEP_SETUP_3266:         ; 54:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3266            ; 54:26

    STEP_SETUP_3267:         ; 54:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3267            ; 54:27

    STEP_SETUP_3268:         ; 54:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3268            ; 54:28

    STEP_SETUP_3269:         ; 54:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3269            ; 54:29

    STEP_SETUP_3270:         ; 54:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3270            ; 54:30

    STEP_SETUP_3271:         ; 54:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3271            ; 54:31

    STEP_SETUP_3272:         ; 54:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3272            ; 54:32

    STEP_SETUP_3273:         ; 54:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3273            ; 54:33

    STEP_SETUP_3274:         ; 54:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3274            ; 54:34

    STEP_SETUP_3275:         ; 54:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3275            ; 54:35

    STEP_SETUP_3276:         ; 54:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3276            ; 54:36

    STEP_SETUP_3277:         ; 54:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3277            ; 54:37

    STEP_SETUP_3278:         ; 54:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3278            ; 54:38

    STEP_SETUP_3279:         ; 54:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3279            ; 54:39

    STEP_SETUP_3280:         ; 54:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3280            ; 54:40

    STEP_SETUP_3281:         ; 54:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3281            ; 54:41

    STEP_SETUP_3282:         ; 54:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3282            ; 54:42

    STEP_SETUP_3283:         ; 54:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3283            ; 54:43

    STEP_SETUP_3284:         ; 54:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3284            ; 54:44

    STEP_SETUP_3285:         ; 54:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3285            ; 54:45

    STEP_SETUP_3286:         ; 54:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3286            ; 54:46

    STEP_SETUP_3287:         ; 54:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3287            ; 54:47

    STEP_SETUP_3288:         ; 54:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3288            ; 54:48

    STEP_SETUP_3289:         ; 54:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    LDI r18,0x82             ; Load uncached value into working register
    STS 0x0D1E,r18           ; direct store to LCD register 14
    JMP STEP_3289            ; 54:49

    STEP_SETUP_3290:         ; 54:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3290            ; 54:50

    STEP_SETUP_3291:         ; 54:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3291            ; 54:51

    STEP_SETUP_3292:         ; 54:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3292            ; 54:52

    STEP_SETUP_3293:         ; 54:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3293            ; 54:53

    STEP_SETUP_3294:         ; 54:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3294            ; 54:54

    STEP_SETUP_3295:         ; 54:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3295            ; 54:55

    STEP_SETUP_3296:         ; 54:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3296            ; 54:56

    STEP_SETUP_3297:         ; 54:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3297            ; 54:57

    STEP_SETUP_3298:         ; 54:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3298            ; 54:58

    STEP_SETUP_3299:         ; 54:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 162 in cache register
    STS 0x0D1E,r12           ; direct store to LCD register 14
    JMP STEP_3299            ; 54:59

    STEP_SETUP_3300:         ; 55:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3300            ; 55:00

    STEP_SETUP_3301:         ; 55:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3301            ; 55:01

    STEP_SETUP_3302:         ; 55:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3302            ; 55:02

    STEP_SETUP_3303:         ; 55:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3303            ; 55:03

    STEP_SETUP_3304:         ; 55:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3304            ; 55:04

    STEP_SETUP_3305:         ; 55:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3305            ; 55:05

    STEP_SETUP_3306:         ; 55:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3306            ; 55:06

    STEP_SETUP_3307:         ; 55:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3307            ; 55:07

    STEP_SETUP_3308:         ; 55:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3308            ; 55:08

    STEP_SETUP_3309:         ; 55:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3309            ; 55:09

    STEP_SETUP_3310:         ; 55:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3310            ; 55:10

    STEP_SETUP_3311:         ; 55:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3311            ; 55:11

    STEP_SETUP_3312:         ; 55:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3312            ; 55:12

    STEP_SETUP_3313:         ; 55:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3313            ; 55:13

    STEP_SETUP_3314:         ; 55:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3314            ; 55:14

    STEP_SETUP_3315:         ; 55:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3315            ; 55:15

    STEP_SETUP_3316:         ; 55:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3316            ; 55:16

    STEP_SETUP_3317:         ; 55:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3317            ; 55:17

    STEP_SETUP_3318:         ; 55:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3318            ; 55:18

    STEP_SETUP_3319:         ; 55:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3319            ; 55:19

    STEP_SETUP_3320:         ; 55:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3320            ; 55:20

    STEP_SETUP_3321:         ; 55:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3321            ; 55:21

    STEP_SETUP_3322:         ; 55:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3322            ; 55:22

    STEP_SETUP_3323:         ; 55:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3323            ; 55:23

    STEP_SETUP_3324:         ; 55:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3324            ; 55:24

    STEP_SETUP_3325:         ; 55:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3325            ; 55:25

    STEP_SETUP_3326:         ; 55:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3326            ; 55:26

    STEP_SETUP_3327:         ; 55:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3327            ; 55:27

    STEP_SETUP_3328:         ; 55:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3328            ; 55:28

    STEP_SETUP_3329:         ; 55:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3329            ; 55:29

    STEP_SETUP_3330:         ; 55:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3330            ; 55:30

    STEP_SETUP_3331:         ; 55:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3331            ; 55:31

    STEP_SETUP_3332:         ; 55:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3332            ; 55:32

    STEP_SETUP_3333:         ; 55:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3333            ; 55:33

    STEP_SETUP_3334:         ; 55:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3334            ; 55:34

    STEP_SETUP_3335:         ; 55:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3335            ; 55:35

    STEP_SETUP_3336:         ; 55:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3336            ; 55:36

    STEP_SETUP_3337:         ; 55:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3337            ; 55:37

    STEP_SETUP_3338:         ; 55:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3338            ; 55:38

    STEP_SETUP_3339:         ; 55:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3339            ; 55:39

    STEP_SETUP_3340:         ; 55:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3340            ; 55:40

    STEP_SETUP_3341:         ; 55:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3341            ; 55:41

    STEP_SETUP_3342:         ; 55:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3342            ; 55:42

    STEP_SETUP_3343:         ; 55:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3343            ; 55:43

    STEP_SETUP_3344:         ; 55:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3344            ; 55:44

    STEP_SETUP_3345:         ; 55:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3345            ; 55:45

    STEP_SETUP_3346:         ; 55:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3346            ; 55:46

    STEP_SETUP_3347:         ; 55:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3347            ; 55:47

    STEP_SETUP_3348:         ; 55:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3348            ; 55:48

    STEP_SETUP_3349:         ; 55:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3349            ; 55:49

    STEP_SETUP_3350:         ; 55:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3350            ; 55:50

    STEP_SETUP_3351:         ; 55:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3351            ; 55:51

    STEP_SETUP_3352:         ; 55:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3352            ; 55:52

    STEP_SETUP_3353:         ; 55:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3353            ; 55:53

    STEP_SETUP_3354:         ; 55:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3354            ; 55:54

    STEP_SETUP_3355:         ; 55:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3355            ; 55:55

    STEP_SETUP_3356:         ; 55:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x55             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3356            ; 55:56

    STEP_SETUP_3357:         ; 55:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3357            ; 55:57

    STEP_SETUP_3358:         ; 55:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3358            ; 55:58

    STEP_SETUP_3359:         ; 55:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3359            ; 55:59

    STEP_SETUP_3360:         ; 56:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3360            ; 56:00

    STEP_SETUP_3361:         ; 56:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3361            ; 56:01

    STEP_SETUP_3362:         ; 56:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3362            ; 56:02

    STEP_SETUP_3363:         ; 56:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3363            ; 56:03

    STEP_SETUP_3364:         ; 56:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3364            ; 56:04

    STEP_SETUP_3365:         ; 56:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3365            ; 56:05

    STEP_SETUP_3366:         ; 56:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3366            ; 56:06

    STEP_SETUP_3367:         ; 56:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3367            ; 56:07

    STEP_SETUP_3368:         ; 56:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3368            ; 56:08

    STEP_SETUP_3369:         ; 56:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3369            ; 56:09

    STEP_SETUP_3370:         ; 56:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3370            ; 56:10

    STEP_SETUP_3371:         ; 56:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3371            ; 56:11

    STEP_SETUP_3372:         ; 56:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3372            ; 56:12

    STEP_SETUP_3373:         ; 56:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3373            ; 56:13

    STEP_SETUP_3374:         ; 56:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3374            ; 56:14

    STEP_SETUP_3375:         ; 56:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3375            ; 56:15

    STEP_SETUP_3376:         ; 56:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3376            ; 56:16

    STEP_SETUP_3377:         ; 56:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3377            ; 56:17

    STEP_SETUP_3378:         ; 56:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3378            ; 56:18

    STEP_SETUP_3379:         ; 56:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3379            ; 56:19

    STEP_SETUP_3380:         ; 56:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3380            ; 56:20

    STEP_SETUP_3381:         ; 56:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3381            ; 56:21

    STEP_SETUP_3382:         ; 56:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3382            ; 56:22

    STEP_SETUP_3383:         ; 56:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3383            ; 56:23

    STEP_SETUP_3384:         ; 56:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3384            ; 56:24

    STEP_SETUP_3385:         ; 56:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3385            ; 56:25

    STEP_SETUP_3386:         ; 56:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3386            ; 56:26

    STEP_SETUP_3387:         ; 56:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3387            ; 56:27

    STEP_SETUP_3388:         ; 56:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3388            ; 56:28

    STEP_SETUP_3389:         ; 56:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3389            ; 56:29

    STEP_SETUP_3390:         ; 56:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3390            ; 56:30

    STEP_SETUP_3391:         ; 56:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3391            ; 56:31

    STEP_SETUP_3392:         ; 56:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3392            ; 56:32

    STEP_SETUP_3393:         ; 56:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3393            ; 56:33

    STEP_SETUP_3394:         ; 56:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3394            ; 56:34

    STEP_SETUP_3395:         ; 56:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3395            ; 56:35

    STEP_SETUP_3396:         ; 56:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x65             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3396            ; 56:36

    STEP_SETUP_3397:         ; 56:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3397            ; 56:37

    STEP_SETUP_3398:         ; 56:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3398            ; 56:38

    STEP_SETUP_3399:         ; 56:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3399            ; 56:39

    STEP_SETUP_3400:         ; 56:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3400            ; 56:40

    STEP_SETUP_3401:         ; 56:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3401            ; 56:41

    STEP_SETUP_3402:         ; 56:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3402            ; 56:42

    STEP_SETUP_3403:         ; 56:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3403            ; 56:43

    STEP_SETUP_3404:         ; 56:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3404            ; 56:44

    STEP_SETUP_3405:         ; 56:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3405            ; 56:45

    STEP_SETUP_3406:         ; 56:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x75             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3406            ; 56:46

    STEP_SETUP_3407:         ; 56:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3407            ; 56:47

    STEP_SETUP_3408:         ; 56:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3408            ; 56:48

    STEP_SETUP_3409:         ; 56:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3409            ; 56:49

    STEP_SETUP_3410:         ; 56:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3410            ; 56:50

    STEP_SETUP_3411:         ; 56:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3411            ; 56:51

    STEP_SETUP_3412:         ; 56:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3412            ; 56:52

    STEP_SETUP_3413:         ; 56:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x95             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3413            ; 56:53

    STEP_SETUP_3414:         ; 56:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3414            ; 56:54

    STEP_SETUP_3415:         ; 56:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3415            ; 56:55

    STEP_SETUP_3416:         ; 56:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x55             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3416            ; 56:56

    STEP_SETUP_3417:         ; 56:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3417            ; 56:57

    STEP_SETUP_3418:         ; 56:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3418            ; 56:58

    STEP_SETUP_3419:         ; 56:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd5             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3419            ; 56:59

    STEP_SETUP_3420:         ; 57:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3420            ; 57:00

    STEP_SETUP_3421:         ; 57:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3421            ; 57:01

    STEP_SETUP_3422:         ; 57:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3422            ; 57:02

    STEP_SETUP_3423:         ; 57:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3423            ; 57:03

    STEP_SETUP_3424:         ; 57:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3424            ; 57:04

    STEP_SETUP_3425:         ; 57:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x92             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3425            ; 57:05

    STEP_SETUP_3426:         ; 57:06
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3426            ; 57:06

    STEP_SETUP_3427:         ; 57:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3427            ; 57:07

    STEP_SETUP_3428:         ; 57:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3428            ; 57:08

    STEP_SETUP_3429:         ; 57:09
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3429            ; 57:09

    STEP_SETUP_3430:         ; 57:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3430            ; 57:10

    STEP_SETUP_3431:         ; 57:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3431            ; 57:11

    STEP_SETUP_3432:         ; 57:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3432            ; 57:12

    STEP_SETUP_3433:         ; 57:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3433            ; 57:13

    STEP_SETUP_3434:         ; 57:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3434            ; 57:14

    STEP_SETUP_3435:         ; 57:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x82             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3435            ; 57:15

    STEP_SETUP_3436:         ; 57:16
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3436            ; 57:16

    STEP_SETUP_3437:         ; 57:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3437            ; 57:17

    STEP_SETUP_3438:         ; 57:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3438            ; 57:18

    STEP_SETUP_3439:         ; 57:19
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3439            ; 57:19

    STEP_SETUP_3440:         ; 57:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3440            ; 57:20

    STEP_SETUP_3441:         ; 57:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3441            ; 57:21

    STEP_SETUP_3442:         ; 57:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3442            ; 57:22

    STEP_SETUP_3443:         ; 57:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3443            ; 57:23

    STEP_SETUP_3444:         ; 57:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3444            ; 57:24

    STEP_SETUP_3445:         ; 57:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0xb2             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3445            ; 57:25

    STEP_SETUP_3446:         ; 57:26
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3446            ; 57:26

    STEP_SETUP_3447:         ; 57:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3447            ; 57:27

    STEP_SETUP_3448:         ; 57:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3448            ; 57:28

    STEP_SETUP_3449:         ; 57:29
    LDI r18,0xdb             ; Load uncached value into working register
    ST Y,r18                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3449            ; 57:29

    STEP_SETUP_3450:         ; 57:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3450            ; 57:30

    STEP_SETUP_3451:         ; 57:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3451            ; 57:31

    STEP_SETUP_3452:         ; 57:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3452            ; 57:32

    STEP_SETUP_3453:         ; 57:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xa9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3453            ; 57:33

    STEP_SETUP_3454:         ; 57:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3454            ; 57:34

    STEP_SETUP_3455:         ; 57:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3455            ; 57:35

    STEP_SETUP_3456:         ; 57:36
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x69             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3456            ; 57:36

    STEP_SETUP_3457:         ; 57:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3457            ; 57:37

    STEP_SETUP_3458:         ; 57:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3458            ; 57:38

    STEP_SETUP_3459:         ; 57:39
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xe9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3459            ; 57:39

    STEP_SETUP_3460:         ; 57:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3460            ; 57:40

    STEP_SETUP_3461:         ; 57:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3461            ; 57:41

    STEP_SETUP_3462:         ; 57:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3462            ; 57:42

    STEP_SETUP_3463:         ; 57:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xb9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3463            ; 57:43

    STEP_SETUP_3464:         ; 57:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3464            ; 57:44

    STEP_SETUP_3465:         ; 57:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3465            ; 57:45

    STEP_SETUP_3466:         ; 57:46
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x79             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3466            ; 57:46

    STEP_SETUP_3467:         ; 57:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3467            ; 57:47

    STEP_SETUP_3468:         ; 57:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3468            ; 57:48

    STEP_SETUP_3469:         ; 57:49
    // Found value 235 in cache register
    ST Y,r07                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xf9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3469            ; 57:49

    STEP_SETUP_3470:         ; 57:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3470            ; 57:50

    STEP_SETUP_3471:         ; 57:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3471            ; 57:51

    STEP_SETUP_3472:         ; 57:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3472            ; 57:52

    STEP_SETUP_3473:         ; 57:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x99             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3473            ; 57:53

    STEP_SETUP_3474:         ; 57:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3474            ; 57:54

    STEP_SETUP_3475:         ; 57:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 162 in cache register
    ST X,r12                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3475            ; 57:55

    STEP_SETUP_3476:         ; 57:56
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x59             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3476            ; 57:56

    STEP_SETUP_3477:         ; 57:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3477            ; 57:57

    STEP_SETUP_3478:         ; 57:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3478            ; 57:58

    STEP_SETUP_3479:         ; 57:59
    // Found value 251 in cache register
    ST Y,r06                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xd9             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3479            ; 57:59

    STEP_SETUP_3480:         ; 58:00
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3480            ; 58:00

    STEP_SETUP_3481:         ; 58:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3481            ; 58:01

    STEP_SETUP_3482:         ; 58:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3482            ; 58:02

    STEP_SETUP_3483:         ; 58:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3483            ; 58:03

    STEP_SETUP_3484:         ; 58:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3484            ; 58:04

    STEP_SETUP_3485:         ; 58:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3485            ; 58:05

    STEP_SETUP_3486:         ; 58:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3486            ; 58:06

    STEP_SETUP_3487:         ; 58:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3487            ; 58:07

    STEP_SETUP_3488:         ; 58:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3488            ; 58:08

    STEP_SETUP_3489:         ; 58:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3489            ; 58:09

    STEP_SETUP_3490:         ; 58:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3490            ; 58:10

    STEP_SETUP_3491:         ; 58:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3491            ; 58:11

    STEP_SETUP_3492:         ; 58:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3492            ; 58:12

    STEP_SETUP_3493:         ; 58:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3493            ; 58:13

    STEP_SETUP_3494:         ; 58:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3494            ; 58:14

    STEP_SETUP_3495:         ; 58:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x8e             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3495            ; 58:15

    STEP_SETUP_3496:         ; 58:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3496            ; 58:16

    STEP_SETUP_3497:         ; 58:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3497            ; 58:17

    STEP_SETUP_3498:         ; 58:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3498            ; 58:18

    STEP_SETUP_3499:         ; 58:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3499            ; 58:19

    STEP_SETUP_3500:         ; 58:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3500            ; 58:20

    STEP_SETUP_3501:         ; 58:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3501            ; 58:21

    STEP_SETUP_3502:         ; 58:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3502            ; 58:22

    STEP_SETUP_3503:         ; 58:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3503            ; 58:23

    STEP_SETUP_3504:         ; 58:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3504            ; 58:24

    STEP_SETUP_3505:         ; 58:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 190 in cache register
    ST X,r04                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3505            ; 58:25

    STEP_SETUP_3506:         ; 58:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3506            ; 58:26

    STEP_SETUP_3507:         ; 58:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3507            ; 58:27

    STEP_SETUP_3508:         ; 58:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3508            ; 58:28

    STEP_SETUP_3509:         ; 58:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3509            ; 58:29

    STEP_SETUP_3510:         ; 58:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3510            ; 58:30

    STEP_SETUP_3511:         ; 58:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3511            ; 58:31

    STEP_SETUP_3512:         ; 58:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3512            ; 58:32

    STEP_SETUP_3513:         ; 58:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3513            ; 58:33

    STEP_SETUP_3514:         ; 58:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3514            ; 58:34

    STEP_SETUP_3515:         ; 58:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3515            ; 58:35

    STEP_SETUP_3516:         ; 58:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3516            ; 58:36

    STEP_SETUP_3517:         ; 58:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3517            ; 58:37

    STEP_SETUP_3518:         ; 58:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3518            ; 58:38

    STEP_SETUP_3519:         ; 58:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3519            ; 58:39

    STEP_SETUP_3520:         ; 58:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3520            ; 58:40

    STEP_SETUP_3521:         ; 58:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3521            ; 58:41

    STEP_SETUP_3522:         ; 58:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3522            ; 58:42

    STEP_SETUP_3523:         ; 58:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3523            ; 58:43

    STEP_SETUP_3524:         ; 58:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3524            ; 58:44

    STEP_SETUP_3525:         ; 58:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3525            ; 58:45

    STEP_SETUP_3526:         ; 58:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3526            ; 58:46

    STEP_SETUP_3527:         ; 58:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3527            ; 58:47

    STEP_SETUP_3528:         ; 58:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3528            ; 58:48

    STEP_SETUP_3529:         ; 58:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3529            ; 58:49

    STEP_SETUP_3530:         ; 58:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3530            ; 58:50

    STEP_SETUP_3531:         ; 58:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3531            ; 58:51

    STEP_SETUP_3532:         ; 58:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3532            ; 58:52

    STEP_SETUP_3533:         ; 58:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3533            ; 58:53

    STEP_SETUP_3534:         ; 58:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3534            ; 58:54

    STEP_SETUP_3535:         ; 58:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 174 in cache register
    ST X,r01                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3535            ; 58:55

    STEP_SETUP_3536:         ; 58:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3536            ; 58:56

    STEP_SETUP_3537:         ; 58:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3537            ; 58:57

    STEP_SETUP_3538:         ; 58:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3538            ; 58:58

    STEP_SETUP_3539:         ; 58:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3539            ; 58:59

    STEP_SETUP_3540:         ; 59:00
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3540            ; 59:00

    STEP_SETUP_3541:         ; 59:01
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3541            ; 59:01

    STEP_SETUP_3542:         ; 59:02
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3542            ; 59:02

    STEP_SETUP_3543:         ; 59:03
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3543            ; 59:03

    STEP_SETUP_3544:         ; 59:04
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3544            ; 59:04

    STEP_SETUP_3545:         ; 59:05
    // LCD reg 02 changes in this step so will be set by optimized code above.
    LDI r18,0x9a             ; Load uncached value into working register
    ST X,r18                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3545            ; 59:05

    STEP_SETUP_3546:         ; 59:06
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3546            ; 59:06

    STEP_SETUP_3547:         ; 59:07
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3547            ; 59:07

    STEP_SETUP_3548:         ; 59:08
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3548            ; 59:08

    STEP_SETUP_3549:         ; 59:09
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3549            ; 59:09

    STEP_SETUP_3550:         ; 59:10
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3550            ; 59:10

    STEP_SETUP_3551:         ; 59:11
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3551            ; 59:11

    STEP_SETUP_3552:         ; 59:12
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3552            ; 59:12

    STEP_SETUP_3553:         ; 59:13
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3553            ; 59:13

    STEP_SETUP_3554:         ; 59:14
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3554            ; 59:14

    STEP_SETUP_3555:         ; 59:15
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    ST X,r17                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3555            ; 59:15

    STEP_SETUP_3556:         ; 59:16
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3556            ; 59:16

    STEP_SETUP_3557:         ; 59:17
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3557            ; 59:17

    STEP_SETUP_3558:         ; 59:18
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3558            ; 59:18

    STEP_SETUP_3559:         ; 59:19
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3559            ; 59:19

    STEP_SETUP_3560:         ; 59:20
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3560            ; 59:20

    STEP_SETUP_3561:         ; 59:21
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3561            ; 59:21

    STEP_SETUP_3562:         ; 59:22
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3562            ; 59:22

    STEP_SETUP_3563:         ; 59:23
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3563            ; 59:23

    STEP_SETUP_3564:         ; 59:24
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3564            ; 59:24

    STEP_SETUP_3565:         ; 59:25
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 186 in cache register
    ST X,r10                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3565            ; 59:25

    STEP_SETUP_3566:         ; 59:26
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3566            ; 59:26

    STEP_SETUP_3567:         ; 59:27
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3567            ; 59:27

    STEP_SETUP_3568:         ; 59:28
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3568            ; 59:28

    STEP_SETUP_3569:         ; 59:29
    // Found value 223 in cache register
    ST Y,r15                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3569            ; 59:29

    STEP_SETUP_3570:         ; 59:30
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3570            ; 59:30

    STEP_SETUP_3571:         ; 59:31
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3571            ; 59:31

    STEP_SETUP_3572:         ; 59:32
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3572            ; 59:32

    STEP_SETUP_3573:         ; 59:33
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xad             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3573            ; 59:33

    STEP_SETUP_3574:         ; 59:34
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3574            ; 59:34

    STEP_SETUP_3575:         ; 59:35
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3575            ; 59:35

    STEP_SETUP_3576:         ; 59:36
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x6d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3576            ; 59:36

    STEP_SETUP_3577:         ; 59:37
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3577            ; 59:37

    STEP_SETUP_3578:         ; 59:38
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3578            ; 59:38

    STEP_SETUP_3579:         ; 59:39
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xed             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3579            ; 59:39

    STEP_SETUP_3580:         ; 59:40
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3580            ; 59:40

    STEP_SETUP_3581:         ; 59:41
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3581            ; 59:41

    STEP_SETUP_3582:         ; 59:42
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3582            ; 59:42

    STEP_SETUP_3583:         ; 59:43
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xbd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3583            ; 59:43

    STEP_SETUP_3584:         ; 59:44
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3584            ; 59:44

    STEP_SETUP_3585:         ; 59:45
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3585            ; 59:45

    STEP_SETUP_3586:         ; 59:46
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x7d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3586            ; 59:46

    STEP_SETUP_3587:         ; 59:47
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3587            ; 59:47

    STEP_SETUP_3588:         ; 59:48
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3588            ; 59:48

    STEP_SETUP_3589:         ; 59:49
    // Found value 239 in cache register
    ST Y,r25                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xfd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 138 in cache register
    STS 0x0D1E,r17           ; direct store to LCD register 14
    JMP STEP_3589            ; 59:49

    STEP_SETUP_3590:         ; 59:50
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3590            ; 59:50

    STEP_SETUP_3591:         ; 59:51
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3591            ; 59:51

    STEP_SETUP_3592:         ; 59:52
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3592            ; 59:52

    STEP_SETUP_3593:         ; 59:53
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x9d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3593            ; 59:53

    STEP_SETUP_3594:         ; 59:54
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3594            ; 59:54

    STEP_SETUP_3595:         ; 59:55
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    ST X,r19                 ; X indirect access to LCD reg 06
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // LCD reg 14 changes in this step so will be set by optimized code above.
    JMP STEP_3595            ; 59:55

    STEP_SETUP_3596:         ; 59:56
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0x5d             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3596            ; 59:56

    STEP_SETUP_3597:         ; 59:57
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3597            ; 59:57

    STEP_SETUP_3598:         ; 59:58
    // LCD reg 02 changes in this step so will be set by optimized code above.
    // LCD reg 06 changes in this step so will be set by optimized code above.
    // LCD reg 10 changes in this step so will be set by optimized code above.
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3598            ; 59:58

    STEP_SETUP_3599:         ; 59:59
    // Found value 255 in cache register
    ST Y,r21                 ; Y indirect access to LCD reg 02
    // LCD reg 06 changes in this step so will be set by optimized code above.
    LDI r18,0xdd             ; Load uncached value into working register
    ST Z,r18                 ; Z indirect access to LCD reg 10
    // Found value 170 in cache register
    STS 0x0D1E,r19           ; direct store to LCD register 14
    JMP STEP_3599            ; 59:59


// Step jump table

// We need this table becuase the code length of each step is unpredicable


STEP_START_JMP_TABLE:
    JMP STEP_SETUP_0000      ; 00:00
    JMP STEP_SETUP_0001      ; 00:01
    JMP STEP_SETUP_0002      ; 00:02
    JMP STEP_SETUP_0003      ; 00:03
    JMP STEP_SETUP_0004      ; 00:04
    JMP STEP_SETUP_0005      ; 00:05
    JMP STEP_SETUP_0006      ; 00:06
    JMP STEP_SETUP_0007      ; 00:07
    JMP STEP_SETUP_0008      ; 00:08
    JMP STEP_SETUP_0009      ; 00:09
    JMP STEP_SETUP_0010      ; 00:10
    JMP STEP_SETUP_0011      ; 00:11
    JMP STEP_SETUP_0012      ; 00:12
    JMP STEP_SETUP_0013      ; 00:13
    JMP STEP_SETUP_0014      ; 00:14
    JMP STEP_SETUP_0015      ; 00:15
    JMP STEP_SETUP_0016      ; 00:16
    JMP STEP_SETUP_0017      ; 00:17
    JMP STEP_SETUP_0018      ; 00:18
    JMP STEP_SETUP_0019      ; 00:19
    JMP STEP_SETUP_0020      ; 00:20
    JMP STEP_SETUP_0021      ; 00:21
    JMP STEP_SETUP_0022      ; 00:22
    JMP STEP_SETUP_0023      ; 00:23
    JMP STEP_SETUP_0024      ; 00:24
    JMP STEP_SETUP_0025      ; 00:25
    JMP STEP_SETUP_0026      ; 00:26
    JMP STEP_SETUP_0027      ; 00:27
    JMP STEP_SETUP_0028      ; 00:28
    JMP STEP_SETUP_0029      ; 00:29
    JMP STEP_SETUP_0030      ; 00:30
    JMP STEP_SETUP_0031      ; 00:31
    JMP STEP_SETUP_0032      ; 00:32
    JMP STEP_SETUP_0033      ; 00:33
    JMP STEP_SETUP_0034      ; 00:34
    JMP STEP_SETUP_0035      ; 00:35
    JMP STEP_SETUP_0036      ; 00:36
    JMP STEP_SETUP_0037      ; 00:37
    JMP STEP_SETUP_0038      ; 00:38
    JMP STEP_SETUP_0039      ; 00:39
    JMP STEP_SETUP_0040      ; 00:40
    JMP STEP_SETUP_0041      ; 00:41
    JMP STEP_SETUP_0042      ; 00:42
    JMP STEP_SETUP_0043      ; 00:43
    JMP STEP_SETUP_0044      ; 00:44
    JMP STEP_SETUP_0045      ; 00:45
    JMP STEP_SETUP_0046      ; 00:46
    JMP STEP_SETUP_0047      ; 00:47
    JMP STEP_SETUP_0048      ; 00:48
    JMP STEP_SETUP_0049      ; 00:49
    JMP STEP_SETUP_0050      ; 00:50
    JMP STEP_SETUP_0051      ; 00:51
    JMP STEP_SETUP_0052      ; 00:52
    JMP STEP_SETUP_0053      ; 00:53
    JMP STEP_SETUP_0054      ; 00:54
    JMP STEP_SETUP_0055      ; 00:55
    JMP STEP_SETUP_0056      ; 00:56
    JMP STEP_SETUP_0057      ; 00:57
    JMP STEP_SETUP_0058      ; 00:58
    JMP STEP_SETUP_0059      ; 00:59
    JMP STEP_SETUP_0060      ; 01:00
    JMP STEP_SETUP_0061      ; 01:01
    JMP STEP_SETUP_0062      ; 01:02
    JMP STEP_SETUP_0063      ; 01:03
    JMP STEP_SETUP_0064      ; 01:04
    JMP STEP_SETUP_0065      ; 01:05
    JMP STEP_SETUP_0066      ; 01:06
    JMP STEP_SETUP_0067      ; 01:07
    JMP STEP_SETUP_0068      ; 01:08
    JMP STEP_SETUP_0069      ; 01:09
    JMP STEP_SETUP_0070      ; 01:10
    JMP STEP_SETUP_0071      ; 01:11
    JMP STEP_SETUP_0072      ; 01:12
    JMP STEP_SETUP_0073      ; 01:13
    JMP STEP_SETUP_0074      ; 01:14
    JMP STEP_SETUP_0075      ; 01:15
    JMP STEP_SETUP_0076      ; 01:16
    JMP STEP_SETUP_0077      ; 01:17
    JMP STEP_SETUP_0078      ; 01:18
    JMP STEP_SETUP_0079      ; 01:19
    JMP STEP_SETUP_0080      ; 01:20
    JMP STEP_SETUP_0081      ; 01:21
    JMP STEP_SETUP_0082      ; 01:22
    JMP STEP_SETUP_0083      ; 01:23
    JMP STEP_SETUP_0084      ; 01:24
    JMP STEP_SETUP_0085      ; 01:25
    JMP STEP_SETUP_0086      ; 01:26
    JMP STEP_SETUP_0087      ; 01:27
    JMP STEP_SETUP_0088      ; 01:28
    JMP STEP_SETUP_0089      ; 01:29
    JMP STEP_SETUP_0090      ; 01:30
    JMP STEP_SETUP_0091      ; 01:31
    JMP STEP_SETUP_0092      ; 01:32
    JMP STEP_SETUP_0093      ; 01:33
    JMP STEP_SETUP_0094      ; 01:34
    JMP STEP_SETUP_0095      ; 01:35
    JMP STEP_SETUP_0096      ; 01:36
    JMP STEP_SETUP_0097      ; 01:37
    JMP STEP_SETUP_0098      ; 01:38
    JMP STEP_SETUP_0099      ; 01:39
    JMP STEP_SETUP_0100      ; 01:40
    JMP STEP_SETUP_0101      ; 01:41
    JMP STEP_SETUP_0102      ; 01:42
    JMP STEP_SETUP_0103      ; 01:43
    JMP STEP_SETUP_0104      ; 01:44
    JMP STEP_SETUP_0105      ; 01:45
    JMP STEP_SETUP_0106      ; 01:46
    JMP STEP_SETUP_0107      ; 01:47
    JMP STEP_SETUP_0108      ; 01:48
    JMP STEP_SETUP_0109      ; 01:49
    JMP STEP_SETUP_0110      ; 01:50
    JMP STEP_SETUP_0111      ; 01:51
    JMP STEP_SETUP_0112      ; 01:52
    JMP STEP_SETUP_0113      ; 01:53
    JMP STEP_SETUP_0114      ; 01:54
    JMP STEP_SETUP_0115      ; 01:55
    JMP STEP_SETUP_0116      ; 01:56
    JMP STEP_SETUP_0117      ; 01:57
    JMP STEP_SETUP_0118      ; 01:58
    JMP STEP_SETUP_0119      ; 01:59
    JMP STEP_SETUP_0120      ; 02:00
    JMP STEP_SETUP_0121      ; 02:01
    JMP STEP_SETUP_0122      ; 02:02
    JMP STEP_SETUP_0123      ; 02:03
    JMP STEP_SETUP_0124      ; 02:04
    JMP STEP_SETUP_0125      ; 02:05
    JMP STEP_SETUP_0126      ; 02:06
    JMP STEP_SETUP_0127      ; 02:07
    JMP STEP_SETUP_0128      ; 02:08
    JMP STEP_SETUP_0129      ; 02:09
    JMP STEP_SETUP_0130      ; 02:10
    JMP STEP_SETUP_0131      ; 02:11
    JMP STEP_SETUP_0132      ; 02:12
    JMP STEP_SETUP_0133      ; 02:13
    JMP STEP_SETUP_0134      ; 02:14
    JMP STEP_SETUP_0135      ; 02:15
    JMP STEP_SETUP_0136      ; 02:16
    JMP STEP_SETUP_0137      ; 02:17
    JMP STEP_SETUP_0138      ; 02:18
    JMP STEP_SETUP_0139      ; 02:19
    JMP STEP_SETUP_0140      ; 02:20
    JMP STEP_SETUP_0141      ; 02:21
    JMP STEP_SETUP_0142      ; 02:22
    JMP STEP_SETUP_0143      ; 02:23
    JMP STEP_SETUP_0144      ; 02:24
    JMP STEP_SETUP_0145      ; 02:25
    JMP STEP_SETUP_0146      ; 02:26
    JMP STEP_SETUP_0147      ; 02:27
    JMP STEP_SETUP_0148      ; 02:28
    JMP STEP_SETUP_0149      ; 02:29
    JMP STEP_SETUP_0150      ; 02:30
    JMP STEP_SETUP_0151      ; 02:31
    JMP STEP_SETUP_0152      ; 02:32
    JMP STEP_SETUP_0153      ; 02:33
    JMP STEP_SETUP_0154      ; 02:34
    JMP STEP_SETUP_0155      ; 02:35
    JMP STEP_SETUP_0156      ; 02:36
    JMP STEP_SETUP_0157      ; 02:37
    JMP STEP_SETUP_0158      ; 02:38
    JMP STEP_SETUP_0159      ; 02:39
    JMP STEP_SETUP_0160      ; 02:40
    JMP STEP_SETUP_0161      ; 02:41
    JMP STEP_SETUP_0162      ; 02:42
    JMP STEP_SETUP_0163      ; 02:43
    JMP STEP_SETUP_0164      ; 02:44
    JMP STEP_SETUP_0165      ; 02:45
    JMP STEP_SETUP_0166      ; 02:46
    JMP STEP_SETUP_0167      ; 02:47
    JMP STEP_SETUP_0168      ; 02:48
    JMP STEP_SETUP_0169      ; 02:49
    JMP STEP_SETUP_0170      ; 02:50
    JMP STEP_SETUP_0171      ; 02:51
    JMP STEP_SETUP_0172      ; 02:52
    JMP STEP_SETUP_0173      ; 02:53
    JMP STEP_SETUP_0174      ; 02:54
    JMP STEP_SETUP_0175      ; 02:55
    JMP STEP_SETUP_0176      ; 02:56
    JMP STEP_SETUP_0177      ; 02:57
    JMP STEP_SETUP_0178      ; 02:58
    JMP STEP_SETUP_0179      ; 02:59
    JMP STEP_SETUP_0180      ; 03:00
    JMP STEP_SETUP_0181      ; 03:01
    JMP STEP_SETUP_0182      ; 03:02
    JMP STEP_SETUP_0183      ; 03:03
    JMP STEP_SETUP_0184      ; 03:04
    JMP STEP_SETUP_0185      ; 03:05
    JMP STEP_SETUP_0186      ; 03:06
    JMP STEP_SETUP_0187      ; 03:07
    JMP STEP_SETUP_0188      ; 03:08
    JMP STEP_SETUP_0189      ; 03:09
    JMP STEP_SETUP_0190      ; 03:10
    JMP STEP_SETUP_0191      ; 03:11
    JMP STEP_SETUP_0192      ; 03:12
    JMP STEP_SETUP_0193      ; 03:13
    JMP STEP_SETUP_0194      ; 03:14
    JMP STEP_SETUP_0195      ; 03:15
    JMP STEP_SETUP_0196      ; 03:16
    JMP STEP_SETUP_0197      ; 03:17
    JMP STEP_SETUP_0198      ; 03:18
    JMP STEP_SETUP_0199      ; 03:19
    JMP STEP_SETUP_0200      ; 03:20
    JMP STEP_SETUP_0201      ; 03:21
    JMP STEP_SETUP_0202      ; 03:22
    JMP STEP_SETUP_0203      ; 03:23
    JMP STEP_SETUP_0204      ; 03:24
    JMP STEP_SETUP_0205      ; 03:25
    JMP STEP_SETUP_0206      ; 03:26
    JMP STEP_SETUP_0207      ; 03:27
    JMP STEP_SETUP_0208      ; 03:28
    JMP STEP_SETUP_0209      ; 03:29
    JMP STEP_SETUP_0210      ; 03:30
    JMP STEP_SETUP_0211      ; 03:31
    JMP STEP_SETUP_0212      ; 03:32
    JMP STEP_SETUP_0213      ; 03:33
    JMP STEP_SETUP_0214      ; 03:34
    JMP STEP_SETUP_0215      ; 03:35
    JMP STEP_SETUP_0216      ; 03:36
    JMP STEP_SETUP_0217      ; 03:37
    JMP STEP_SETUP_0218      ; 03:38
    JMP STEP_SETUP_0219      ; 03:39
    JMP STEP_SETUP_0220      ; 03:40
    JMP STEP_SETUP_0221      ; 03:41
    JMP STEP_SETUP_0222      ; 03:42
    JMP STEP_SETUP_0223      ; 03:43
    JMP STEP_SETUP_0224      ; 03:44
    JMP STEP_SETUP_0225      ; 03:45
    JMP STEP_SETUP_0226      ; 03:46
    JMP STEP_SETUP_0227      ; 03:47
    JMP STEP_SETUP_0228      ; 03:48
    JMP STEP_SETUP_0229      ; 03:49
    JMP STEP_SETUP_0230      ; 03:50
    JMP STEP_SETUP_0231      ; 03:51
    JMP STEP_SETUP_0232      ; 03:52
    JMP STEP_SETUP_0233      ; 03:53
    JMP STEP_SETUP_0234      ; 03:54
    JMP STEP_SETUP_0235      ; 03:55
    JMP STEP_SETUP_0236      ; 03:56
    JMP STEP_SETUP_0237      ; 03:57
    JMP STEP_SETUP_0238      ; 03:58
    JMP STEP_SETUP_0239      ; 03:59
    JMP STEP_SETUP_0240      ; 04:00
    JMP STEP_SETUP_0241      ; 04:01
    JMP STEP_SETUP_0242      ; 04:02
    JMP STEP_SETUP_0243      ; 04:03
    JMP STEP_SETUP_0244      ; 04:04
    JMP STEP_SETUP_0245      ; 04:05
    JMP STEP_SETUP_0246      ; 04:06
    JMP STEP_SETUP_0247      ; 04:07
    JMP STEP_SETUP_0248      ; 04:08
    JMP STEP_SETUP_0249      ; 04:09
    JMP STEP_SETUP_0250      ; 04:10
    JMP STEP_SETUP_0251      ; 04:11
    JMP STEP_SETUP_0252      ; 04:12
    JMP STEP_SETUP_0253      ; 04:13
    JMP STEP_SETUP_0254      ; 04:14
    JMP STEP_SETUP_0255      ; 04:15
    JMP STEP_SETUP_0256      ; 04:16
    JMP STEP_SETUP_0257      ; 04:17
    JMP STEP_SETUP_0258      ; 04:18
    JMP STEP_SETUP_0259      ; 04:19
    JMP STEP_SETUP_0260      ; 04:20
    JMP STEP_SETUP_0261      ; 04:21
    JMP STEP_SETUP_0262      ; 04:22
    JMP STEP_SETUP_0263      ; 04:23
    JMP STEP_SETUP_0264      ; 04:24
    JMP STEP_SETUP_0265      ; 04:25
    JMP STEP_SETUP_0266      ; 04:26
    JMP STEP_SETUP_0267      ; 04:27
    JMP STEP_SETUP_0268      ; 04:28
    JMP STEP_SETUP_0269      ; 04:29
    JMP STEP_SETUP_0270      ; 04:30
    JMP STEP_SETUP_0271      ; 04:31
    JMP STEP_SETUP_0272      ; 04:32
    JMP STEP_SETUP_0273      ; 04:33
    JMP STEP_SETUP_0274      ; 04:34
    JMP STEP_SETUP_0275      ; 04:35
    JMP STEP_SETUP_0276      ; 04:36
    JMP STEP_SETUP_0277      ; 04:37
    JMP STEP_SETUP_0278      ; 04:38
    JMP STEP_SETUP_0279      ; 04:39
    JMP STEP_SETUP_0280      ; 04:40
    JMP STEP_SETUP_0281      ; 04:41
    JMP STEP_SETUP_0282      ; 04:42
    JMP STEP_SETUP_0283      ; 04:43
    JMP STEP_SETUP_0284      ; 04:44
    JMP STEP_SETUP_0285      ; 04:45
    JMP STEP_SETUP_0286      ; 04:46
    JMP STEP_SETUP_0287      ; 04:47
    JMP STEP_SETUP_0288      ; 04:48
    JMP STEP_SETUP_0289      ; 04:49
    JMP STEP_SETUP_0290      ; 04:50
    JMP STEP_SETUP_0291      ; 04:51
    JMP STEP_SETUP_0292      ; 04:52
    JMP STEP_SETUP_0293      ; 04:53
    JMP STEP_SETUP_0294      ; 04:54
    JMP STEP_SETUP_0295      ; 04:55
    JMP STEP_SETUP_0296      ; 04:56
    JMP STEP_SETUP_0297      ; 04:57
    JMP STEP_SETUP_0298      ; 04:58
    JMP STEP_SETUP_0299      ; 04:59
    JMP STEP_SETUP_0300      ; 05:00
    JMP STEP_SETUP_0301      ; 05:01
    JMP STEP_SETUP_0302      ; 05:02
    JMP STEP_SETUP_0303      ; 05:03
    JMP STEP_SETUP_0304      ; 05:04
    JMP STEP_SETUP_0305      ; 05:05
    JMP STEP_SETUP_0306      ; 05:06
    JMP STEP_SETUP_0307      ; 05:07
    JMP STEP_SETUP_0308      ; 05:08
    JMP STEP_SETUP_0309      ; 05:09
    JMP STEP_SETUP_0310      ; 05:10
    JMP STEP_SETUP_0311      ; 05:11
    JMP STEP_SETUP_0312      ; 05:12
    JMP STEP_SETUP_0313      ; 05:13
    JMP STEP_SETUP_0314      ; 05:14
    JMP STEP_SETUP_0315      ; 05:15
    JMP STEP_SETUP_0316      ; 05:16
    JMP STEP_SETUP_0317      ; 05:17
    JMP STEP_SETUP_0318      ; 05:18
    JMP STEP_SETUP_0319      ; 05:19
    JMP STEP_SETUP_0320      ; 05:20
    JMP STEP_SETUP_0321      ; 05:21
    JMP STEP_SETUP_0322      ; 05:22
    JMP STEP_SETUP_0323      ; 05:23
    JMP STEP_SETUP_0324      ; 05:24
    JMP STEP_SETUP_0325      ; 05:25
    JMP STEP_SETUP_0326      ; 05:26
    JMP STEP_SETUP_0327      ; 05:27
    JMP STEP_SETUP_0328      ; 05:28
    JMP STEP_SETUP_0329      ; 05:29
    JMP STEP_SETUP_0330      ; 05:30
    JMP STEP_SETUP_0331      ; 05:31
    JMP STEP_SETUP_0332      ; 05:32
    JMP STEP_SETUP_0333      ; 05:33
    JMP STEP_SETUP_0334      ; 05:34
    JMP STEP_SETUP_0335      ; 05:35
    JMP STEP_SETUP_0336      ; 05:36
    JMP STEP_SETUP_0337      ; 05:37
    JMP STEP_SETUP_0338      ; 05:38
    JMP STEP_SETUP_0339      ; 05:39
    JMP STEP_SETUP_0340      ; 05:40
    JMP STEP_SETUP_0341      ; 05:41
    JMP STEP_SETUP_0342      ; 05:42
    JMP STEP_SETUP_0343      ; 05:43
    JMP STEP_SETUP_0344      ; 05:44
    JMP STEP_SETUP_0345      ; 05:45
    JMP STEP_SETUP_0346      ; 05:46
    JMP STEP_SETUP_0347      ; 05:47
    JMP STEP_SETUP_0348      ; 05:48
    JMP STEP_SETUP_0349      ; 05:49
    JMP STEP_SETUP_0350      ; 05:50
    JMP STEP_SETUP_0351      ; 05:51
    JMP STEP_SETUP_0352      ; 05:52
    JMP STEP_SETUP_0353      ; 05:53
    JMP STEP_SETUP_0354      ; 05:54
    JMP STEP_SETUP_0355      ; 05:55
    JMP STEP_SETUP_0356      ; 05:56
    JMP STEP_SETUP_0357      ; 05:57
    JMP STEP_SETUP_0358      ; 05:58
    JMP STEP_SETUP_0359      ; 05:59
    JMP STEP_SETUP_0360      ; 06:00
    JMP STEP_SETUP_0361      ; 06:01
    JMP STEP_SETUP_0362      ; 06:02
    JMP STEP_SETUP_0363      ; 06:03
    JMP STEP_SETUP_0364      ; 06:04
    JMP STEP_SETUP_0365      ; 06:05
    JMP STEP_SETUP_0366      ; 06:06
    JMP STEP_SETUP_0367      ; 06:07
    JMP STEP_SETUP_0368      ; 06:08
    JMP STEP_SETUP_0369      ; 06:09
    JMP STEP_SETUP_0370      ; 06:10
    JMP STEP_SETUP_0371      ; 06:11
    JMP STEP_SETUP_0372      ; 06:12
    JMP STEP_SETUP_0373      ; 06:13
    JMP STEP_SETUP_0374      ; 06:14
    JMP STEP_SETUP_0375      ; 06:15
    JMP STEP_SETUP_0376      ; 06:16
    JMP STEP_SETUP_0377      ; 06:17
    JMP STEP_SETUP_0378      ; 06:18
    JMP STEP_SETUP_0379      ; 06:19
    JMP STEP_SETUP_0380      ; 06:20
    JMP STEP_SETUP_0381      ; 06:21
    JMP STEP_SETUP_0382      ; 06:22
    JMP STEP_SETUP_0383      ; 06:23
    JMP STEP_SETUP_0384      ; 06:24
    JMP STEP_SETUP_0385      ; 06:25
    JMP STEP_SETUP_0386      ; 06:26
    JMP STEP_SETUP_0387      ; 06:27
    JMP STEP_SETUP_0388      ; 06:28
    JMP STEP_SETUP_0389      ; 06:29
    JMP STEP_SETUP_0390      ; 06:30
    JMP STEP_SETUP_0391      ; 06:31
    JMP STEP_SETUP_0392      ; 06:32
    JMP STEP_SETUP_0393      ; 06:33
    JMP STEP_SETUP_0394      ; 06:34
    JMP STEP_SETUP_0395      ; 06:35
    JMP STEP_SETUP_0396      ; 06:36
    JMP STEP_SETUP_0397      ; 06:37
    JMP STEP_SETUP_0398      ; 06:38
    JMP STEP_SETUP_0399      ; 06:39
    JMP STEP_SETUP_0400      ; 06:40
    JMP STEP_SETUP_0401      ; 06:41
    JMP STEP_SETUP_0402      ; 06:42
    JMP STEP_SETUP_0403      ; 06:43
    JMP STEP_SETUP_0404      ; 06:44
    JMP STEP_SETUP_0405      ; 06:45
    JMP STEP_SETUP_0406      ; 06:46
    JMP STEP_SETUP_0407      ; 06:47
    JMP STEP_SETUP_0408      ; 06:48
    JMP STEP_SETUP_0409      ; 06:49
    JMP STEP_SETUP_0410      ; 06:50
    JMP STEP_SETUP_0411      ; 06:51
    JMP STEP_SETUP_0412      ; 06:52
    JMP STEP_SETUP_0413      ; 06:53
    JMP STEP_SETUP_0414      ; 06:54
    JMP STEP_SETUP_0415      ; 06:55
    JMP STEP_SETUP_0416      ; 06:56
    JMP STEP_SETUP_0417      ; 06:57
    JMP STEP_SETUP_0418      ; 06:58
    JMP STEP_SETUP_0419      ; 06:59
    JMP STEP_SETUP_0420      ; 07:00
    JMP STEP_SETUP_0421      ; 07:01
    JMP STEP_SETUP_0422      ; 07:02
    JMP STEP_SETUP_0423      ; 07:03
    JMP STEP_SETUP_0424      ; 07:04
    JMP STEP_SETUP_0425      ; 07:05
    JMP STEP_SETUP_0426      ; 07:06
    JMP STEP_SETUP_0427      ; 07:07
    JMP STEP_SETUP_0428      ; 07:08
    JMP STEP_SETUP_0429      ; 07:09
    JMP STEP_SETUP_0430      ; 07:10
    JMP STEP_SETUP_0431      ; 07:11
    JMP STEP_SETUP_0432      ; 07:12
    JMP STEP_SETUP_0433      ; 07:13
    JMP STEP_SETUP_0434      ; 07:14
    JMP STEP_SETUP_0435      ; 07:15
    JMP STEP_SETUP_0436      ; 07:16
    JMP STEP_SETUP_0437      ; 07:17
    JMP STEP_SETUP_0438      ; 07:18
    JMP STEP_SETUP_0439      ; 07:19
    JMP STEP_SETUP_0440      ; 07:20
    JMP STEP_SETUP_0441      ; 07:21
    JMP STEP_SETUP_0442      ; 07:22
    JMP STEP_SETUP_0443      ; 07:23
    JMP STEP_SETUP_0444      ; 07:24
    JMP STEP_SETUP_0445      ; 07:25
    JMP STEP_SETUP_0446      ; 07:26
    JMP STEP_SETUP_0447      ; 07:27
    JMP STEP_SETUP_0448      ; 07:28
    JMP STEP_SETUP_0449      ; 07:29
    JMP STEP_SETUP_0450      ; 07:30
    JMP STEP_SETUP_0451      ; 07:31
    JMP STEP_SETUP_0452      ; 07:32
    JMP STEP_SETUP_0453      ; 07:33
    JMP STEP_SETUP_0454      ; 07:34
    JMP STEP_SETUP_0455      ; 07:35
    JMP STEP_SETUP_0456      ; 07:36
    JMP STEP_SETUP_0457      ; 07:37
    JMP STEP_SETUP_0458      ; 07:38
    JMP STEP_SETUP_0459      ; 07:39
    JMP STEP_SETUP_0460      ; 07:40
    JMP STEP_SETUP_0461      ; 07:41
    JMP STEP_SETUP_0462      ; 07:42
    JMP STEP_SETUP_0463      ; 07:43
    JMP STEP_SETUP_0464      ; 07:44
    JMP STEP_SETUP_0465      ; 07:45
    JMP STEP_SETUP_0466      ; 07:46
    JMP STEP_SETUP_0467      ; 07:47
    JMP STEP_SETUP_0468      ; 07:48
    JMP STEP_SETUP_0469      ; 07:49
    JMP STEP_SETUP_0470      ; 07:50
    JMP STEP_SETUP_0471      ; 07:51
    JMP STEP_SETUP_0472      ; 07:52
    JMP STEP_SETUP_0473      ; 07:53
    JMP STEP_SETUP_0474      ; 07:54
    JMP STEP_SETUP_0475      ; 07:55
    JMP STEP_SETUP_0476      ; 07:56
    JMP STEP_SETUP_0477      ; 07:57
    JMP STEP_SETUP_0478      ; 07:58
    JMP STEP_SETUP_0479      ; 07:59
    JMP STEP_SETUP_0480      ; 08:00
    JMP STEP_SETUP_0481      ; 08:01
    JMP STEP_SETUP_0482      ; 08:02
    JMP STEP_SETUP_0483      ; 08:03
    JMP STEP_SETUP_0484      ; 08:04
    JMP STEP_SETUP_0485      ; 08:05
    JMP STEP_SETUP_0486      ; 08:06
    JMP STEP_SETUP_0487      ; 08:07
    JMP STEP_SETUP_0488      ; 08:08
    JMP STEP_SETUP_0489      ; 08:09
    JMP STEP_SETUP_0490      ; 08:10
    JMP STEP_SETUP_0491      ; 08:11
    JMP STEP_SETUP_0492      ; 08:12
    JMP STEP_SETUP_0493      ; 08:13
    JMP STEP_SETUP_0494      ; 08:14
    JMP STEP_SETUP_0495      ; 08:15
    JMP STEP_SETUP_0496      ; 08:16
    JMP STEP_SETUP_0497      ; 08:17
    JMP STEP_SETUP_0498      ; 08:18
    JMP STEP_SETUP_0499      ; 08:19
    JMP STEP_SETUP_0500      ; 08:20
    JMP STEP_SETUP_0501      ; 08:21
    JMP STEP_SETUP_0502      ; 08:22
    JMP STEP_SETUP_0503      ; 08:23
    JMP STEP_SETUP_0504      ; 08:24
    JMP STEP_SETUP_0505      ; 08:25
    JMP STEP_SETUP_0506      ; 08:26
    JMP STEP_SETUP_0507      ; 08:27
    JMP STEP_SETUP_0508      ; 08:28
    JMP STEP_SETUP_0509      ; 08:29
    JMP STEP_SETUP_0510      ; 08:30
    JMP STEP_SETUP_0511      ; 08:31
    JMP STEP_SETUP_0512      ; 08:32
    JMP STEP_SETUP_0513      ; 08:33
    JMP STEP_SETUP_0514      ; 08:34
    JMP STEP_SETUP_0515      ; 08:35
    JMP STEP_SETUP_0516      ; 08:36
    JMP STEP_SETUP_0517      ; 08:37
    JMP STEP_SETUP_0518      ; 08:38
    JMP STEP_SETUP_0519      ; 08:39
    JMP STEP_SETUP_0520      ; 08:40
    JMP STEP_SETUP_0521      ; 08:41
    JMP STEP_SETUP_0522      ; 08:42
    JMP STEP_SETUP_0523      ; 08:43
    JMP STEP_SETUP_0524      ; 08:44
    JMP STEP_SETUP_0525      ; 08:45
    JMP STEP_SETUP_0526      ; 08:46
    JMP STEP_SETUP_0527      ; 08:47
    JMP STEP_SETUP_0528      ; 08:48
    JMP STEP_SETUP_0529      ; 08:49
    JMP STEP_SETUP_0530      ; 08:50
    JMP STEP_SETUP_0531      ; 08:51
    JMP STEP_SETUP_0532      ; 08:52
    JMP STEP_SETUP_0533      ; 08:53
    JMP STEP_SETUP_0534      ; 08:54
    JMP STEP_SETUP_0535      ; 08:55
    JMP STEP_SETUP_0536      ; 08:56
    JMP STEP_SETUP_0537      ; 08:57
    JMP STEP_SETUP_0538      ; 08:58
    JMP STEP_SETUP_0539      ; 08:59
    JMP STEP_SETUP_0540      ; 09:00
    JMP STEP_SETUP_0541      ; 09:01
    JMP STEP_SETUP_0542      ; 09:02
    JMP STEP_SETUP_0543      ; 09:03
    JMP STEP_SETUP_0544      ; 09:04
    JMP STEP_SETUP_0545      ; 09:05
    JMP STEP_SETUP_0546      ; 09:06
    JMP STEP_SETUP_0547      ; 09:07
    JMP STEP_SETUP_0548      ; 09:08
    JMP STEP_SETUP_0549      ; 09:09
    JMP STEP_SETUP_0550      ; 09:10
    JMP STEP_SETUP_0551      ; 09:11
    JMP STEP_SETUP_0552      ; 09:12
    JMP STEP_SETUP_0553      ; 09:13
    JMP STEP_SETUP_0554      ; 09:14
    JMP STEP_SETUP_0555      ; 09:15
    JMP STEP_SETUP_0556      ; 09:16
    JMP STEP_SETUP_0557      ; 09:17
    JMP STEP_SETUP_0558      ; 09:18
    JMP STEP_SETUP_0559      ; 09:19
    JMP STEP_SETUP_0560      ; 09:20
    JMP STEP_SETUP_0561      ; 09:21
    JMP STEP_SETUP_0562      ; 09:22
    JMP STEP_SETUP_0563      ; 09:23
    JMP STEP_SETUP_0564      ; 09:24
    JMP STEP_SETUP_0565      ; 09:25
    JMP STEP_SETUP_0566      ; 09:26
    JMP STEP_SETUP_0567      ; 09:27
    JMP STEP_SETUP_0568      ; 09:28
    JMP STEP_SETUP_0569      ; 09:29
    JMP STEP_SETUP_0570      ; 09:30
    JMP STEP_SETUP_0571      ; 09:31
    JMP STEP_SETUP_0572      ; 09:32
    JMP STEP_SETUP_0573      ; 09:33
    JMP STEP_SETUP_0574      ; 09:34
    JMP STEP_SETUP_0575      ; 09:35
    JMP STEP_SETUP_0576      ; 09:36
    JMP STEP_SETUP_0577      ; 09:37
    JMP STEP_SETUP_0578      ; 09:38
    JMP STEP_SETUP_0579      ; 09:39
    JMP STEP_SETUP_0580      ; 09:40
    JMP STEP_SETUP_0581      ; 09:41
    JMP STEP_SETUP_0582      ; 09:42
    JMP STEP_SETUP_0583      ; 09:43
    JMP STEP_SETUP_0584      ; 09:44
    JMP STEP_SETUP_0585      ; 09:45
    JMP STEP_SETUP_0586      ; 09:46
    JMP STEP_SETUP_0587      ; 09:47
    JMP STEP_SETUP_0588      ; 09:48
    JMP STEP_SETUP_0589      ; 09:49
    JMP STEP_SETUP_0590      ; 09:50
    JMP STEP_SETUP_0591      ; 09:51
    JMP STEP_SETUP_0592      ; 09:52
    JMP STEP_SETUP_0593      ; 09:53
    JMP STEP_SETUP_0594      ; 09:54
    JMP STEP_SETUP_0595      ; 09:55
    JMP STEP_SETUP_0596      ; 09:56
    JMP STEP_SETUP_0597      ; 09:57
    JMP STEP_SETUP_0598      ; 09:58
    JMP STEP_SETUP_0599      ; 09:59
    JMP STEP_SETUP_0600      ; 10:00
    JMP STEP_SETUP_0601      ; 10:01
    JMP STEP_SETUP_0602      ; 10:02
    JMP STEP_SETUP_0603      ; 10:03
    JMP STEP_SETUP_0604      ; 10:04
    JMP STEP_SETUP_0605      ; 10:05
    JMP STEP_SETUP_0606      ; 10:06
    JMP STEP_SETUP_0607      ; 10:07
    JMP STEP_SETUP_0608      ; 10:08
    JMP STEP_SETUP_0609      ; 10:09
    JMP STEP_SETUP_0610      ; 10:10
    JMP STEP_SETUP_0611      ; 10:11
    JMP STEP_SETUP_0612      ; 10:12
    JMP STEP_SETUP_0613      ; 10:13
    JMP STEP_SETUP_0614      ; 10:14
    JMP STEP_SETUP_0615      ; 10:15
    JMP STEP_SETUP_0616      ; 10:16
    JMP STEP_SETUP_0617      ; 10:17
    JMP STEP_SETUP_0618      ; 10:18
    JMP STEP_SETUP_0619      ; 10:19
    JMP STEP_SETUP_0620      ; 10:20
    JMP STEP_SETUP_0621      ; 10:21
    JMP STEP_SETUP_0622      ; 10:22
    JMP STEP_SETUP_0623      ; 10:23
    JMP STEP_SETUP_0624      ; 10:24
    JMP STEP_SETUP_0625      ; 10:25
    JMP STEP_SETUP_0626      ; 10:26
    JMP STEP_SETUP_0627      ; 10:27
    JMP STEP_SETUP_0628      ; 10:28
    JMP STEP_SETUP_0629      ; 10:29
    JMP STEP_SETUP_0630      ; 10:30
    JMP STEP_SETUP_0631      ; 10:31
    JMP STEP_SETUP_0632      ; 10:32
    JMP STEP_SETUP_0633      ; 10:33
    JMP STEP_SETUP_0634      ; 10:34
    JMP STEP_SETUP_0635      ; 10:35
    JMP STEP_SETUP_0636      ; 10:36
    JMP STEP_SETUP_0637      ; 10:37
    JMP STEP_SETUP_0638      ; 10:38
    JMP STEP_SETUP_0639      ; 10:39
    JMP STEP_SETUP_0640      ; 10:40
    JMP STEP_SETUP_0641      ; 10:41
    JMP STEP_SETUP_0642      ; 10:42
    JMP STEP_SETUP_0643      ; 10:43
    JMP STEP_SETUP_0644      ; 10:44
    JMP STEP_SETUP_0645      ; 10:45
    JMP STEP_SETUP_0646      ; 10:46
    JMP STEP_SETUP_0647      ; 10:47
    JMP STEP_SETUP_0648      ; 10:48
    JMP STEP_SETUP_0649      ; 10:49
    JMP STEP_SETUP_0650      ; 10:50
    JMP STEP_SETUP_0651      ; 10:51
    JMP STEP_SETUP_0652      ; 10:52
    JMP STEP_SETUP_0653      ; 10:53
    JMP STEP_SETUP_0654      ; 10:54
    JMP STEP_SETUP_0655      ; 10:55
    JMP STEP_SETUP_0656      ; 10:56
    JMP STEP_SETUP_0657      ; 10:57
    JMP STEP_SETUP_0658      ; 10:58
    JMP STEP_SETUP_0659      ; 10:59
    JMP STEP_SETUP_0660      ; 11:00
    JMP STEP_SETUP_0661      ; 11:01
    JMP STEP_SETUP_0662      ; 11:02
    JMP STEP_SETUP_0663      ; 11:03
    JMP STEP_SETUP_0664      ; 11:04
    JMP STEP_SETUP_0665      ; 11:05
    JMP STEP_SETUP_0666      ; 11:06
    JMP STEP_SETUP_0667      ; 11:07
    JMP STEP_SETUP_0668      ; 11:08
    JMP STEP_SETUP_0669      ; 11:09
    JMP STEP_SETUP_0670      ; 11:10
    JMP STEP_SETUP_0671      ; 11:11
    JMP STEP_SETUP_0672      ; 11:12
    JMP STEP_SETUP_0673      ; 11:13
    JMP STEP_SETUP_0674      ; 11:14
    JMP STEP_SETUP_0675      ; 11:15
    JMP STEP_SETUP_0676      ; 11:16
    JMP STEP_SETUP_0677      ; 11:17
    JMP STEP_SETUP_0678      ; 11:18
    JMP STEP_SETUP_0679      ; 11:19
    JMP STEP_SETUP_0680      ; 11:20
    JMP STEP_SETUP_0681      ; 11:21
    JMP STEP_SETUP_0682      ; 11:22
    JMP STEP_SETUP_0683      ; 11:23
    JMP STEP_SETUP_0684      ; 11:24
    JMP STEP_SETUP_0685      ; 11:25
    JMP STEP_SETUP_0686      ; 11:26
    JMP STEP_SETUP_0687      ; 11:27
    JMP STEP_SETUP_0688      ; 11:28
    JMP STEP_SETUP_0689      ; 11:29
    JMP STEP_SETUP_0690      ; 11:30
    JMP STEP_SETUP_0691      ; 11:31
    JMP STEP_SETUP_0692      ; 11:32
    JMP STEP_SETUP_0693      ; 11:33
    JMP STEP_SETUP_0694      ; 11:34
    JMP STEP_SETUP_0695      ; 11:35
    JMP STEP_SETUP_0696      ; 11:36
    JMP STEP_SETUP_0697      ; 11:37
    JMP STEP_SETUP_0698      ; 11:38
    JMP STEP_SETUP_0699      ; 11:39
    JMP STEP_SETUP_0700      ; 11:40
    JMP STEP_SETUP_0701      ; 11:41
    JMP STEP_SETUP_0702      ; 11:42
    JMP STEP_SETUP_0703      ; 11:43
    JMP STEP_SETUP_0704      ; 11:44
    JMP STEP_SETUP_0705      ; 11:45
    JMP STEP_SETUP_0706      ; 11:46
    JMP STEP_SETUP_0707      ; 11:47
    JMP STEP_SETUP_0708      ; 11:48
    JMP STEP_SETUP_0709      ; 11:49
    JMP STEP_SETUP_0710      ; 11:50
    JMP STEP_SETUP_0711      ; 11:51
    JMP STEP_SETUP_0712      ; 11:52
    JMP STEP_SETUP_0713      ; 11:53
    JMP STEP_SETUP_0714      ; 11:54
    JMP STEP_SETUP_0715      ; 11:55
    JMP STEP_SETUP_0716      ; 11:56
    JMP STEP_SETUP_0717      ; 11:57
    JMP STEP_SETUP_0718      ; 11:58
    JMP STEP_SETUP_0719      ; 11:59
    JMP STEP_SETUP_0720      ; 12:00
    JMP STEP_SETUP_0721      ; 12:01
    JMP STEP_SETUP_0722      ; 12:02
    JMP STEP_SETUP_0723      ; 12:03
    JMP STEP_SETUP_0724      ; 12:04
    JMP STEP_SETUP_0725      ; 12:05
    JMP STEP_SETUP_0726      ; 12:06
    JMP STEP_SETUP_0727      ; 12:07
    JMP STEP_SETUP_0728      ; 12:08
    JMP STEP_SETUP_0729      ; 12:09
    JMP STEP_SETUP_0730      ; 12:10
    JMP STEP_SETUP_0731      ; 12:11
    JMP STEP_SETUP_0732      ; 12:12
    JMP STEP_SETUP_0733      ; 12:13
    JMP STEP_SETUP_0734      ; 12:14
    JMP STEP_SETUP_0735      ; 12:15
    JMP STEP_SETUP_0736      ; 12:16
    JMP STEP_SETUP_0737      ; 12:17
    JMP STEP_SETUP_0738      ; 12:18
    JMP STEP_SETUP_0739      ; 12:19
    JMP STEP_SETUP_0740      ; 12:20
    JMP STEP_SETUP_0741      ; 12:21
    JMP STEP_SETUP_0742      ; 12:22
    JMP STEP_SETUP_0743      ; 12:23
    JMP STEP_SETUP_0744      ; 12:24
    JMP STEP_SETUP_0745      ; 12:25
    JMP STEP_SETUP_0746      ; 12:26
    JMP STEP_SETUP_0747      ; 12:27
    JMP STEP_SETUP_0748      ; 12:28
    JMP STEP_SETUP_0749      ; 12:29
    JMP STEP_SETUP_0750      ; 12:30
    JMP STEP_SETUP_0751      ; 12:31
    JMP STEP_SETUP_0752      ; 12:32
    JMP STEP_SETUP_0753      ; 12:33
    JMP STEP_SETUP_0754      ; 12:34
    JMP STEP_SETUP_0755      ; 12:35
    JMP STEP_SETUP_0756      ; 12:36
    JMP STEP_SETUP_0757      ; 12:37
    JMP STEP_SETUP_0758      ; 12:38
    JMP STEP_SETUP_0759      ; 12:39
    JMP STEP_SETUP_0760      ; 12:40
    JMP STEP_SETUP_0761      ; 12:41
    JMP STEP_SETUP_0762      ; 12:42
    JMP STEP_SETUP_0763      ; 12:43
    JMP STEP_SETUP_0764      ; 12:44
    JMP STEP_SETUP_0765      ; 12:45
    JMP STEP_SETUP_0766      ; 12:46
    JMP STEP_SETUP_0767      ; 12:47
    JMP STEP_SETUP_0768      ; 12:48
    JMP STEP_SETUP_0769      ; 12:49
    JMP STEP_SETUP_0770      ; 12:50
    JMP STEP_SETUP_0771      ; 12:51
    JMP STEP_SETUP_0772      ; 12:52
    JMP STEP_SETUP_0773      ; 12:53
    JMP STEP_SETUP_0774      ; 12:54
    JMP STEP_SETUP_0775      ; 12:55
    JMP STEP_SETUP_0776      ; 12:56
    JMP STEP_SETUP_0777      ; 12:57
    JMP STEP_SETUP_0778      ; 12:58
    JMP STEP_SETUP_0779      ; 12:59
    JMP STEP_SETUP_0780      ; 13:00
    JMP STEP_SETUP_0781      ; 13:01
    JMP STEP_SETUP_0782      ; 13:02
    JMP STEP_SETUP_0783      ; 13:03
    JMP STEP_SETUP_0784      ; 13:04
    JMP STEP_SETUP_0785      ; 13:05
    JMP STEP_SETUP_0786      ; 13:06
    JMP STEP_SETUP_0787      ; 13:07
    JMP STEP_SETUP_0788      ; 13:08
    JMP STEP_SETUP_0789      ; 13:09
    JMP STEP_SETUP_0790      ; 13:10
    JMP STEP_SETUP_0791      ; 13:11
    JMP STEP_SETUP_0792      ; 13:12
    JMP STEP_SETUP_0793      ; 13:13
    JMP STEP_SETUP_0794      ; 13:14
    JMP STEP_SETUP_0795      ; 13:15
    JMP STEP_SETUP_0796      ; 13:16
    JMP STEP_SETUP_0797      ; 13:17
    JMP STEP_SETUP_0798      ; 13:18
    JMP STEP_SETUP_0799      ; 13:19
    JMP STEP_SETUP_0800      ; 13:20
    JMP STEP_SETUP_0801      ; 13:21
    JMP STEP_SETUP_0802      ; 13:22
    JMP STEP_SETUP_0803      ; 13:23
    JMP STEP_SETUP_0804      ; 13:24
    JMP STEP_SETUP_0805      ; 13:25
    JMP STEP_SETUP_0806      ; 13:26
    JMP STEP_SETUP_0807      ; 13:27
    JMP STEP_SETUP_0808      ; 13:28
    JMP STEP_SETUP_0809      ; 13:29
    JMP STEP_SETUP_0810      ; 13:30
    JMP STEP_SETUP_0811      ; 13:31
    JMP STEP_SETUP_0812      ; 13:32
    JMP STEP_SETUP_0813      ; 13:33
    JMP STEP_SETUP_0814      ; 13:34
    JMP STEP_SETUP_0815      ; 13:35
    JMP STEP_SETUP_0816      ; 13:36
    JMP STEP_SETUP_0817      ; 13:37
    JMP STEP_SETUP_0818      ; 13:38
    JMP STEP_SETUP_0819      ; 13:39
    JMP STEP_SETUP_0820      ; 13:40
    JMP STEP_SETUP_0821      ; 13:41
    JMP STEP_SETUP_0822      ; 13:42
    JMP STEP_SETUP_0823      ; 13:43
    JMP STEP_SETUP_0824      ; 13:44
    JMP STEP_SETUP_0825      ; 13:45
    JMP STEP_SETUP_0826      ; 13:46
    JMP STEP_SETUP_0827      ; 13:47
    JMP STEP_SETUP_0828      ; 13:48
    JMP STEP_SETUP_0829      ; 13:49
    JMP STEP_SETUP_0830      ; 13:50
    JMP STEP_SETUP_0831      ; 13:51
    JMP STEP_SETUP_0832      ; 13:52
    JMP STEP_SETUP_0833      ; 13:53
    JMP STEP_SETUP_0834      ; 13:54
    JMP STEP_SETUP_0835      ; 13:55
    JMP STEP_SETUP_0836      ; 13:56
    JMP STEP_SETUP_0837      ; 13:57
    JMP STEP_SETUP_0838      ; 13:58
    JMP STEP_SETUP_0839      ; 13:59
    JMP STEP_SETUP_0840      ; 14:00
    JMP STEP_SETUP_0841      ; 14:01
    JMP STEP_SETUP_0842      ; 14:02
    JMP STEP_SETUP_0843      ; 14:03
    JMP STEP_SETUP_0844      ; 14:04
    JMP STEP_SETUP_0845      ; 14:05
    JMP STEP_SETUP_0846      ; 14:06
    JMP STEP_SETUP_0847      ; 14:07
    JMP STEP_SETUP_0848      ; 14:08
    JMP STEP_SETUP_0849      ; 14:09
    JMP STEP_SETUP_0850      ; 14:10
    JMP STEP_SETUP_0851      ; 14:11
    JMP STEP_SETUP_0852      ; 14:12
    JMP STEP_SETUP_0853      ; 14:13
    JMP STEP_SETUP_0854      ; 14:14
    JMP STEP_SETUP_0855      ; 14:15
    JMP STEP_SETUP_0856      ; 14:16
    JMP STEP_SETUP_0857      ; 14:17
    JMP STEP_SETUP_0858      ; 14:18
    JMP STEP_SETUP_0859      ; 14:19
    JMP STEP_SETUP_0860      ; 14:20
    JMP STEP_SETUP_0861      ; 14:21
    JMP STEP_SETUP_0862      ; 14:22
    JMP STEP_SETUP_0863      ; 14:23
    JMP STEP_SETUP_0864      ; 14:24
    JMP STEP_SETUP_0865      ; 14:25
    JMP STEP_SETUP_0866      ; 14:26
    JMP STEP_SETUP_0867      ; 14:27
    JMP STEP_SETUP_0868      ; 14:28
    JMP STEP_SETUP_0869      ; 14:29
    JMP STEP_SETUP_0870      ; 14:30
    JMP STEP_SETUP_0871      ; 14:31
    JMP STEP_SETUP_0872      ; 14:32
    JMP STEP_SETUP_0873      ; 14:33
    JMP STEP_SETUP_0874      ; 14:34
    JMP STEP_SETUP_0875      ; 14:35
    JMP STEP_SETUP_0876      ; 14:36
    JMP STEP_SETUP_0877      ; 14:37
    JMP STEP_SETUP_0878      ; 14:38
    JMP STEP_SETUP_0879      ; 14:39
    JMP STEP_SETUP_0880      ; 14:40
    JMP STEP_SETUP_0881      ; 14:41
    JMP STEP_SETUP_0882      ; 14:42
    JMP STEP_SETUP_0883      ; 14:43
    JMP STEP_SETUP_0884      ; 14:44
    JMP STEP_SETUP_0885      ; 14:45
    JMP STEP_SETUP_0886      ; 14:46
    JMP STEP_SETUP_0887      ; 14:47
    JMP STEP_SETUP_0888      ; 14:48
    JMP STEP_SETUP_0889      ; 14:49
    JMP STEP_SETUP_0890      ; 14:50
    JMP STEP_SETUP_0891      ; 14:51
    JMP STEP_SETUP_0892      ; 14:52
    JMP STEP_SETUP_0893      ; 14:53
    JMP STEP_SETUP_0894      ; 14:54
    JMP STEP_SETUP_0895      ; 14:55
    JMP STEP_SETUP_0896      ; 14:56
    JMP STEP_SETUP_0897      ; 14:57
    JMP STEP_SETUP_0898      ; 14:58
    JMP STEP_SETUP_0899      ; 14:59
    JMP STEP_SETUP_0900      ; 15:00
    JMP STEP_SETUP_0901      ; 15:01
    JMP STEP_SETUP_0902      ; 15:02
    JMP STEP_SETUP_0903      ; 15:03
    JMP STEP_SETUP_0904      ; 15:04
    JMP STEP_SETUP_0905      ; 15:05
    JMP STEP_SETUP_0906      ; 15:06
    JMP STEP_SETUP_0907      ; 15:07
    JMP STEP_SETUP_0908      ; 15:08
    JMP STEP_SETUP_0909      ; 15:09
    JMP STEP_SETUP_0910      ; 15:10
    JMP STEP_SETUP_0911      ; 15:11
    JMP STEP_SETUP_0912      ; 15:12
    JMP STEP_SETUP_0913      ; 15:13
    JMP STEP_SETUP_0914      ; 15:14
    JMP STEP_SETUP_0915      ; 15:15
    JMP STEP_SETUP_0916      ; 15:16
    JMP STEP_SETUP_0917      ; 15:17
    JMP STEP_SETUP_0918      ; 15:18
    JMP STEP_SETUP_0919      ; 15:19
    JMP STEP_SETUP_0920      ; 15:20
    JMP STEP_SETUP_0921      ; 15:21
    JMP STEP_SETUP_0922      ; 15:22
    JMP STEP_SETUP_0923      ; 15:23
    JMP STEP_SETUP_0924      ; 15:24
    JMP STEP_SETUP_0925      ; 15:25
    JMP STEP_SETUP_0926      ; 15:26
    JMP STEP_SETUP_0927      ; 15:27
    JMP STEP_SETUP_0928      ; 15:28
    JMP STEP_SETUP_0929      ; 15:29
    JMP STEP_SETUP_0930      ; 15:30
    JMP STEP_SETUP_0931      ; 15:31
    JMP STEP_SETUP_0932      ; 15:32
    JMP STEP_SETUP_0933      ; 15:33
    JMP STEP_SETUP_0934      ; 15:34
    JMP STEP_SETUP_0935      ; 15:35
    JMP STEP_SETUP_0936      ; 15:36
    JMP STEP_SETUP_0937      ; 15:37
    JMP STEP_SETUP_0938      ; 15:38
    JMP STEP_SETUP_0939      ; 15:39
    JMP STEP_SETUP_0940      ; 15:40
    JMP STEP_SETUP_0941      ; 15:41
    JMP STEP_SETUP_0942      ; 15:42
    JMP STEP_SETUP_0943      ; 15:43
    JMP STEP_SETUP_0944      ; 15:44
    JMP STEP_SETUP_0945      ; 15:45
    JMP STEP_SETUP_0946      ; 15:46
    JMP STEP_SETUP_0947      ; 15:47
    JMP STEP_SETUP_0948      ; 15:48
    JMP STEP_SETUP_0949      ; 15:49
    JMP STEP_SETUP_0950      ; 15:50
    JMP STEP_SETUP_0951      ; 15:51
    JMP STEP_SETUP_0952      ; 15:52
    JMP STEP_SETUP_0953      ; 15:53
    JMP STEP_SETUP_0954      ; 15:54
    JMP STEP_SETUP_0955      ; 15:55
    JMP STEP_SETUP_0956      ; 15:56
    JMP STEP_SETUP_0957      ; 15:57
    JMP STEP_SETUP_0958      ; 15:58
    JMP STEP_SETUP_0959      ; 15:59
    JMP STEP_SETUP_0960      ; 16:00
    JMP STEP_SETUP_0961      ; 16:01
    JMP STEP_SETUP_0962      ; 16:02
    JMP STEP_SETUP_0963      ; 16:03
    JMP STEP_SETUP_0964      ; 16:04
    JMP STEP_SETUP_0965      ; 16:05
    JMP STEP_SETUP_0966      ; 16:06
    JMP STEP_SETUP_0967      ; 16:07
    JMP STEP_SETUP_0968      ; 16:08
    JMP STEP_SETUP_0969      ; 16:09
    JMP STEP_SETUP_0970      ; 16:10
    JMP STEP_SETUP_0971      ; 16:11
    JMP STEP_SETUP_0972      ; 16:12
    JMP STEP_SETUP_0973      ; 16:13
    JMP STEP_SETUP_0974      ; 16:14
    JMP STEP_SETUP_0975      ; 16:15
    JMP STEP_SETUP_0976      ; 16:16
    JMP STEP_SETUP_0977      ; 16:17
    JMP STEP_SETUP_0978      ; 16:18
    JMP STEP_SETUP_0979      ; 16:19
    JMP STEP_SETUP_0980      ; 16:20
    JMP STEP_SETUP_0981      ; 16:21
    JMP STEP_SETUP_0982      ; 16:22
    JMP STEP_SETUP_0983      ; 16:23
    JMP STEP_SETUP_0984      ; 16:24
    JMP STEP_SETUP_0985      ; 16:25
    JMP STEP_SETUP_0986      ; 16:26
    JMP STEP_SETUP_0987      ; 16:27
    JMP STEP_SETUP_0988      ; 16:28
    JMP STEP_SETUP_0989      ; 16:29
    JMP STEP_SETUP_0990      ; 16:30
    JMP STEP_SETUP_0991      ; 16:31
    JMP STEP_SETUP_0992      ; 16:32
    JMP STEP_SETUP_0993      ; 16:33
    JMP STEP_SETUP_0994      ; 16:34
    JMP STEP_SETUP_0995      ; 16:35
    JMP STEP_SETUP_0996      ; 16:36
    JMP STEP_SETUP_0997      ; 16:37
    JMP STEP_SETUP_0998      ; 16:38
    JMP STEP_SETUP_0999      ; 16:39
    JMP STEP_SETUP_1000      ; 16:40
    JMP STEP_SETUP_1001      ; 16:41
    JMP STEP_SETUP_1002      ; 16:42
    JMP STEP_SETUP_1003      ; 16:43
    JMP STEP_SETUP_1004      ; 16:44
    JMP STEP_SETUP_1005      ; 16:45
    JMP STEP_SETUP_1006      ; 16:46
    JMP STEP_SETUP_1007      ; 16:47
    JMP STEP_SETUP_1008      ; 16:48
    JMP STEP_SETUP_1009      ; 16:49
    JMP STEP_SETUP_1010      ; 16:50
    JMP STEP_SETUP_1011      ; 16:51
    JMP STEP_SETUP_1012      ; 16:52
    JMP STEP_SETUP_1013      ; 16:53
    JMP STEP_SETUP_1014      ; 16:54
    JMP STEP_SETUP_1015      ; 16:55
    JMP STEP_SETUP_1016      ; 16:56
    JMP STEP_SETUP_1017      ; 16:57
    JMP STEP_SETUP_1018      ; 16:58
    JMP STEP_SETUP_1019      ; 16:59
    JMP STEP_SETUP_1020      ; 17:00
    JMP STEP_SETUP_1021      ; 17:01
    JMP STEP_SETUP_1022      ; 17:02
    JMP STEP_SETUP_1023      ; 17:03
    JMP STEP_SETUP_1024      ; 17:04
    JMP STEP_SETUP_1025      ; 17:05
    JMP STEP_SETUP_1026      ; 17:06
    JMP STEP_SETUP_1027      ; 17:07
    JMP STEP_SETUP_1028      ; 17:08
    JMP STEP_SETUP_1029      ; 17:09
    JMP STEP_SETUP_1030      ; 17:10
    JMP STEP_SETUP_1031      ; 17:11
    JMP STEP_SETUP_1032      ; 17:12
    JMP STEP_SETUP_1033      ; 17:13
    JMP STEP_SETUP_1034      ; 17:14
    JMP STEP_SETUP_1035      ; 17:15
    JMP STEP_SETUP_1036      ; 17:16
    JMP STEP_SETUP_1037      ; 17:17
    JMP STEP_SETUP_1038      ; 17:18
    JMP STEP_SETUP_1039      ; 17:19
    JMP STEP_SETUP_1040      ; 17:20
    JMP STEP_SETUP_1041      ; 17:21
    JMP STEP_SETUP_1042      ; 17:22
    JMP STEP_SETUP_1043      ; 17:23
    JMP STEP_SETUP_1044      ; 17:24
    JMP STEP_SETUP_1045      ; 17:25
    JMP STEP_SETUP_1046      ; 17:26
    JMP STEP_SETUP_1047      ; 17:27
    JMP STEP_SETUP_1048      ; 17:28
    JMP STEP_SETUP_1049      ; 17:29
    JMP STEP_SETUP_1050      ; 17:30
    JMP STEP_SETUP_1051      ; 17:31
    JMP STEP_SETUP_1052      ; 17:32
    JMP STEP_SETUP_1053      ; 17:33
    JMP STEP_SETUP_1054      ; 17:34
    JMP STEP_SETUP_1055      ; 17:35
    JMP STEP_SETUP_1056      ; 17:36
    JMP STEP_SETUP_1057      ; 17:37
    JMP STEP_SETUP_1058      ; 17:38
    JMP STEP_SETUP_1059      ; 17:39
    JMP STEP_SETUP_1060      ; 17:40
    JMP STEP_SETUP_1061      ; 17:41
    JMP STEP_SETUP_1062      ; 17:42
    JMP STEP_SETUP_1063      ; 17:43
    JMP STEP_SETUP_1064      ; 17:44
    JMP STEP_SETUP_1065      ; 17:45
    JMP STEP_SETUP_1066      ; 17:46
    JMP STEP_SETUP_1067      ; 17:47
    JMP STEP_SETUP_1068      ; 17:48
    JMP STEP_SETUP_1069      ; 17:49
    JMP STEP_SETUP_1070      ; 17:50
    JMP STEP_SETUP_1071      ; 17:51
    JMP STEP_SETUP_1072      ; 17:52
    JMP STEP_SETUP_1073      ; 17:53
    JMP STEP_SETUP_1074      ; 17:54
    JMP STEP_SETUP_1075      ; 17:55
    JMP STEP_SETUP_1076      ; 17:56
    JMP STEP_SETUP_1077      ; 17:57
    JMP STEP_SETUP_1078      ; 17:58
    JMP STEP_SETUP_1079      ; 17:59
    JMP STEP_SETUP_1080      ; 18:00
    JMP STEP_SETUP_1081      ; 18:01
    JMP STEP_SETUP_1082      ; 18:02
    JMP STEP_SETUP_1083      ; 18:03
    JMP STEP_SETUP_1084      ; 18:04
    JMP STEP_SETUP_1085      ; 18:05
    JMP STEP_SETUP_1086      ; 18:06
    JMP STEP_SETUP_1087      ; 18:07
    JMP STEP_SETUP_1088      ; 18:08
    JMP STEP_SETUP_1089      ; 18:09
    JMP STEP_SETUP_1090      ; 18:10
    JMP STEP_SETUP_1091      ; 18:11
    JMP STEP_SETUP_1092      ; 18:12
    JMP STEP_SETUP_1093      ; 18:13
    JMP STEP_SETUP_1094      ; 18:14
    JMP STEP_SETUP_1095      ; 18:15
    JMP STEP_SETUP_1096      ; 18:16
    JMP STEP_SETUP_1097      ; 18:17
    JMP STEP_SETUP_1098      ; 18:18
    JMP STEP_SETUP_1099      ; 18:19
    JMP STEP_SETUP_1100      ; 18:20
    JMP STEP_SETUP_1101      ; 18:21
    JMP STEP_SETUP_1102      ; 18:22
    JMP STEP_SETUP_1103      ; 18:23
    JMP STEP_SETUP_1104      ; 18:24
    JMP STEP_SETUP_1105      ; 18:25
    JMP STEP_SETUP_1106      ; 18:26
    JMP STEP_SETUP_1107      ; 18:27
    JMP STEP_SETUP_1108      ; 18:28
    JMP STEP_SETUP_1109      ; 18:29
    JMP STEP_SETUP_1110      ; 18:30
    JMP STEP_SETUP_1111      ; 18:31
    JMP STEP_SETUP_1112      ; 18:32
    JMP STEP_SETUP_1113      ; 18:33
    JMP STEP_SETUP_1114      ; 18:34
    JMP STEP_SETUP_1115      ; 18:35
    JMP STEP_SETUP_1116      ; 18:36
    JMP STEP_SETUP_1117      ; 18:37
    JMP STEP_SETUP_1118      ; 18:38
    JMP STEP_SETUP_1119      ; 18:39
    JMP STEP_SETUP_1120      ; 18:40
    JMP STEP_SETUP_1121      ; 18:41
    JMP STEP_SETUP_1122      ; 18:42
    JMP STEP_SETUP_1123      ; 18:43
    JMP STEP_SETUP_1124      ; 18:44
    JMP STEP_SETUP_1125      ; 18:45
    JMP STEP_SETUP_1126      ; 18:46
    JMP STEP_SETUP_1127      ; 18:47
    JMP STEP_SETUP_1128      ; 18:48
    JMP STEP_SETUP_1129      ; 18:49
    JMP STEP_SETUP_1130      ; 18:50
    JMP STEP_SETUP_1131      ; 18:51
    JMP STEP_SETUP_1132      ; 18:52
    JMP STEP_SETUP_1133      ; 18:53
    JMP STEP_SETUP_1134      ; 18:54
    JMP STEP_SETUP_1135      ; 18:55
    JMP STEP_SETUP_1136      ; 18:56
    JMP STEP_SETUP_1137      ; 18:57
    JMP STEP_SETUP_1138      ; 18:58
    JMP STEP_SETUP_1139      ; 18:59
    JMP STEP_SETUP_1140      ; 19:00
    JMP STEP_SETUP_1141      ; 19:01
    JMP STEP_SETUP_1142      ; 19:02
    JMP STEP_SETUP_1143      ; 19:03
    JMP STEP_SETUP_1144      ; 19:04
    JMP STEP_SETUP_1145      ; 19:05
    JMP STEP_SETUP_1146      ; 19:06
    JMP STEP_SETUP_1147      ; 19:07
    JMP STEP_SETUP_1148      ; 19:08
    JMP STEP_SETUP_1149      ; 19:09
    JMP STEP_SETUP_1150      ; 19:10
    JMP STEP_SETUP_1151      ; 19:11
    JMP STEP_SETUP_1152      ; 19:12
    JMP STEP_SETUP_1153      ; 19:13
    JMP STEP_SETUP_1154      ; 19:14
    JMP STEP_SETUP_1155      ; 19:15
    JMP STEP_SETUP_1156      ; 19:16
    JMP STEP_SETUP_1157      ; 19:17
    JMP STEP_SETUP_1158      ; 19:18
    JMP STEP_SETUP_1159      ; 19:19
    JMP STEP_SETUP_1160      ; 19:20
    JMP STEP_SETUP_1161      ; 19:21
    JMP STEP_SETUP_1162      ; 19:22
    JMP STEP_SETUP_1163      ; 19:23
    JMP STEP_SETUP_1164      ; 19:24
    JMP STEP_SETUP_1165      ; 19:25
    JMP STEP_SETUP_1166      ; 19:26
    JMP STEP_SETUP_1167      ; 19:27
    JMP STEP_SETUP_1168      ; 19:28
    JMP STEP_SETUP_1169      ; 19:29
    JMP STEP_SETUP_1170      ; 19:30
    JMP STEP_SETUP_1171      ; 19:31
    JMP STEP_SETUP_1172      ; 19:32
    JMP STEP_SETUP_1173      ; 19:33
    JMP STEP_SETUP_1174      ; 19:34
    JMP STEP_SETUP_1175      ; 19:35
    JMP STEP_SETUP_1176      ; 19:36
    JMP STEP_SETUP_1177      ; 19:37
    JMP STEP_SETUP_1178      ; 19:38
    JMP STEP_SETUP_1179      ; 19:39
    JMP STEP_SETUP_1180      ; 19:40
    JMP STEP_SETUP_1181      ; 19:41
    JMP STEP_SETUP_1182      ; 19:42
    JMP STEP_SETUP_1183      ; 19:43
    JMP STEP_SETUP_1184      ; 19:44
    JMP STEP_SETUP_1185      ; 19:45
    JMP STEP_SETUP_1186      ; 19:46
    JMP STEP_SETUP_1187      ; 19:47
    JMP STEP_SETUP_1188      ; 19:48
    JMP STEP_SETUP_1189      ; 19:49
    JMP STEP_SETUP_1190      ; 19:50
    JMP STEP_SETUP_1191      ; 19:51
    JMP STEP_SETUP_1192      ; 19:52
    JMP STEP_SETUP_1193      ; 19:53
    JMP STEP_SETUP_1194      ; 19:54
    JMP STEP_SETUP_1195      ; 19:55
    JMP STEP_SETUP_1196      ; 19:56
    JMP STEP_SETUP_1197      ; 19:57
    JMP STEP_SETUP_1198      ; 19:58
    JMP STEP_SETUP_1199      ; 19:59
    JMP STEP_SETUP_1200      ; 20:00
    JMP STEP_SETUP_1201      ; 20:01
    JMP STEP_SETUP_1202      ; 20:02
    JMP STEP_SETUP_1203      ; 20:03
    JMP STEP_SETUP_1204      ; 20:04
    JMP STEP_SETUP_1205      ; 20:05
    JMP STEP_SETUP_1206      ; 20:06
    JMP STEP_SETUP_1207      ; 20:07
    JMP STEP_SETUP_1208      ; 20:08
    JMP STEP_SETUP_1209      ; 20:09
    JMP STEP_SETUP_1210      ; 20:10
    JMP STEP_SETUP_1211      ; 20:11
    JMP STEP_SETUP_1212      ; 20:12
    JMP STEP_SETUP_1213      ; 20:13
    JMP STEP_SETUP_1214      ; 20:14
    JMP STEP_SETUP_1215      ; 20:15
    JMP STEP_SETUP_1216      ; 20:16
    JMP STEP_SETUP_1217      ; 20:17
    JMP STEP_SETUP_1218      ; 20:18
    JMP STEP_SETUP_1219      ; 20:19
    JMP STEP_SETUP_1220      ; 20:20
    JMP STEP_SETUP_1221      ; 20:21
    JMP STEP_SETUP_1222      ; 20:22
    JMP STEP_SETUP_1223      ; 20:23
    JMP STEP_SETUP_1224      ; 20:24
    JMP STEP_SETUP_1225      ; 20:25
    JMP STEP_SETUP_1226      ; 20:26
    JMP STEP_SETUP_1227      ; 20:27
    JMP STEP_SETUP_1228      ; 20:28
    JMP STEP_SETUP_1229      ; 20:29
    JMP STEP_SETUP_1230      ; 20:30
    JMP STEP_SETUP_1231      ; 20:31
    JMP STEP_SETUP_1232      ; 20:32
    JMP STEP_SETUP_1233      ; 20:33
    JMP STEP_SETUP_1234      ; 20:34
    JMP STEP_SETUP_1235      ; 20:35
    JMP STEP_SETUP_1236      ; 20:36
    JMP STEP_SETUP_1237      ; 20:37
    JMP STEP_SETUP_1238      ; 20:38
    JMP STEP_SETUP_1239      ; 20:39
    JMP STEP_SETUP_1240      ; 20:40
    JMP STEP_SETUP_1241      ; 20:41
    JMP STEP_SETUP_1242      ; 20:42
    JMP STEP_SETUP_1243      ; 20:43
    JMP STEP_SETUP_1244      ; 20:44
    JMP STEP_SETUP_1245      ; 20:45
    JMP STEP_SETUP_1246      ; 20:46
    JMP STEP_SETUP_1247      ; 20:47
    JMP STEP_SETUP_1248      ; 20:48
    JMP STEP_SETUP_1249      ; 20:49
    JMP STEP_SETUP_1250      ; 20:50
    JMP STEP_SETUP_1251      ; 20:51
    JMP STEP_SETUP_1252      ; 20:52
    JMP STEP_SETUP_1253      ; 20:53
    JMP STEP_SETUP_1254      ; 20:54
    JMP STEP_SETUP_1255      ; 20:55
    JMP STEP_SETUP_1256      ; 20:56
    JMP STEP_SETUP_1257      ; 20:57
    JMP STEP_SETUP_1258      ; 20:58
    JMP STEP_SETUP_1259      ; 20:59
    JMP STEP_SETUP_1260      ; 21:00
    JMP STEP_SETUP_1261      ; 21:01
    JMP STEP_SETUP_1262      ; 21:02
    JMP STEP_SETUP_1263      ; 21:03
    JMP STEP_SETUP_1264      ; 21:04
    JMP STEP_SETUP_1265      ; 21:05
    JMP STEP_SETUP_1266      ; 21:06
    JMP STEP_SETUP_1267      ; 21:07
    JMP STEP_SETUP_1268      ; 21:08
    JMP STEP_SETUP_1269      ; 21:09
    JMP STEP_SETUP_1270      ; 21:10
    JMP STEP_SETUP_1271      ; 21:11
    JMP STEP_SETUP_1272      ; 21:12
    JMP STEP_SETUP_1273      ; 21:13
    JMP STEP_SETUP_1274      ; 21:14
    JMP STEP_SETUP_1275      ; 21:15
    JMP STEP_SETUP_1276      ; 21:16
    JMP STEP_SETUP_1277      ; 21:17
    JMP STEP_SETUP_1278      ; 21:18
    JMP STEP_SETUP_1279      ; 21:19
    JMP STEP_SETUP_1280      ; 21:20
    JMP STEP_SETUP_1281      ; 21:21
    JMP STEP_SETUP_1282      ; 21:22
    JMP STEP_SETUP_1283      ; 21:23
    JMP STEP_SETUP_1284      ; 21:24
    JMP STEP_SETUP_1285      ; 21:25
    JMP STEP_SETUP_1286      ; 21:26
    JMP STEP_SETUP_1287      ; 21:27
    JMP STEP_SETUP_1288      ; 21:28
    JMP STEP_SETUP_1289      ; 21:29
    JMP STEP_SETUP_1290      ; 21:30
    JMP STEP_SETUP_1291      ; 21:31
    JMP STEP_SETUP_1292      ; 21:32
    JMP STEP_SETUP_1293      ; 21:33
    JMP STEP_SETUP_1294      ; 21:34
    JMP STEP_SETUP_1295      ; 21:35
    JMP STEP_SETUP_1296      ; 21:36
    JMP STEP_SETUP_1297      ; 21:37
    JMP STEP_SETUP_1298      ; 21:38
    JMP STEP_SETUP_1299      ; 21:39
    JMP STEP_SETUP_1300      ; 21:40
    JMP STEP_SETUP_1301      ; 21:41
    JMP STEP_SETUP_1302      ; 21:42
    JMP STEP_SETUP_1303      ; 21:43
    JMP STEP_SETUP_1304      ; 21:44
    JMP STEP_SETUP_1305      ; 21:45
    JMP STEP_SETUP_1306      ; 21:46
    JMP STEP_SETUP_1307      ; 21:47
    JMP STEP_SETUP_1308      ; 21:48
    JMP STEP_SETUP_1309      ; 21:49
    JMP STEP_SETUP_1310      ; 21:50
    JMP STEP_SETUP_1311      ; 21:51
    JMP STEP_SETUP_1312      ; 21:52
    JMP STEP_SETUP_1313      ; 21:53
    JMP STEP_SETUP_1314      ; 21:54
    JMP STEP_SETUP_1315      ; 21:55
    JMP STEP_SETUP_1316      ; 21:56
    JMP STEP_SETUP_1317      ; 21:57
    JMP STEP_SETUP_1318      ; 21:58
    JMP STEP_SETUP_1319      ; 21:59
    JMP STEP_SETUP_1320      ; 22:00
    JMP STEP_SETUP_1321      ; 22:01
    JMP STEP_SETUP_1322      ; 22:02
    JMP STEP_SETUP_1323      ; 22:03
    JMP STEP_SETUP_1324      ; 22:04
    JMP STEP_SETUP_1325      ; 22:05
    JMP STEP_SETUP_1326      ; 22:06
    JMP STEP_SETUP_1327      ; 22:07
    JMP STEP_SETUP_1328      ; 22:08
    JMP STEP_SETUP_1329      ; 22:09
    JMP STEP_SETUP_1330      ; 22:10
    JMP STEP_SETUP_1331      ; 22:11
    JMP STEP_SETUP_1332      ; 22:12
    JMP STEP_SETUP_1333      ; 22:13
    JMP STEP_SETUP_1334      ; 22:14
    JMP STEP_SETUP_1335      ; 22:15
    JMP STEP_SETUP_1336      ; 22:16
    JMP STEP_SETUP_1337      ; 22:17
    JMP STEP_SETUP_1338      ; 22:18
    JMP STEP_SETUP_1339      ; 22:19
    JMP STEP_SETUP_1340      ; 22:20
    JMP STEP_SETUP_1341      ; 22:21
    JMP STEP_SETUP_1342      ; 22:22
    JMP STEP_SETUP_1343      ; 22:23
    JMP STEP_SETUP_1344      ; 22:24
    JMP STEP_SETUP_1345      ; 22:25
    JMP STEP_SETUP_1346      ; 22:26
    JMP STEP_SETUP_1347      ; 22:27
    JMP STEP_SETUP_1348      ; 22:28
    JMP STEP_SETUP_1349      ; 22:29
    JMP STEP_SETUP_1350      ; 22:30
    JMP STEP_SETUP_1351      ; 22:31
    JMP STEP_SETUP_1352      ; 22:32
    JMP STEP_SETUP_1353      ; 22:33
    JMP STEP_SETUP_1354      ; 22:34
    JMP STEP_SETUP_1355      ; 22:35
    JMP STEP_SETUP_1356      ; 22:36
    JMP STEP_SETUP_1357      ; 22:37
    JMP STEP_SETUP_1358      ; 22:38
    JMP STEP_SETUP_1359      ; 22:39
    JMP STEP_SETUP_1360      ; 22:40
    JMP STEP_SETUP_1361      ; 22:41
    JMP STEP_SETUP_1362      ; 22:42
    JMP STEP_SETUP_1363      ; 22:43
    JMP STEP_SETUP_1364      ; 22:44
    JMP STEP_SETUP_1365      ; 22:45
    JMP STEP_SETUP_1366      ; 22:46
    JMP STEP_SETUP_1367      ; 22:47
    JMP STEP_SETUP_1368      ; 22:48
    JMP STEP_SETUP_1369      ; 22:49
    JMP STEP_SETUP_1370      ; 22:50
    JMP STEP_SETUP_1371      ; 22:51
    JMP STEP_SETUP_1372      ; 22:52
    JMP STEP_SETUP_1373      ; 22:53
    JMP STEP_SETUP_1374      ; 22:54
    JMP STEP_SETUP_1375      ; 22:55
    JMP STEP_SETUP_1376      ; 22:56
    JMP STEP_SETUP_1377      ; 22:57
    JMP STEP_SETUP_1378      ; 22:58
    JMP STEP_SETUP_1379      ; 22:59
    JMP STEP_SETUP_1380      ; 23:00
    JMP STEP_SETUP_1381      ; 23:01
    JMP STEP_SETUP_1382      ; 23:02
    JMP STEP_SETUP_1383      ; 23:03
    JMP STEP_SETUP_1384      ; 23:04
    JMP STEP_SETUP_1385      ; 23:05
    JMP STEP_SETUP_1386      ; 23:06
    JMP STEP_SETUP_1387      ; 23:07
    JMP STEP_SETUP_1388      ; 23:08
    JMP STEP_SETUP_1389      ; 23:09
    JMP STEP_SETUP_1390      ; 23:10
    JMP STEP_SETUP_1391      ; 23:11
    JMP STEP_SETUP_1392      ; 23:12
    JMP STEP_SETUP_1393      ; 23:13
    JMP STEP_SETUP_1394      ; 23:14
    JMP STEP_SETUP_1395      ; 23:15
    JMP STEP_SETUP_1396      ; 23:16
    JMP STEP_SETUP_1397      ; 23:17
    JMP STEP_SETUP_1398      ; 23:18
    JMP STEP_SETUP_1399      ; 23:19
    JMP STEP_SETUP_1400      ; 23:20
    JMP STEP_SETUP_1401      ; 23:21
    JMP STEP_SETUP_1402      ; 23:22
    JMP STEP_SETUP_1403      ; 23:23
    JMP STEP_SETUP_1404      ; 23:24
    JMP STEP_SETUP_1405      ; 23:25
    JMP STEP_SETUP_1406      ; 23:26
    JMP STEP_SETUP_1407      ; 23:27
    JMP STEP_SETUP_1408      ; 23:28
    JMP STEP_SETUP_1409      ; 23:29
    JMP STEP_SETUP_1410      ; 23:30
    JMP STEP_SETUP_1411      ; 23:31
    JMP STEP_SETUP_1412      ; 23:32
    JMP STEP_SETUP_1413      ; 23:33
    JMP STEP_SETUP_1414      ; 23:34
    JMP STEP_SETUP_1415      ; 23:35
    JMP STEP_SETUP_1416      ; 23:36
    JMP STEP_SETUP_1417      ; 23:37
    JMP STEP_SETUP_1418      ; 23:38
    JMP STEP_SETUP_1419      ; 23:39
    JMP STEP_SETUP_1420      ; 23:40
    JMP STEP_SETUP_1421      ; 23:41
    JMP STEP_SETUP_1422      ; 23:42
    JMP STEP_SETUP_1423      ; 23:43
    JMP STEP_SETUP_1424      ; 23:44
    JMP STEP_SETUP_1425      ; 23:45
    JMP STEP_SETUP_1426      ; 23:46
    JMP STEP_SETUP_1427      ; 23:47
    JMP STEP_SETUP_1428      ; 23:48
    JMP STEP_SETUP_1429      ; 23:49
    JMP STEP_SETUP_1430      ; 23:50
    JMP STEP_SETUP_1431      ; 23:51
    JMP STEP_SETUP_1432      ; 23:52
    JMP STEP_SETUP_1433      ; 23:53
    JMP STEP_SETUP_1434      ; 23:54
    JMP STEP_SETUP_1435      ; 23:55
    JMP STEP_SETUP_1436      ; 23:56
    JMP STEP_SETUP_1437      ; 23:57
    JMP STEP_SETUP_1438      ; 23:58
    JMP STEP_SETUP_1439      ; 23:59
    JMP STEP_SETUP_1440      ; 24:00
    JMP STEP_SETUP_1441      ; 24:01
    JMP STEP_SETUP_1442      ; 24:02
    JMP STEP_SETUP_1443      ; 24:03
    JMP STEP_SETUP_1444      ; 24:04
    JMP STEP_SETUP_1445      ; 24:05
    JMP STEP_SETUP_1446      ; 24:06
    JMP STEP_SETUP_1447      ; 24:07
    JMP STEP_SETUP_1448      ; 24:08
    JMP STEP_SETUP_1449      ; 24:09
    JMP STEP_SETUP_1450      ; 24:10
    JMP STEP_SETUP_1451      ; 24:11
    JMP STEP_SETUP_1452      ; 24:12
    JMP STEP_SETUP_1453      ; 24:13
    JMP STEP_SETUP_1454      ; 24:14
    JMP STEP_SETUP_1455      ; 24:15
    JMP STEP_SETUP_1456      ; 24:16
    JMP STEP_SETUP_1457      ; 24:17
    JMP STEP_SETUP_1458      ; 24:18
    JMP STEP_SETUP_1459      ; 24:19
    JMP STEP_SETUP_1460      ; 24:20
    JMP STEP_SETUP_1461      ; 24:21
    JMP STEP_SETUP_1462      ; 24:22
    JMP STEP_SETUP_1463      ; 24:23
    JMP STEP_SETUP_1464      ; 24:24
    JMP STEP_SETUP_1465      ; 24:25
    JMP STEP_SETUP_1466      ; 24:26
    JMP STEP_SETUP_1467      ; 24:27
    JMP STEP_SETUP_1468      ; 24:28
    JMP STEP_SETUP_1469      ; 24:29
    JMP STEP_SETUP_1470      ; 24:30
    JMP STEP_SETUP_1471      ; 24:31
    JMP STEP_SETUP_1472      ; 24:32
    JMP STEP_SETUP_1473      ; 24:33
    JMP STEP_SETUP_1474      ; 24:34
    JMP STEP_SETUP_1475      ; 24:35
    JMP STEP_SETUP_1476      ; 24:36
    JMP STEP_SETUP_1477      ; 24:37
    JMP STEP_SETUP_1478      ; 24:38
    JMP STEP_SETUP_1479      ; 24:39
    JMP STEP_SETUP_1480      ; 24:40
    JMP STEP_SETUP_1481      ; 24:41
    JMP STEP_SETUP_1482      ; 24:42
    JMP STEP_SETUP_1483      ; 24:43
    JMP STEP_SETUP_1484      ; 24:44
    JMP STEP_SETUP_1485      ; 24:45
    JMP STEP_SETUP_1486      ; 24:46
    JMP STEP_SETUP_1487      ; 24:47
    JMP STEP_SETUP_1488      ; 24:48
    JMP STEP_SETUP_1489      ; 24:49
    JMP STEP_SETUP_1490      ; 24:50
    JMP STEP_SETUP_1491      ; 24:51
    JMP STEP_SETUP_1492      ; 24:52
    JMP STEP_SETUP_1493      ; 24:53
    JMP STEP_SETUP_1494      ; 24:54
    JMP STEP_SETUP_1495      ; 24:55
    JMP STEP_SETUP_1496      ; 24:56
    JMP STEP_SETUP_1497      ; 24:57
    JMP STEP_SETUP_1498      ; 24:58
    JMP STEP_SETUP_1499      ; 24:59
    JMP STEP_SETUP_1500      ; 25:00
    JMP STEP_SETUP_1501      ; 25:01
    JMP STEP_SETUP_1502      ; 25:02
    JMP STEP_SETUP_1503      ; 25:03
    JMP STEP_SETUP_1504      ; 25:04
    JMP STEP_SETUP_1505      ; 25:05
    JMP STEP_SETUP_1506      ; 25:06
    JMP STEP_SETUP_1507      ; 25:07
    JMP STEP_SETUP_1508      ; 25:08
    JMP STEP_SETUP_1509      ; 25:09
    JMP STEP_SETUP_1510      ; 25:10
    JMP STEP_SETUP_1511      ; 25:11
    JMP STEP_SETUP_1512      ; 25:12
    JMP STEP_SETUP_1513      ; 25:13
    JMP STEP_SETUP_1514      ; 25:14
    JMP STEP_SETUP_1515      ; 25:15
    JMP STEP_SETUP_1516      ; 25:16
    JMP STEP_SETUP_1517      ; 25:17
    JMP STEP_SETUP_1518      ; 25:18
    JMP STEP_SETUP_1519      ; 25:19
    JMP STEP_SETUP_1520      ; 25:20
    JMP STEP_SETUP_1521      ; 25:21
    JMP STEP_SETUP_1522      ; 25:22
    JMP STEP_SETUP_1523      ; 25:23
    JMP STEP_SETUP_1524      ; 25:24
    JMP STEP_SETUP_1525      ; 25:25
    JMP STEP_SETUP_1526      ; 25:26
    JMP STEP_SETUP_1527      ; 25:27
    JMP STEP_SETUP_1528      ; 25:28
    JMP STEP_SETUP_1529      ; 25:29
    JMP STEP_SETUP_1530      ; 25:30
    JMP STEP_SETUP_1531      ; 25:31
    JMP STEP_SETUP_1532      ; 25:32
    JMP STEP_SETUP_1533      ; 25:33
    JMP STEP_SETUP_1534      ; 25:34
    JMP STEP_SETUP_1535      ; 25:35
    JMP STEP_SETUP_1536      ; 25:36
    JMP STEP_SETUP_1537      ; 25:37
    JMP STEP_SETUP_1538      ; 25:38
    JMP STEP_SETUP_1539      ; 25:39
    JMP STEP_SETUP_1540      ; 25:40
    JMP STEP_SETUP_1541      ; 25:41
    JMP STEP_SETUP_1542      ; 25:42
    JMP STEP_SETUP_1543      ; 25:43
    JMP STEP_SETUP_1544      ; 25:44
    JMP STEP_SETUP_1545      ; 25:45
    JMP STEP_SETUP_1546      ; 25:46
    JMP STEP_SETUP_1547      ; 25:47
    JMP STEP_SETUP_1548      ; 25:48
    JMP STEP_SETUP_1549      ; 25:49
    JMP STEP_SETUP_1550      ; 25:50
    JMP STEP_SETUP_1551      ; 25:51
    JMP STEP_SETUP_1552      ; 25:52
    JMP STEP_SETUP_1553      ; 25:53
    JMP STEP_SETUP_1554      ; 25:54
    JMP STEP_SETUP_1555      ; 25:55
    JMP STEP_SETUP_1556      ; 25:56
    JMP STEP_SETUP_1557      ; 25:57
    JMP STEP_SETUP_1558      ; 25:58
    JMP STEP_SETUP_1559      ; 25:59
    JMP STEP_SETUP_1560      ; 26:00
    JMP STEP_SETUP_1561      ; 26:01
    JMP STEP_SETUP_1562      ; 26:02
    JMP STEP_SETUP_1563      ; 26:03
    JMP STEP_SETUP_1564      ; 26:04
    JMP STEP_SETUP_1565      ; 26:05
    JMP STEP_SETUP_1566      ; 26:06
    JMP STEP_SETUP_1567      ; 26:07
    JMP STEP_SETUP_1568      ; 26:08
    JMP STEP_SETUP_1569      ; 26:09
    JMP STEP_SETUP_1570      ; 26:10
    JMP STEP_SETUP_1571      ; 26:11
    JMP STEP_SETUP_1572      ; 26:12
    JMP STEP_SETUP_1573      ; 26:13
    JMP STEP_SETUP_1574      ; 26:14
    JMP STEP_SETUP_1575      ; 26:15
    JMP STEP_SETUP_1576      ; 26:16
    JMP STEP_SETUP_1577      ; 26:17
    JMP STEP_SETUP_1578      ; 26:18
    JMP STEP_SETUP_1579      ; 26:19
    JMP STEP_SETUP_1580      ; 26:20
    JMP STEP_SETUP_1581      ; 26:21
    JMP STEP_SETUP_1582      ; 26:22
    JMP STEP_SETUP_1583      ; 26:23
    JMP STEP_SETUP_1584      ; 26:24
    JMP STEP_SETUP_1585      ; 26:25
    JMP STEP_SETUP_1586      ; 26:26
    JMP STEP_SETUP_1587      ; 26:27
    JMP STEP_SETUP_1588      ; 26:28
    JMP STEP_SETUP_1589      ; 26:29
    JMP STEP_SETUP_1590      ; 26:30
    JMP STEP_SETUP_1591      ; 26:31
    JMP STEP_SETUP_1592      ; 26:32
    JMP STEP_SETUP_1593      ; 26:33
    JMP STEP_SETUP_1594      ; 26:34
    JMP STEP_SETUP_1595      ; 26:35
    JMP STEP_SETUP_1596      ; 26:36
    JMP STEP_SETUP_1597      ; 26:37
    JMP STEP_SETUP_1598      ; 26:38
    JMP STEP_SETUP_1599      ; 26:39
    JMP STEP_SETUP_1600      ; 26:40
    JMP STEP_SETUP_1601      ; 26:41
    JMP STEP_SETUP_1602      ; 26:42
    JMP STEP_SETUP_1603      ; 26:43
    JMP STEP_SETUP_1604      ; 26:44
    JMP STEP_SETUP_1605      ; 26:45
    JMP STEP_SETUP_1606      ; 26:46
    JMP STEP_SETUP_1607      ; 26:47
    JMP STEP_SETUP_1608      ; 26:48
    JMP STEP_SETUP_1609      ; 26:49
    JMP STEP_SETUP_1610      ; 26:50
    JMP STEP_SETUP_1611      ; 26:51
    JMP STEP_SETUP_1612      ; 26:52
    JMP STEP_SETUP_1613      ; 26:53
    JMP STEP_SETUP_1614      ; 26:54
    JMP STEP_SETUP_1615      ; 26:55
    JMP STEP_SETUP_1616      ; 26:56
    JMP STEP_SETUP_1617      ; 26:57
    JMP STEP_SETUP_1618      ; 26:58
    JMP STEP_SETUP_1619      ; 26:59
    JMP STEP_SETUP_1620      ; 27:00
    JMP STEP_SETUP_1621      ; 27:01
    JMP STEP_SETUP_1622      ; 27:02
    JMP STEP_SETUP_1623      ; 27:03
    JMP STEP_SETUP_1624      ; 27:04
    JMP STEP_SETUP_1625      ; 27:05
    JMP STEP_SETUP_1626      ; 27:06
    JMP STEP_SETUP_1627      ; 27:07
    JMP STEP_SETUP_1628      ; 27:08
    JMP STEP_SETUP_1629      ; 27:09
    JMP STEP_SETUP_1630      ; 27:10
    JMP STEP_SETUP_1631      ; 27:11
    JMP STEP_SETUP_1632      ; 27:12
    JMP STEP_SETUP_1633      ; 27:13
    JMP STEP_SETUP_1634      ; 27:14
    JMP STEP_SETUP_1635      ; 27:15
    JMP STEP_SETUP_1636      ; 27:16
    JMP STEP_SETUP_1637      ; 27:17
    JMP STEP_SETUP_1638      ; 27:18
    JMP STEP_SETUP_1639      ; 27:19
    JMP STEP_SETUP_1640      ; 27:20
    JMP STEP_SETUP_1641      ; 27:21
    JMP STEP_SETUP_1642      ; 27:22
    JMP STEP_SETUP_1643      ; 27:23
    JMP STEP_SETUP_1644      ; 27:24
    JMP STEP_SETUP_1645      ; 27:25
    JMP STEP_SETUP_1646      ; 27:26
    JMP STEP_SETUP_1647      ; 27:27
    JMP STEP_SETUP_1648      ; 27:28
    JMP STEP_SETUP_1649      ; 27:29
    JMP STEP_SETUP_1650      ; 27:30
    JMP STEP_SETUP_1651      ; 27:31
    JMP STEP_SETUP_1652      ; 27:32
    JMP STEP_SETUP_1653      ; 27:33
    JMP STEP_SETUP_1654      ; 27:34
    JMP STEP_SETUP_1655      ; 27:35
    JMP STEP_SETUP_1656      ; 27:36
    JMP STEP_SETUP_1657      ; 27:37
    JMP STEP_SETUP_1658      ; 27:38
    JMP STEP_SETUP_1659      ; 27:39
    JMP STEP_SETUP_1660      ; 27:40
    JMP STEP_SETUP_1661      ; 27:41
    JMP STEP_SETUP_1662      ; 27:42
    JMP STEP_SETUP_1663      ; 27:43
    JMP STEP_SETUP_1664      ; 27:44
    JMP STEP_SETUP_1665      ; 27:45
    JMP STEP_SETUP_1666      ; 27:46
    JMP STEP_SETUP_1667      ; 27:47
    JMP STEP_SETUP_1668      ; 27:48
    JMP STEP_SETUP_1669      ; 27:49
    JMP STEP_SETUP_1670      ; 27:50
    JMP STEP_SETUP_1671      ; 27:51
    JMP STEP_SETUP_1672      ; 27:52
    JMP STEP_SETUP_1673      ; 27:53
    JMP STEP_SETUP_1674      ; 27:54
    JMP STEP_SETUP_1675      ; 27:55
    JMP STEP_SETUP_1676      ; 27:56
    JMP STEP_SETUP_1677      ; 27:57
    JMP STEP_SETUP_1678      ; 27:58
    JMP STEP_SETUP_1679      ; 27:59
    JMP STEP_SETUP_1680      ; 28:00
    JMP STEP_SETUP_1681      ; 28:01
    JMP STEP_SETUP_1682      ; 28:02
    JMP STEP_SETUP_1683      ; 28:03
    JMP STEP_SETUP_1684      ; 28:04
    JMP STEP_SETUP_1685      ; 28:05
    JMP STEP_SETUP_1686      ; 28:06
    JMP STEP_SETUP_1687      ; 28:07
    JMP STEP_SETUP_1688      ; 28:08
    JMP STEP_SETUP_1689      ; 28:09
    JMP STEP_SETUP_1690      ; 28:10
    JMP STEP_SETUP_1691      ; 28:11
    JMP STEP_SETUP_1692      ; 28:12
    JMP STEP_SETUP_1693      ; 28:13
    JMP STEP_SETUP_1694      ; 28:14
    JMP STEP_SETUP_1695      ; 28:15
    JMP STEP_SETUP_1696      ; 28:16
    JMP STEP_SETUP_1697      ; 28:17
    JMP STEP_SETUP_1698      ; 28:18
    JMP STEP_SETUP_1699      ; 28:19
    JMP STEP_SETUP_1700      ; 28:20
    JMP STEP_SETUP_1701      ; 28:21
    JMP STEP_SETUP_1702      ; 28:22
    JMP STEP_SETUP_1703      ; 28:23
    JMP STEP_SETUP_1704      ; 28:24
    JMP STEP_SETUP_1705      ; 28:25
    JMP STEP_SETUP_1706      ; 28:26
    JMP STEP_SETUP_1707      ; 28:27
    JMP STEP_SETUP_1708      ; 28:28
    JMP STEP_SETUP_1709      ; 28:29
    JMP STEP_SETUP_1710      ; 28:30
    JMP STEP_SETUP_1711      ; 28:31
    JMP STEP_SETUP_1712      ; 28:32
    JMP STEP_SETUP_1713      ; 28:33
    JMP STEP_SETUP_1714      ; 28:34
    JMP STEP_SETUP_1715      ; 28:35
    JMP STEP_SETUP_1716      ; 28:36
    JMP STEP_SETUP_1717      ; 28:37
    JMP STEP_SETUP_1718      ; 28:38
    JMP STEP_SETUP_1719      ; 28:39
    JMP STEP_SETUP_1720      ; 28:40
    JMP STEP_SETUP_1721      ; 28:41
    JMP STEP_SETUP_1722      ; 28:42
    JMP STEP_SETUP_1723      ; 28:43
    JMP STEP_SETUP_1724      ; 28:44
    JMP STEP_SETUP_1725      ; 28:45
    JMP STEP_SETUP_1726      ; 28:46
    JMP STEP_SETUP_1727      ; 28:47
    JMP STEP_SETUP_1728      ; 28:48
    JMP STEP_SETUP_1729      ; 28:49
    JMP STEP_SETUP_1730      ; 28:50
    JMP STEP_SETUP_1731      ; 28:51
    JMP STEP_SETUP_1732      ; 28:52
    JMP STEP_SETUP_1733      ; 28:53
    JMP STEP_SETUP_1734      ; 28:54
    JMP STEP_SETUP_1735      ; 28:55
    JMP STEP_SETUP_1736      ; 28:56
    JMP STEP_SETUP_1737      ; 28:57
    JMP STEP_SETUP_1738      ; 28:58
    JMP STEP_SETUP_1739      ; 28:59
    JMP STEP_SETUP_1740      ; 29:00
    JMP STEP_SETUP_1741      ; 29:01
    JMP STEP_SETUP_1742      ; 29:02
    JMP STEP_SETUP_1743      ; 29:03
    JMP STEP_SETUP_1744      ; 29:04
    JMP STEP_SETUP_1745      ; 29:05
    JMP STEP_SETUP_1746      ; 29:06
    JMP STEP_SETUP_1747      ; 29:07
    JMP STEP_SETUP_1748      ; 29:08
    JMP STEP_SETUP_1749      ; 29:09
    JMP STEP_SETUP_1750      ; 29:10
    JMP STEP_SETUP_1751      ; 29:11
    JMP STEP_SETUP_1752      ; 29:12
    JMP STEP_SETUP_1753      ; 29:13
    JMP STEP_SETUP_1754      ; 29:14
    JMP STEP_SETUP_1755      ; 29:15
    JMP STEP_SETUP_1756      ; 29:16
    JMP STEP_SETUP_1757      ; 29:17
    JMP STEP_SETUP_1758      ; 29:18
    JMP STEP_SETUP_1759      ; 29:19
    JMP STEP_SETUP_1760      ; 29:20
    JMP STEP_SETUP_1761      ; 29:21
    JMP STEP_SETUP_1762      ; 29:22
    JMP STEP_SETUP_1763      ; 29:23
    JMP STEP_SETUP_1764      ; 29:24
    JMP STEP_SETUP_1765      ; 29:25
    JMP STEP_SETUP_1766      ; 29:26
    JMP STEP_SETUP_1767      ; 29:27
    JMP STEP_SETUP_1768      ; 29:28
    JMP STEP_SETUP_1769      ; 29:29
    JMP STEP_SETUP_1770      ; 29:30
    JMP STEP_SETUP_1771      ; 29:31
    JMP STEP_SETUP_1772      ; 29:32
    JMP STEP_SETUP_1773      ; 29:33
    JMP STEP_SETUP_1774      ; 29:34
    JMP STEP_SETUP_1775      ; 29:35
    JMP STEP_SETUP_1776      ; 29:36
    JMP STEP_SETUP_1777      ; 29:37
    JMP STEP_SETUP_1778      ; 29:38
    JMP STEP_SETUP_1779      ; 29:39
    JMP STEP_SETUP_1780      ; 29:40
    JMP STEP_SETUP_1781      ; 29:41
    JMP STEP_SETUP_1782      ; 29:42
    JMP STEP_SETUP_1783      ; 29:43
    JMP STEP_SETUP_1784      ; 29:44
    JMP STEP_SETUP_1785      ; 29:45
    JMP STEP_SETUP_1786      ; 29:46
    JMP STEP_SETUP_1787      ; 29:47
    JMP STEP_SETUP_1788      ; 29:48
    JMP STEP_SETUP_1789      ; 29:49
    JMP STEP_SETUP_1790      ; 29:50
    JMP STEP_SETUP_1791      ; 29:51
    JMP STEP_SETUP_1792      ; 29:52
    JMP STEP_SETUP_1793      ; 29:53
    JMP STEP_SETUP_1794      ; 29:54
    JMP STEP_SETUP_1795      ; 29:55
    JMP STEP_SETUP_1796      ; 29:56
    JMP STEP_SETUP_1797      ; 29:57
    JMP STEP_SETUP_1798      ; 29:58
    JMP STEP_SETUP_1799      ; 29:59
    JMP STEP_SETUP_1800      ; 30:00
    JMP STEP_SETUP_1801      ; 30:01
    JMP STEP_SETUP_1802      ; 30:02
    JMP STEP_SETUP_1803      ; 30:03
    JMP STEP_SETUP_1804      ; 30:04
    JMP STEP_SETUP_1805      ; 30:05
    JMP STEP_SETUP_1806      ; 30:06
    JMP STEP_SETUP_1807      ; 30:07
    JMP STEP_SETUP_1808      ; 30:08
    JMP STEP_SETUP_1809      ; 30:09
    JMP STEP_SETUP_1810      ; 30:10
    JMP STEP_SETUP_1811      ; 30:11
    JMP STEP_SETUP_1812      ; 30:12
    JMP STEP_SETUP_1813      ; 30:13
    JMP STEP_SETUP_1814      ; 30:14
    JMP STEP_SETUP_1815      ; 30:15
    JMP STEP_SETUP_1816      ; 30:16
    JMP STEP_SETUP_1817      ; 30:17
    JMP STEP_SETUP_1818      ; 30:18
    JMP STEP_SETUP_1819      ; 30:19
    JMP STEP_SETUP_1820      ; 30:20
    JMP STEP_SETUP_1821      ; 30:21
    JMP STEP_SETUP_1822      ; 30:22
    JMP STEP_SETUP_1823      ; 30:23
    JMP STEP_SETUP_1824      ; 30:24
    JMP STEP_SETUP_1825      ; 30:25
    JMP STEP_SETUP_1826      ; 30:26
    JMP STEP_SETUP_1827      ; 30:27
    JMP STEP_SETUP_1828      ; 30:28
    JMP STEP_SETUP_1829      ; 30:29
    JMP STEP_SETUP_1830      ; 30:30
    JMP STEP_SETUP_1831      ; 30:31
    JMP STEP_SETUP_1832      ; 30:32
    JMP STEP_SETUP_1833      ; 30:33
    JMP STEP_SETUP_1834      ; 30:34
    JMP STEP_SETUP_1835      ; 30:35
    JMP STEP_SETUP_1836      ; 30:36
    JMP STEP_SETUP_1837      ; 30:37
    JMP STEP_SETUP_1838      ; 30:38
    JMP STEP_SETUP_1839      ; 30:39
    JMP STEP_SETUP_1840      ; 30:40
    JMP STEP_SETUP_1841      ; 30:41
    JMP STEP_SETUP_1842      ; 30:42
    JMP STEP_SETUP_1843      ; 30:43
    JMP STEP_SETUP_1844      ; 30:44
    JMP STEP_SETUP_1845      ; 30:45
    JMP STEP_SETUP_1846      ; 30:46
    JMP STEP_SETUP_1847      ; 30:47
    JMP STEP_SETUP_1848      ; 30:48
    JMP STEP_SETUP_1849      ; 30:49
    JMP STEP_SETUP_1850      ; 30:50
    JMP STEP_SETUP_1851      ; 30:51
    JMP STEP_SETUP_1852      ; 30:52
    JMP STEP_SETUP_1853      ; 30:53
    JMP STEP_SETUP_1854      ; 30:54
    JMP STEP_SETUP_1855      ; 30:55
    JMP STEP_SETUP_1856      ; 30:56
    JMP STEP_SETUP_1857      ; 30:57
    JMP STEP_SETUP_1858      ; 30:58
    JMP STEP_SETUP_1859      ; 30:59
    JMP STEP_SETUP_1860      ; 31:00
    JMP STEP_SETUP_1861      ; 31:01
    JMP STEP_SETUP_1862      ; 31:02
    JMP STEP_SETUP_1863      ; 31:03
    JMP STEP_SETUP_1864      ; 31:04
    JMP STEP_SETUP_1865      ; 31:05
    JMP STEP_SETUP_1866      ; 31:06
    JMP STEP_SETUP_1867      ; 31:07
    JMP STEP_SETUP_1868      ; 31:08
    JMP STEP_SETUP_1869      ; 31:09
    JMP STEP_SETUP_1870      ; 31:10
    JMP STEP_SETUP_1871      ; 31:11
    JMP STEP_SETUP_1872      ; 31:12
    JMP STEP_SETUP_1873      ; 31:13
    JMP STEP_SETUP_1874      ; 31:14
    JMP STEP_SETUP_1875      ; 31:15
    JMP STEP_SETUP_1876      ; 31:16
    JMP STEP_SETUP_1877      ; 31:17
    JMP STEP_SETUP_1878      ; 31:18
    JMP STEP_SETUP_1879      ; 31:19
    JMP STEP_SETUP_1880      ; 31:20
    JMP STEP_SETUP_1881      ; 31:21
    JMP STEP_SETUP_1882      ; 31:22
    JMP STEP_SETUP_1883      ; 31:23
    JMP STEP_SETUP_1884      ; 31:24
    JMP STEP_SETUP_1885      ; 31:25
    JMP STEP_SETUP_1886      ; 31:26
    JMP STEP_SETUP_1887      ; 31:27
    JMP STEP_SETUP_1888      ; 31:28
    JMP STEP_SETUP_1889      ; 31:29
    JMP STEP_SETUP_1890      ; 31:30
    JMP STEP_SETUP_1891      ; 31:31
    JMP STEP_SETUP_1892      ; 31:32
    JMP STEP_SETUP_1893      ; 31:33
    JMP STEP_SETUP_1894      ; 31:34
    JMP STEP_SETUP_1895      ; 31:35
    JMP STEP_SETUP_1896      ; 31:36
    JMP STEP_SETUP_1897      ; 31:37
    JMP STEP_SETUP_1898      ; 31:38
    JMP STEP_SETUP_1899      ; 31:39
    JMP STEP_SETUP_1900      ; 31:40
    JMP STEP_SETUP_1901      ; 31:41
    JMP STEP_SETUP_1902      ; 31:42
    JMP STEP_SETUP_1903      ; 31:43
    JMP STEP_SETUP_1904      ; 31:44
    JMP STEP_SETUP_1905      ; 31:45
    JMP STEP_SETUP_1906      ; 31:46
    JMP STEP_SETUP_1907      ; 31:47
    JMP STEP_SETUP_1908      ; 31:48
    JMP STEP_SETUP_1909      ; 31:49
    JMP STEP_SETUP_1910      ; 31:50
    JMP STEP_SETUP_1911      ; 31:51
    JMP STEP_SETUP_1912      ; 31:52
    JMP STEP_SETUP_1913      ; 31:53
    JMP STEP_SETUP_1914      ; 31:54
    JMP STEP_SETUP_1915      ; 31:55
    JMP STEP_SETUP_1916      ; 31:56
    JMP STEP_SETUP_1917      ; 31:57
    JMP STEP_SETUP_1918      ; 31:58
    JMP STEP_SETUP_1919      ; 31:59
    JMP STEP_SETUP_1920      ; 32:00
    JMP STEP_SETUP_1921      ; 32:01
    JMP STEP_SETUP_1922      ; 32:02
    JMP STEP_SETUP_1923      ; 32:03
    JMP STEP_SETUP_1924      ; 32:04
    JMP STEP_SETUP_1925      ; 32:05
    JMP STEP_SETUP_1926      ; 32:06
    JMP STEP_SETUP_1927      ; 32:07
    JMP STEP_SETUP_1928      ; 32:08
    JMP STEP_SETUP_1929      ; 32:09
    JMP STEP_SETUP_1930      ; 32:10
    JMP STEP_SETUP_1931      ; 32:11
    JMP STEP_SETUP_1932      ; 32:12
    JMP STEP_SETUP_1933      ; 32:13
    JMP STEP_SETUP_1934      ; 32:14
    JMP STEP_SETUP_1935      ; 32:15
    JMP STEP_SETUP_1936      ; 32:16
    JMP STEP_SETUP_1937      ; 32:17
    JMP STEP_SETUP_1938      ; 32:18
    JMP STEP_SETUP_1939      ; 32:19
    JMP STEP_SETUP_1940      ; 32:20
    JMP STEP_SETUP_1941      ; 32:21
    JMP STEP_SETUP_1942      ; 32:22
    JMP STEP_SETUP_1943      ; 32:23
    JMP STEP_SETUP_1944      ; 32:24
    JMP STEP_SETUP_1945      ; 32:25
    JMP STEP_SETUP_1946      ; 32:26
    JMP STEP_SETUP_1947      ; 32:27
    JMP STEP_SETUP_1948      ; 32:28
    JMP STEP_SETUP_1949      ; 32:29
    JMP STEP_SETUP_1950      ; 32:30
    JMP STEP_SETUP_1951      ; 32:31
    JMP STEP_SETUP_1952      ; 32:32
    JMP STEP_SETUP_1953      ; 32:33
    JMP STEP_SETUP_1954      ; 32:34
    JMP STEP_SETUP_1955      ; 32:35
    JMP STEP_SETUP_1956      ; 32:36
    JMP STEP_SETUP_1957      ; 32:37
    JMP STEP_SETUP_1958      ; 32:38
    JMP STEP_SETUP_1959      ; 32:39
    JMP STEP_SETUP_1960      ; 32:40
    JMP STEP_SETUP_1961      ; 32:41
    JMP STEP_SETUP_1962      ; 32:42
    JMP STEP_SETUP_1963      ; 32:43
    JMP STEP_SETUP_1964      ; 32:44
    JMP STEP_SETUP_1965      ; 32:45
    JMP STEP_SETUP_1966      ; 32:46
    JMP STEP_SETUP_1967      ; 32:47
    JMP STEP_SETUP_1968      ; 32:48
    JMP STEP_SETUP_1969      ; 32:49
    JMP STEP_SETUP_1970      ; 32:50
    JMP STEP_SETUP_1971      ; 32:51
    JMP STEP_SETUP_1972      ; 32:52
    JMP STEP_SETUP_1973      ; 32:53
    JMP STEP_SETUP_1974      ; 32:54
    JMP STEP_SETUP_1975      ; 32:55
    JMP STEP_SETUP_1976      ; 32:56
    JMP STEP_SETUP_1977      ; 32:57
    JMP STEP_SETUP_1978      ; 32:58
    JMP STEP_SETUP_1979      ; 32:59
    JMP STEP_SETUP_1980      ; 33:00
    JMP STEP_SETUP_1981      ; 33:01
    JMP STEP_SETUP_1982      ; 33:02
    JMP STEP_SETUP_1983      ; 33:03
    JMP STEP_SETUP_1984      ; 33:04
    JMP STEP_SETUP_1985      ; 33:05
    JMP STEP_SETUP_1986      ; 33:06
    JMP STEP_SETUP_1987      ; 33:07
    JMP STEP_SETUP_1988      ; 33:08
    JMP STEP_SETUP_1989      ; 33:09
    JMP STEP_SETUP_1990      ; 33:10
    JMP STEP_SETUP_1991      ; 33:11
    JMP STEP_SETUP_1992      ; 33:12
    JMP STEP_SETUP_1993      ; 33:13
    JMP STEP_SETUP_1994      ; 33:14
    JMP STEP_SETUP_1995      ; 33:15
    JMP STEP_SETUP_1996      ; 33:16
    JMP STEP_SETUP_1997      ; 33:17
    JMP STEP_SETUP_1998      ; 33:18
    JMP STEP_SETUP_1999      ; 33:19
    JMP STEP_SETUP_2000      ; 33:20
    JMP STEP_SETUP_2001      ; 33:21
    JMP STEP_SETUP_2002      ; 33:22
    JMP STEP_SETUP_2003      ; 33:23
    JMP STEP_SETUP_2004      ; 33:24
    JMP STEP_SETUP_2005      ; 33:25
    JMP STEP_SETUP_2006      ; 33:26
    JMP STEP_SETUP_2007      ; 33:27
    JMP STEP_SETUP_2008      ; 33:28
    JMP STEP_SETUP_2009      ; 33:29
    JMP STEP_SETUP_2010      ; 33:30
    JMP STEP_SETUP_2011      ; 33:31
    JMP STEP_SETUP_2012      ; 33:32
    JMP STEP_SETUP_2013      ; 33:33
    JMP STEP_SETUP_2014      ; 33:34
    JMP STEP_SETUP_2015      ; 33:35
    JMP STEP_SETUP_2016      ; 33:36
    JMP STEP_SETUP_2017      ; 33:37
    JMP STEP_SETUP_2018      ; 33:38
    JMP STEP_SETUP_2019      ; 33:39
    JMP STEP_SETUP_2020      ; 33:40
    JMP STEP_SETUP_2021      ; 33:41
    JMP STEP_SETUP_2022      ; 33:42
    JMP STEP_SETUP_2023      ; 33:43
    JMP STEP_SETUP_2024      ; 33:44
    JMP STEP_SETUP_2025      ; 33:45
    JMP STEP_SETUP_2026      ; 33:46
    JMP STEP_SETUP_2027      ; 33:47
    JMP STEP_SETUP_2028      ; 33:48
    JMP STEP_SETUP_2029      ; 33:49
    JMP STEP_SETUP_2030      ; 33:50
    JMP STEP_SETUP_2031      ; 33:51
    JMP STEP_SETUP_2032      ; 33:52
    JMP STEP_SETUP_2033      ; 33:53
    JMP STEP_SETUP_2034      ; 33:54
    JMP STEP_SETUP_2035      ; 33:55
    JMP STEP_SETUP_2036      ; 33:56
    JMP STEP_SETUP_2037      ; 33:57
    JMP STEP_SETUP_2038      ; 33:58
    JMP STEP_SETUP_2039      ; 33:59
    JMP STEP_SETUP_2040      ; 34:00
    JMP STEP_SETUP_2041      ; 34:01
    JMP STEP_SETUP_2042      ; 34:02
    JMP STEP_SETUP_2043      ; 34:03
    JMP STEP_SETUP_2044      ; 34:04
    JMP STEP_SETUP_2045      ; 34:05
    JMP STEP_SETUP_2046      ; 34:06
    JMP STEP_SETUP_2047      ; 34:07
    JMP STEP_SETUP_2048      ; 34:08
    JMP STEP_SETUP_2049      ; 34:09
    JMP STEP_SETUP_2050      ; 34:10
    JMP STEP_SETUP_2051      ; 34:11
    JMP STEP_SETUP_2052      ; 34:12
    JMP STEP_SETUP_2053      ; 34:13
    JMP STEP_SETUP_2054      ; 34:14
    JMP STEP_SETUP_2055      ; 34:15
    JMP STEP_SETUP_2056      ; 34:16
    JMP STEP_SETUP_2057      ; 34:17
    JMP STEP_SETUP_2058      ; 34:18
    JMP STEP_SETUP_2059      ; 34:19
    JMP STEP_SETUP_2060      ; 34:20
    JMP STEP_SETUP_2061      ; 34:21
    JMP STEP_SETUP_2062      ; 34:22
    JMP STEP_SETUP_2063      ; 34:23
    JMP STEP_SETUP_2064      ; 34:24
    JMP STEP_SETUP_2065      ; 34:25
    JMP STEP_SETUP_2066      ; 34:26
    JMP STEP_SETUP_2067      ; 34:27
    JMP STEP_SETUP_2068      ; 34:28
    JMP STEP_SETUP_2069      ; 34:29
    JMP STEP_SETUP_2070      ; 34:30
    JMP STEP_SETUP_2071      ; 34:31
    JMP STEP_SETUP_2072      ; 34:32
    JMP STEP_SETUP_2073      ; 34:33
    JMP STEP_SETUP_2074      ; 34:34
    JMP STEP_SETUP_2075      ; 34:35
    JMP STEP_SETUP_2076      ; 34:36
    JMP STEP_SETUP_2077      ; 34:37
    JMP STEP_SETUP_2078      ; 34:38
    JMP STEP_SETUP_2079      ; 34:39
    JMP STEP_SETUP_2080      ; 34:40
    JMP STEP_SETUP_2081      ; 34:41
    JMP STEP_SETUP_2082      ; 34:42
    JMP STEP_SETUP_2083      ; 34:43
    JMP STEP_SETUP_2084      ; 34:44
    JMP STEP_SETUP_2085      ; 34:45
    JMP STEP_SETUP_2086      ; 34:46
    JMP STEP_SETUP_2087      ; 34:47
    JMP STEP_SETUP_2088      ; 34:48
    JMP STEP_SETUP_2089      ; 34:49
    JMP STEP_SETUP_2090      ; 34:50
    JMP STEP_SETUP_2091      ; 34:51
    JMP STEP_SETUP_2092      ; 34:52
    JMP STEP_SETUP_2093      ; 34:53
    JMP STEP_SETUP_2094      ; 34:54
    JMP STEP_SETUP_2095      ; 34:55
    JMP STEP_SETUP_2096      ; 34:56
    JMP STEP_SETUP_2097      ; 34:57
    JMP STEP_SETUP_2098      ; 34:58
    JMP STEP_SETUP_2099      ; 34:59
    JMP STEP_SETUP_2100      ; 35:00
    JMP STEP_SETUP_2101      ; 35:01
    JMP STEP_SETUP_2102      ; 35:02
    JMP STEP_SETUP_2103      ; 35:03
    JMP STEP_SETUP_2104      ; 35:04
    JMP STEP_SETUP_2105      ; 35:05
    JMP STEP_SETUP_2106      ; 35:06
    JMP STEP_SETUP_2107      ; 35:07
    JMP STEP_SETUP_2108      ; 35:08
    JMP STEP_SETUP_2109      ; 35:09
    JMP STEP_SETUP_2110      ; 35:10
    JMP STEP_SETUP_2111      ; 35:11
    JMP STEP_SETUP_2112      ; 35:12
    JMP STEP_SETUP_2113      ; 35:13
    JMP STEP_SETUP_2114      ; 35:14
    JMP STEP_SETUP_2115      ; 35:15
    JMP STEP_SETUP_2116      ; 35:16
    JMP STEP_SETUP_2117      ; 35:17
    JMP STEP_SETUP_2118      ; 35:18
    JMP STEP_SETUP_2119      ; 35:19
    JMP STEP_SETUP_2120      ; 35:20
    JMP STEP_SETUP_2121      ; 35:21
    JMP STEP_SETUP_2122      ; 35:22
    JMP STEP_SETUP_2123      ; 35:23
    JMP STEP_SETUP_2124      ; 35:24
    JMP STEP_SETUP_2125      ; 35:25
    JMP STEP_SETUP_2126      ; 35:26
    JMP STEP_SETUP_2127      ; 35:27
    JMP STEP_SETUP_2128      ; 35:28
    JMP STEP_SETUP_2129      ; 35:29
    JMP STEP_SETUP_2130      ; 35:30
    JMP STEP_SETUP_2131      ; 35:31
    JMP STEP_SETUP_2132      ; 35:32
    JMP STEP_SETUP_2133      ; 35:33
    JMP STEP_SETUP_2134      ; 35:34
    JMP STEP_SETUP_2135      ; 35:35
    JMP STEP_SETUP_2136      ; 35:36
    JMP STEP_SETUP_2137      ; 35:37
    JMP STEP_SETUP_2138      ; 35:38
    JMP STEP_SETUP_2139      ; 35:39
    JMP STEP_SETUP_2140      ; 35:40
    JMP STEP_SETUP_2141      ; 35:41
    JMP STEP_SETUP_2142      ; 35:42
    JMP STEP_SETUP_2143      ; 35:43
    JMP STEP_SETUP_2144      ; 35:44
    JMP STEP_SETUP_2145      ; 35:45
    JMP STEP_SETUP_2146      ; 35:46
    JMP STEP_SETUP_2147      ; 35:47
    JMP STEP_SETUP_2148      ; 35:48
    JMP STEP_SETUP_2149      ; 35:49
    JMP STEP_SETUP_2150      ; 35:50
    JMP STEP_SETUP_2151      ; 35:51
    JMP STEP_SETUP_2152      ; 35:52
    JMP STEP_SETUP_2153      ; 35:53
    JMP STEP_SETUP_2154      ; 35:54
    JMP STEP_SETUP_2155      ; 35:55
    JMP STEP_SETUP_2156      ; 35:56
    JMP STEP_SETUP_2157      ; 35:57
    JMP STEP_SETUP_2158      ; 35:58
    JMP STEP_SETUP_2159      ; 35:59
    JMP STEP_SETUP_2160      ; 36:00
    JMP STEP_SETUP_2161      ; 36:01
    JMP STEP_SETUP_2162      ; 36:02
    JMP STEP_SETUP_2163      ; 36:03
    JMP STEP_SETUP_2164      ; 36:04
    JMP STEP_SETUP_2165      ; 36:05
    JMP STEP_SETUP_2166      ; 36:06
    JMP STEP_SETUP_2167      ; 36:07
    JMP STEP_SETUP_2168      ; 36:08
    JMP STEP_SETUP_2169      ; 36:09
    JMP STEP_SETUP_2170      ; 36:10
    JMP STEP_SETUP_2171      ; 36:11
    JMP STEP_SETUP_2172      ; 36:12
    JMP STEP_SETUP_2173      ; 36:13
    JMP STEP_SETUP_2174      ; 36:14
    JMP STEP_SETUP_2175      ; 36:15
    JMP STEP_SETUP_2176      ; 36:16
    JMP STEP_SETUP_2177      ; 36:17
    JMP STEP_SETUP_2178      ; 36:18
    JMP STEP_SETUP_2179      ; 36:19
    JMP STEP_SETUP_2180      ; 36:20
    JMP STEP_SETUP_2181      ; 36:21
    JMP STEP_SETUP_2182      ; 36:22
    JMP STEP_SETUP_2183      ; 36:23
    JMP STEP_SETUP_2184      ; 36:24
    JMP STEP_SETUP_2185      ; 36:25
    JMP STEP_SETUP_2186      ; 36:26
    JMP STEP_SETUP_2187      ; 36:27
    JMP STEP_SETUP_2188      ; 36:28
    JMP STEP_SETUP_2189      ; 36:29
    JMP STEP_SETUP_2190      ; 36:30
    JMP STEP_SETUP_2191      ; 36:31
    JMP STEP_SETUP_2192      ; 36:32
    JMP STEP_SETUP_2193      ; 36:33
    JMP STEP_SETUP_2194      ; 36:34
    JMP STEP_SETUP_2195      ; 36:35
    JMP STEP_SETUP_2196      ; 36:36
    JMP STEP_SETUP_2197      ; 36:37
    JMP STEP_SETUP_2198      ; 36:38
    JMP STEP_SETUP_2199      ; 36:39
    JMP STEP_SETUP_2200      ; 36:40
    JMP STEP_SETUP_2201      ; 36:41
    JMP STEP_SETUP_2202      ; 36:42
    JMP STEP_SETUP_2203      ; 36:43
    JMP STEP_SETUP_2204      ; 36:44
    JMP STEP_SETUP_2205      ; 36:45
    JMP STEP_SETUP_2206      ; 36:46
    JMP STEP_SETUP_2207      ; 36:47
    JMP STEP_SETUP_2208      ; 36:48
    JMP STEP_SETUP_2209      ; 36:49
    JMP STEP_SETUP_2210      ; 36:50
    JMP STEP_SETUP_2211      ; 36:51
    JMP STEP_SETUP_2212      ; 36:52
    JMP STEP_SETUP_2213      ; 36:53
    JMP STEP_SETUP_2214      ; 36:54
    JMP STEP_SETUP_2215      ; 36:55
    JMP STEP_SETUP_2216      ; 36:56
    JMP STEP_SETUP_2217      ; 36:57
    JMP STEP_SETUP_2218      ; 36:58
    JMP STEP_SETUP_2219      ; 36:59
    JMP STEP_SETUP_2220      ; 37:00
    JMP STEP_SETUP_2221      ; 37:01
    JMP STEP_SETUP_2222      ; 37:02
    JMP STEP_SETUP_2223      ; 37:03
    JMP STEP_SETUP_2224      ; 37:04
    JMP STEP_SETUP_2225      ; 37:05
    JMP STEP_SETUP_2226      ; 37:06
    JMP STEP_SETUP_2227      ; 37:07
    JMP STEP_SETUP_2228      ; 37:08
    JMP STEP_SETUP_2229      ; 37:09
    JMP STEP_SETUP_2230      ; 37:10
    JMP STEP_SETUP_2231      ; 37:11
    JMP STEP_SETUP_2232      ; 37:12
    JMP STEP_SETUP_2233      ; 37:13
    JMP STEP_SETUP_2234      ; 37:14
    JMP STEP_SETUP_2235      ; 37:15
    JMP STEP_SETUP_2236      ; 37:16
    JMP STEP_SETUP_2237      ; 37:17
    JMP STEP_SETUP_2238      ; 37:18
    JMP STEP_SETUP_2239      ; 37:19
    JMP STEP_SETUP_2240      ; 37:20
    JMP STEP_SETUP_2241      ; 37:21
    JMP STEP_SETUP_2242      ; 37:22
    JMP STEP_SETUP_2243      ; 37:23
    JMP STEP_SETUP_2244      ; 37:24
    JMP STEP_SETUP_2245      ; 37:25
    JMP STEP_SETUP_2246      ; 37:26
    JMP STEP_SETUP_2247      ; 37:27
    JMP STEP_SETUP_2248      ; 37:28
    JMP STEP_SETUP_2249      ; 37:29
    JMP STEP_SETUP_2250      ; 37:30
    JMP STEP_SETUP_2251      ; 37:31
    JMP STEP_SETUP_2252      ; 37:32
    JMP STEP_SETUP_2253      ; 37:33
    JMP STEP_SETUP_2254      ; 37:34
    JMP STEP_SETUP_2255      ; 37:35
    JMP STEP_SETUP_2256      ; 37:36
    JMP STEP_SETUP_2257      ; 37:37
    JMP STEP_SETUP_2258      ; 37:38
    JMP STEP_SETUP_2259      ; 37:39
    JMP STEP_SETUP_2260      ; 37:40
    JMP STEP_SETUP_2261      ; 37:41
    JMP STEP_SETUP_2262      ; 37:42
    JMP STEP_SETUP_2263      ; 37:43
    JMP STEP_SETUP_2264      ; 37:44
    JMP STEP_SETUP_2265      ; 37:45
    JMP STEP_SETUP_2266      ; 37:46
    JMP STEP_SETUP_2267      ; 37:47
    JMP STEP_SETUP_2268      ; 37:48
    JMP STEP_SETUP_2269      ; 37:49
    JMP STEP_SETUP_2270      ; 37:50
    JMP STEP_SETUP_2271      ; 37:51
    JMP STEP_SETUP_2272      ; 37:52
    JMP STEP_SETUP_2273      ; 37:53
    JMP STEP_SETUP_2274      ; 37:54
    JMP STEP_SETUP_2275      ; 37:55
    JMP STEP_SETUP_2276      ; 37:56
    JMP STEP_SETUP_2277      ; 37:57
    JMP STEP_SETUP_2278      ; 37:58
    JMP STEP_SETUP_2279      ; 37:59
    JMP STEP_SETUP_2280      ; 38:00
    JMP STEP_SETUP_2281      ; 38:01
    JMP STEP_SETUP_2282      ; 38:02
    JMP STEP_SETUP_2283      ; 38:03
    JMP STEP_SETUP_2284      ; 38:04
    JMP STEP_SETUP_2285      ; 38:05
    JMP STEP_SETUP_2286      ; 38:06
    JMP STEP_SETUP_2287      ; 38:07
    JMP STEP_SETUP_2288      ; 38:08
    JMP STEP_SETUP_2289      ; 38:09
    JMP STEP_SETUP_2290      ; 38:10
    JMP STEP_SETUP_2291      ; 38:11
    JMP STEP_SETUP_2292      ; 38:12
    JMP STEP_SETUP_2293      ; 38:13
    JMP STEP_SETUP_2294      ; 38:14
    JMP STEP_SETUP_2295      ; 38:15
    JMP STEP_SETUP_2296      ; 38:16
    JMP STEP_SETUP_2297      ; 38:17
    JMP STEP_SETUP_2298      ; 38:18
    JMP STEP_SETUP_2299      ; 38:19
    JMP STEP_SETUP_2300      ; 38:20
    JMP STEP_SETUP_2301      ; 38:21
    JMP STEP_SETUP_2302      ; 38:22
    JMP STEP_SETUP_2303      ; 38:23
    JMP STEP_SETUP_2304      ; 38:24
    JMP STEP_SETUP_2305      ; 38:25
    JMP STEP_SETUP_2306      ; 38:26
    JMP STEP_SETUP_2307      ; 38:27
    JMP STEP_SETUP_2308      ; 38:28
    JMP STEP_SETUP_2309      ; 38:29
    JMP STEP_SETUP_2310      ; 38:30
    JMP STEP_SETUP_2311      ; 38:31
    JMP STEP_SETUP_2312      ; 38:32
    JMP STEP_SETUP_2313      ; 38:33
    JMP STEP_SETUP_2314      ; 38:34
    JMP STEP_SETUP_2315      ; 38:35
    JMP STEP_SETUP_2316      ; 38:36
    JMP STEP_SETUP_2317      ; 38:37
    JMP STEP_SETUP_2318      ; 38:38
    JMP STEP_SETUP_2319      ; 38:39
    JMP STEP_SETUP_2320      ; 38:40
    JMP STEP_SETUP_2321      ; 38:41
    JMP STEP_SETUP_2322      ; 38:42
    JMP STEP_SETUP_2323      ; 38:43
    JMP STEP_SETUP_2324      ; 38:44
    JMP STEP_SETUP_2325      ; 38:45
    JMP STEP_SETUP_2326      ; 38:46
    JMP STEP_SETUP_2327      ; 38:47
    JMP STEP_SETUP_2328      ; 38:48
    JMP STEP_SETUP_2329      ; 38:49
    JMP STEP_SETUP_2330      ; 38:50
    JMP STEP_SETUP_2331      ; 38:51
    JMP STEP_SETUP_2332      ; 38:52
    JMP STEP_SETUP_2333      ; 38:53
    JMP STEP_SETUP_2334      ; 38:54
    JMP STEP_SETUP_2335      ; 38:55
    JMP STEP_SETUP_2336      ; 38:56
    JMP STEP_SETUP_2337      ; 38:57
    JMP STEP_SETUP_2338      ; 38:58
    JMP STEP_SETUP_2339      ; 38:59
    JMP STEP_SETUP_2340      ; 39:00
    JMP STEP_SETUP_2341      ; 39:01
    JMP STEP_SETUP_2342      ; 39:02
    JMP STEP_SETUP_2343      ; 39:03
    JMP STEP_SETUP_2344      ; 39:04
    JMP STEP_SETUP_2345      ; 39:05
    JMP STEP_SETUP_2346      ; 39:06
    JMP STEP_SETUP_2347      ; 39:07
    JMP STEP_SETUP_2348      ; 39:08
    JMP STEP_SETUP_2349      ; 39:09
    JMP STEP_SETUP_2350      ; 39:10
    JMP STEP_SETUP_2351      ; 39:11
    JMP STEP_SETUP_2352      ; 39:12
    JMP STEP_SETUP_2353      ; 39:13
    JMP STEP_SETUP_2354      ; 39:14
    JMP STEP_SETUP_2355      ; 39:15
    JMP STEP_SETUP_2356      ; 39:16
    JMP STEP_SETUP_2357      ; 39:17
    JMP STEP_SETUP_2358      ; 39:18
    JMP STEP_SETUP_2359      ; 39:19
    JMP STEP_SETUP_2360      ; 39:20
    JMP STEP_SETUP_2361      ; 39:21
    JMP STEP_SETUP_2362      ; 39:22
    JMP STEP_SETUP_2363      ; 39:23
    JMP STEP_SETUP_2364      ; 39:24
    JMP STEP_SETUP_2365      ; 39:25
    JMP STEP_SETUP_2366      ; 39:26
    JMP STEP_SETUP_2367      ; 39:27
    JMP STEP_SETUP_2368      ; 39:28
    JMP STEP_SETUP_2369      ; 39:29
    JMP STEP_SETUP_2370      ; 39:30
    JMP STEP_SETUP_2371      ; 39:31
    JMP STEP_SETUP_2372      ; 39:32
    JMP STEP_SETUP_2373      ; 39:33
    JMP STEP_SETUP_2374      ; 39:34
    JMP STEP_SETUP_2375      ; 39:35
    JMP STEP_SETUP_2376      ; 39:36
    JMP STEP_SETUP_2377      ; 39:37
    JMP STEP_SETUP_2378      ; 39:38
    JMP STEP_SETUP_2379      ; 39:39
    JMP STEP_SETUP_2380      ; 39:40
    JMP STEP_SETUP_2381      ; 39:41
    JMP STEP_SETUP_2382      ; 39:42
    JMP STEP_SETUP_2383      ; 39:43
    JMP STEP_SETUP_2384      ; 39:44
    JMP STEP_SETUP_2385      ; 39:45
    JMP STEP_SETUP_2386      ; 39:46
    JMP STEP_SETUP_2387      ; 39:47
    JMP STEP_SETUP_2388      ; 39:48
    JMP STEP_SETUP_2389      ; 39:49
    JMP STEP_SETUP_2390      ; 39:50
    JMP STEP_SETUP_2391      ; 39:51
    JMP STEP_SETUP_2392      ; 39:52
    JMP STEP_SETUP_2393      ; 39:53
    JMP STEP_SETUP_2394      ; 39:54
    JMP STEP_SETUP_2395      ; 39:55
    JMP STEP_SETUP_2396      ; 39:56
    JMP STEP_SETUP_2397      ; 39:57
    JMP STEP_SETUP_2398      ; 39:58
    JMP STEP_SETUP_2399      ; 39:59
    JMP STEP_SETUP_2400      ; 40:00
    JMP STEP_SETUP_2401      ; 40:01
    JMP STEP_SETUP_2402      ; 40:02
    JMP STEP_SETUP_2403      ; 40:03
    JMP STEP_SETUP_2404      ; 40:04
    JMP STEP_SETUP_2405      ; 40:05
    JMP STEP_SETUP_2406      ; 40:06
    JMP STEP_SETUP_2407      ; 40:07
    JMP STEP_SETUP_2408      ; 40:08
    JMP STEP_SETUP_2409      ; 40:09
    JMP STEP_SETUP_2410      ; 40:10
    JMP STEP_SETUP_2411      ; 40:11
    JMP STEP_SETUP_2412      ; 40:12
    JMP STEP_SETUP_2413      ; 40:13
    JMP STEP_SETUP_2414      ; 40:14
    JMP STEP_SETUP_2415      ; 40:15
    JMP STEP_SETUP_2416      ; 40:16
    JMP STEP_SETUP_2417      ; 40:17
    JMP STEP_SETUP_2418      ; 40:18
    JMP STEP_SETUP_2419      ; 40:19
    JMP STEP_SETUP_2420      ; 40:20
    JMP STEP_SETUP_2421      ; 40:21
    JMP STEP_SETUP_2422      ; 40:22
    JMP STEP_SETUP_2423      ; 40:23
    JMP STEP_SETUP_2424      ; 40:24
    JMP STEP_SETUP_2425      ; 40:25
    JMP STEP_SETUP_2426      ; 40:26
    JMP STEP_SETUP_2427      ; 40:27
    JMP STEP_SETUP_2428      ; 40:28
    JMP STEP_SETUP_2429      ; 40:29
    JMP STEP_SETUP_2430      ; 40:30
    JMP STEP_SETUP_2431      ; 40:31
    JMP STEP_SETUP_2432      ; 40:32
    JMP STEP_SETUP_2433      ; 40:33
    JMP STEP_SETUP_2434      ; 40:34
    JMP STEP_SETUP_2435      ; 40:35
    JMP STEP_SETUP_2436      ; 40:36
    JMP STEP_SETUP_2437      ; 40:37
    JMP STEP_SETUP_2438      ; 40:38
    JMP STEP_SETUP_2439      ; 40:39
    JMP STEP_SETUP_2440      ; 40:40
    JMP STEP_SETUP_2441      ; 40:41
    JMP STEP_SETUP_2442      ; 40:42
    JMP STEP_SETUP_2443      ; 40:43
    JMP STEP_SETUP_2444      ; 40:44
    JMP STEP_SETUP_2445      ; 40:45
    JMP STEP_SETUP_2446      ; 40:46
    JMP STEP_SETUP_2447      ; 40:47
    JMP STEP_SETUP_2448      ; 40:48
    JMP STEP_SETUP_2449      ; 40:49
    JMP STEP_SETUP_2450      ; 40:50
    JMP STEP_SETUP_2451      ; 40:51
    JMP STEP_SETUP_2452      ; 40:52
    JMP STEP_SETUP_2453      ; 40:53
    JMP STEP_SETUP_2454      ; 40:54
    JMP STEP_SETUP_2455      ; 40:55
    JMP STEP_SETUP_2456      ; 40:56
    JMP STEP_SETUP_2457      ; 40:57
    JMP STEP_SETUP_2458      ; 40:58
    JMP STEP_SETUP_2459      ; 40:59
    JMP STEP_SETUP_2460      ; 41:00
    JMP STEP_SETUP_2461      ; 41:01
    JMP STEP_SETUP_2462      ; 41:02
    JMP STEP_SETUP_2463      ; 41:03
    JMP STEP_SETUP_2464      ; 41:04
    JMP STEP_SETUP_2465      ; 41:05
    JMP STEP_SETUP_2466      ; 41:06
    JMP STEP_SETUP_2467      ; 41:07
    JMP STEP_SETUP_2468      ; 41:08
    JMP STEP_SETUP_2469      ; 41:09
    JMP STEP_SETUP_2470      ; 41:10
    JMP STEP_SETUP_2471      ; 41:11
    JMP STEP_SETUP_2472      ; 41:12
    JMP STEP_SETUP_2473      ; 41:13
    JMP STEP_SETUP_2474      ; 41:14
    JMP STEP_SETUP_2475      ; 41:15
    JMP STEP_SETUP_2476      ; 41:16
    JMP STEP_SETUP_2477      ; 41:17
    JMP STEP_SETUP_2478      ; 41:18
    JMP STEP_SETUP_2479      ; 41:19
    JMP STEP_SETUP_2480      ; 41:20
    JMP STEP_SETUP_2481      ; 41:21
    JMP STEP_SETUP_2482      ; 41:22
    JMP STEP_SETUP_2483      ; 41:23
    JMP STEP_SETUP_2484      ; 41:24
    JMP STEP_SETUP_2485      ; 41:25
    JMP STEP_SETUP_2486      ; 41:26
    JMP STEP_SETUP_2487      ; 41:27
    JMP STEP_SETUP_2488      ; 41:28
    JMP STEP_SETUP_2489      ; 41:29
    JMP STEP_SETUP_2490      ; 41:30
    JMP STEP_SETUP_2491      ; 41:31
    JMP STEP_SETUP_2492      ; 41:32
    JMP STEP_SETUP_2493      ; 41:33
    JMP STEP_SETUP_2494      ; 41:34
    JMP STEP_SETUP_2495      ; 41:35
    JMP STEP_SETUP_2496      ; 41:36
    JMP STEP_SETUP_2497      ; 41:37
    JMP STEP_SETUP_2498      ; 41:38
    JMP STEP_SETUP_2499      ; 41:39
    JMP STEP_SETUP_2500      ; 41:40
    JMP STEP_SETUP_2501      ; 41:41
    JMP STEP_SETUP_2502      ; 41:42
    JMP STEP_SETUP_2503      ; 41:43
    JMP STEP_SETUP_2504      ; 41:44
    JMP STEP_SETUP_2505      ; 41:45
    JMP STEP_SETUP_2506      ; 41:46
    JMP STEP_SETUP_2507      ; 41:47
    JMP STEP_SETUP_2508      ; 41:48
    JMP STEP_SETUP_2509      ; 41:49
    JMP STEP_SETUP_2510      ; 41:50
    JMP STEP_SETUP_2511      ; 41:51
    JMP STEP_SETUP_2512      ; 41:52
    JMP STEP_SETUP_2513      ; 41:53
    JMP STEP_SETUP_2514      ; 41:54
    JMP STEP_SETUP_2515      ; 41:55
    JMP STEP_SETUP_2516      ; 41:56
    JMP STEP_SETUP_2517      ; 41:57
    JMP STEP_SETUP_2518      ; 41:58
    JMP STEP_SETUP_2519      ; 41:59
    JMP STEP_SETUP_2520      ; 42:00
    JMP STEP_SETUP_2521      ; 42:01
    JMP STEP_SETUP_2522      ; 42:02
    JMP STEP_SETUP_2523      ; 42:03
    JMP STEP_SETUP_2524      ; 42:04
    JMP STEP_SETUP_2525      ; 42:05
    JMP STEP_SETUP_2526      ; 42:06
    JMP STEP_SETUP_2527      ; 42:07
    JMP STEP_SETUP_2528      ; 42:08
    JMP STEP_SETUP_2529      ; 42:09
    JMP STEP_SETUP_2530      ; 42:10
    JMP STEP_SETUP_2531      ; 42:11
    JMP STEP_SETUP_2532      ; 42:12
    JMP STEP_SETUP_2533      ; 42:13
    JMP STEP_SETUP_2534      ; 42:14
    JMP STEP_SETUP_2535      ; 42:15
    JMP STEP_SETUP_2536      ; 42:16
    JMP STEP_SETUP_2537      ; 42:17
    JMP STEP_SETUP_2538      ; 42:18
    JMP STEP_SETUP_2539      ; 42:19
    JMP STEP_SETUP_2540      ; 42:20
    JMP STEP_SETUP_2541      ; 42:21
    JMP STEP_SETUP_2542      ; 42:22
    JMP STEP_SETUP_2543      ; 42:23
    JMP STEP_SETUP_2544      ; 42:24
    JMP STEP_SETUP_2545      ; 42:25
    JMP STEP_SETUP_2546      ; 42:26
    JMP STEP_SETUP_2547      ; 42:27
    JMP STEP_SETUP_2548      ; 42:28
    JMP STEP_SETUP_2549      ; 42:29
    JMP STEP_SETUP_2550      ; 42:30
    JMP STEP_SETUP_2551      ; 42:31
    JMP STEP_SETUP_2552      ; 42:32
    JMP STEP_SETUP_2553      ; 42:33
    JMP STEP_SETUP_2554      ; 42:34
    JMP STEP_SETUP_2555      ; 42:35
    JMP STEP_SETUP_2556      ; 42:36
    JMP STEP_SETUP_2557      ; 42:37
    JMP STEP_SETUP_2558      ; 42:38
    JMP STEP_SETUP_2559      ; 42:39
    JMP STEP_SETUP_2560      ; 42:40
    JMP STEP_SETUP_2561      ; 42:41
    JMP STEP_SETUP_2562      ; 42:42
    JMP STEP_SETUP_2563      ; 42:43
    JMP STEP_SETUP_2564      ; 42:44
    JMP STEP_SETUP_2565      ; 42:45
    JMP STEP_SETUP_2566      ; 42:46
    JMP STEP_SETUP_2567      ; 42:47
    JMP STEP_SETUP_2568      ; 42:48
    JMP STEP_SETUP_2569      ; 42:49
    JMP STEP_SETUP_2570      ; 42:50
    JMP STEP_SETUP_2571      ; 42:51
    JMP STEP_SETUP_2572      ; 42:52
    JMP STEP_SETUP_2573      ; 42:53
    JMP STEP_SETUP_2574      ; 42:54
    JMP STEP_SETUP_2575      ; 42:55
    JMP STEP_SETUP_2576      ; 42:56
    JMP STEP_SETUP_2577      ; 42:57
    JMP STEP_SETUP_2578      ; 42:58
    JMP STEP_SETUP_2579      ; 42:59
    JMP STEP_SETUP_2580      ; 43:00
    JMP STEP_SETUP_2581      ; 43:01
    JMP STEP_SETUP_2582      ; 43:02
    JMP STEP_SETUP_2583      ; 43:03
    JMP STEP_SETUP_2584      ; 43:04
    JMP STEP_SETUP_2585      ; 43:05
    JMP STEP_SETUP_2586      ; 43:06
    JMP STEP_SETUP_2587      ; 43:07
    JMP STEP_SETUP_2588      ; 43:08
    JMP STEP_SETUP_2589      ; 43:09
    JMP STEP_SETUP_2590      ; 43:10
    JMP STEP_SETUP_2591      ; 43:11
    JMP STEP_SETUP_2592      ; 43:12
    JMP STEP_SETUP_2593      ; 43:13
    JMP STEP_SETUP_2594      ; 43:14
    JMP STEP_SETUP_2595      ; 43:15
    JMP STEP_SETUP_2596      ; 43:16
    JMP STEP_SETUP_2597      ; 43:17
    JMP STEP_SETUP_2598      ; 43:18
    JMP STEP_SETUP_2599      ; 43:19
    JMP STEP_SETUP_2600      ; 43:20
    JMP STEP_SETUP_2601      ; 43:21
    JMP STEP_SETUP_2602      ; 43:22
    JMP STEP_SETUP_2603      ; 43:23
    JMP STEP_SETUP_2604      ; 43:24
    JMP STEP_SETUP_2605      ; 43:25
    JMP STEP_SETUP_2606      ; 43:26
    JMP STEP_SETUP_2607      ; 43:27
    JMP STEP_SETUP_2608      ; 43:28
    JMP STEP_SETUP_2609      ; 43:29
    JMP STEP_SETUP_2610      ; 43:30
    JMP STEP_SETUP_2611      ; 43:31
    JMP STEP_SETUP_2612      ; 43:32
    JMP STEP_SETUP_2613      ; 43:33
    JMP STEP_SETUP_2614      ; 43:34
    JMP STEP_SETUP_2615      ; 43:35
    JMP STEP_SETUP_2616      ; 43:36
    JMP STEP_SETUP_2617      ; 43:37
    JMP STEP_SETUP_2618      ; 43:38
    JMP STEP_SETUP_2619      ; 43:39
    JMP STEP_SETUP_2620      ; 43:40
    JMP STEP_SETUP_2621      ; 43:41
    JMP STEP_SETUP_2622      ; 43:42
    JMP STEP_SETUP_2623      ; 43:43
    JMP STEP_SETUP_2624      ; 43:44
    JMP STEP_SETUP_2625      ; 43:45
    JMP STEP_SETUP_2626      ; 43:46
    JMP STEP_SETUP_2627      ; 43:47
    JMP STEP_SETUP_2628      ; 43:48
    JMP STEP_SETUP_2629      ; 43:49
    JMP STEP_SETUP_2630      ; 43:50
    JMP STEP_SETUP_2631      ; 43:51
    JMP STEP_SETUP_2632      ; 43:52
    JMP STEP_SETUP_2633      ; 43:53
    JMP STEP_SETUP_2634      ; 43:54
    JMP STEP_SETUP_2635      ; 43:55
    JMP STEP_SETUP_2636      ; 43:56
    JMP STEP_SETUP_2637      ; 43:57
    JMP STEP_SETUP_2638      ; 43:58
    JMP STEP_SETUP_2639      ; 43:59
    JMP STEP_SETUP_2640      ; 44:00
    JMP STEP_SETUP_2641      ; 44:01
    JMP STEP_SETUP_2642      ; 44:02
    JMP STEP_SETUP_2643      ; 44:03
    JMP STEP_SETUP_2644      ; 44:04
    JMP STEP_SETUP_2645      ; 44:05
    JMP STEP_SETUP_2646      ; 44:06
    JMP STEP_SETUP_2647      ; 44:07
    JMP STEP_SETUP_2648      ; 44:08
    JMP STEP_SETUP_2649      ; 44:09
    JMP STEP_SETUP_2650      ; 44:10
    JMP STEP_SETUP_2651      ; 44:11
    JMP STEP_SETUP_2652      ; 44:12
    JMP STEP_SETUP_2653      ; 44:13
    JMP STEP_SETUP_2654      ; 44:14
    JMP STEP_SETUP_2655      ; 44:15
    JMP STEP_SETUP_2656      ; 44:16
    JMP STEP_SETUP_2657      ; 44:17
    JMP STEP_SETUP_2658      ; 44:18
    JMP STEP_SETUP_2659      ; 44:19
    JMP STEP_SETUP_2660      ; 44:20
    JMP STEP_SETUP_2661      ; 44:21
    JMP STEP_SETUP_2662      ; 44:22
    JMP STEP_SETUP_2663      ; 44:23
    JMP STEP_SETUP_2664      ; 44:24
    JMP STEP_SETUP_2665      ; 44:25
    JMP STEP_SETUP_2666      ; 44:26
    JMP STEP_SETUP_2667      ; 44:27
    JMP STEP_SETUP_2668      ; 44:28
    JMP STEP_SETUP_2669      ; 44:29
    JMP STEP_SETUP_2670      ; 44:30
    JMP STEP_SETUP_2671      ; 44:31
    JMP STEP_SETUP_2672      ; 44:32
    JMP STEP_SETUP_2673      ; 44:33
    JMP STEP_SETUP_2674      ; 44:34
    JMP STEP_SETUP_2675      ; 44:35
    JMP STEP_SETUP_2676      ; 44:36
    JMP STEP_SETUP_2677      ; 44:37
    JMP STEP_SETUP_2678      ; 44:38
    JMP STEP_SETUP_2679      ; 44:39
    JMP STEP_SETUP_2680      ; 44:40
    JMP STEP_SETUP_2681      ; 44:41
    JMP STEP_SETUP_2682      ; 44:42
    JMP STEP_SETUP_2683      ; 44:43
    JMP STEP_SETUP_2684      ; 44:44
    JMP STEP_SETUP_2685      ; 44:45
    JMP STEP_SETUP_2686      ; 44:46
    JMP STEP_SETUP_2687      ; 44:47
    JMP STEP_SETUP_2688      ; 44:48
    JMP STEP_SETUP_2689      ; 44:49
    JMP STEP_SETUP_2690      ; 44:50
    JMP STEP_SETUP_2691      ; 44:51
    JMP STEP_SETUP_2692      ; 44:52
    JMP STEP_SETUP_2693      ; 44:53
    JMP STEP_SETUP_2694      ; 44:54
    JMP STEP_SETUP_2695      ; 44:55
    JMP STEP_SETUP_2696      ; 44:56
    JMP STEP_SETUP_2697      ; 44:57
    JMP STEP_SETUP_2698      ; 44:58
    JMP STEP_SETUP_2699      ; 44:59
    JMP STEP_SETUP_2700      ; 45:00
    JMP STEP_SETUP_2701      ; 45:01
    JMP STEP_SETUP_2702      ; 45:02
    JMP STEP_SETUP_2703      ; 45:03
    JMP STEP_SETUP_2704      ; 45:04
    JMP STEP_SETUP_2705      ; 45:05
    JMP STEP_SETUP_2706      ; 45:06
    JMP STEP_SETUP_2707      ; 45:07
    JMP STEP_SETUP_2708      ; 45:08
    JMP STEP_SETUP_2709      ; 45:09
    JMP STEP_SETUP_2710      ; 45:10
    JMP STEP_SETUP_2711      ; 45:11
    JMP STEP_SETUP_2712      ; 45:12
    JMP STEP_SETUP_2713      ; 45:13
    JMP STEP_SETUP_2714      ; 45:14
    JMP STEP_SETUP_2715      ; 45:15
    JMP STEP_SETUP_2716      ; 45:16
    JMP STEP_SETUP_2717      ; 45:17
    JMP STEP_SETUP_2718      ; 45:18
    JMP STEP_SETUP_2719      ; 45:19
    JMP STEP_SETUP_2720      ; 45:20
    JMP STEP_SETUP_2721      ; 45:21
    JMP STEP_SETUP_2722      ; 45:22
    JMP STEP_SETUP_2723      ; 45:23
    JMP STEP_SETUP_2724      ; 45:24
    JMP STEP_SETUP_2725      ; 45:25
    JMP STEP_SETUP_2726      ; 45:26
    JMP STEP_SETUP_2727      ; 45:27
    JMP STEP_SETUP_2728      ; 45:28
    JMP STEP_SETUP_2729      ; 45:29
    JMP STEP_SETUP_2730      ; 45:30
    JMP STEP_SETUP_2731      ; 45:31
    JMP STEP_SETUP_2732      ; 45:32
    JMP STEP_SETUP_2733      ; 45:33
    JMP STEP_SETUP_2734      ; 45:34
    JMP STEP_SETUP_2735      ; 45:35
    JMP STEP_SETUP_2736      ; 45:36
    JMP STEP_SETUP_2737      ; 45:37
    JMP STEP_SETUP_2738      ; 45:38
    JMP STEP_SETUP_2739      ; 45:39
    JMP STEP_SETUP_2740      ; 45:40
    JMP STEP_SETUP_2741      ; 45:41
    JMP STEP_SETUP_2742      ; 45:42
    JMP STEP_SETUP_2743      ; 45:43
    JMP STEP_SETUP_2744      ; 45:44
    JMP STEP_SETUP_2745      ; 45:45
    JMP STEP_SETUP_2746      ; 45:46
    JMP STEP_SETUP_2747      ; 45:47
    JMP STEP_SETUP_2748      ; 45:48
    JMP STEP_SETUP_2749      ; 45:49
    JMP STEP_SETUP_2750      ; 45:50
    JMP STEP_SETUP_2751      ; 45:51
    JMP STEP_SETUP_2752      ; 45:52
    JMP STEP_SETUP_2753      ; 45:53
    JMP STEP_SETUP_2754      ; 45:54
    JMP STEP_SETUP_2755      ; 45:55
    JMP STEP_SETUP_2756      ; 45:56
    JMP STEP_SETUP_2757      ; 45:57
    JMP STEP_SETUP_2758      ; 45:58
    JMP STEP_SETUP_2759      ; 45:59
    JMP STEP_SETUP_2760      ; 46:00
    JMP STEP_SETUP_2761      ; 46:01
    JMP STEP_SETUP_2762      ; 46:02
    JMP STEP_SETUP_2763      ; 46:03
    JMP STEP_SETUP_2764      ; 46:04
    JMP STEP_SETUP_2765      ; 46:05
    JMP STEP_SETUP_2766      ; 46:06
    JMP STEP_SETUP_2767      ; 46:07
    JMP STEP_SETUP_2768      ; 46:08
    JMP STEP_SETUP_2769      ; 46:09
    JMP STEP_SETUP_2770      ; 46:10
    JMP STEP_SETUP_2771      ; 46:11
    JMP STEP_SETUP_2772      ; 46:12
    JMP STEP_SETUP_2773      ; 46:13
    JMP STEP_SETUP_2774      ; 46:14
    JMP STEP_SETUP_2775      ; 46:15
    JMP STEP_SETUP_2776      ; 46:16
    JMP STEP_SETUP_2777      ; 46:17
    JMP STEP_SETUP_2778      ; 46:18
    JMP STEP_SETUP_2779      ; 46:19
    JMP STEP_SETUP_2780      ; 46:20
    JMP STEP_SETUP_2781      ; 46:21
    JMP STEP_SETUP_2782      ; 46:22
    JMP STEP_SETUP_2783      ; 46:23
    JMP STEP_SETUP_2784      ; 46:24
    JMP STEP_SETUP_2785      ; 46:25
    JMP STEP_SETUP_2786      ; 46:26
    JMP STEP_SETUP_2787      ; 46:27
    JMP STEP_SETUP_2788      ; 46:28
    JMP STEP_SETUP_2789      ; 46:29
    JMP STEP_SETUP_2790      ; 46:30
    JMP STEP_SETUP_2791      ; 46:31
    JMP STEP_SETUP_2792      ; 46:32
    JMP STEP_SETUP_2793      ; 46:33
    JMP STEP_SETUP_2794      ; 46:34
    JMP STEP_SETUP_2795      ; 46:35
    JMP STEP_SETUP_2796      ; 46:36
    JMP STEP_SETUP_2797      ; 46:37
    JMP STEP_SETUP_2798      ; 46:38
    JMP STEP_SETUP_2799      ; 46:39
    JMP STEP_SETUP_2800      ; 46:40
    JMP STEP_SETUP_2801      ; 46:41
    JMP STEP_SETUP_2802      ; 46:42
    JMP STEP_SETUP_2803      ; 46:43
    JMP STEP_SETUP_2804      ; 46:44
    JMP STEP_SETUP_2805      ; 46:45
    JMP STEP_SETUP_2806      ; 46:46
    JMP STEP_SETUP_2807      ; 46:47
    JMP STEP_SETUP_2808      ; 46:48
    JMP STEP_SETUP_2809      ; 46:49
    JMP STEP_SETUP_2810      ; 46:50
    JMP STEP_SETUP_2811      ; 46:51
    JMP STEP_SETUP_2812      ; 46:52
    JMP STEP_SETUP_2813      ; 46:53
    JMP STEP_SETUP_2814      ; 46:54
    JMP STEP_SETUP_2815      ; 46:55
    JMP STEP_SETUP_2816      ; 46:56
    JMP STEP_SETUP_2817      ; 46:57
    JMP STEP_SETUP_2818      ; 46:58
    JMP STEP_SETUP_2819      ; 46:59
    JMP STEP_SETUP_2820      ; 47:00
    JMP STEP_SETUP_2821      ; 47:01
    JMP STEP_SETUP_2822      ; 47:02
    JMP STEP_SETUP_2823      ; 47:03
    JMP STEP_SETUP_2824      ; 47:04
    JMP STEP_SETUP_2825      ; 47:05
    JMP STEP_SETUP_2826      ; 47:06
    JMP STEP_SETUP_2827      ; 47:07
    JMP STEP_SETUP_2828      ; 47:08
    JMP STEP_SETUP_2829      ; 47:09
    JMP STEP_SETUP_2830      ; 47:10
    JMP STEP_SETUP_2831      ; 47:11
    JMP STEP_SETUP_2832      ; 47:12
    JMP STEP_SETUP_2833      ; 47:13
    JMP STEP_SETUP_2834      ; 47:14
    JMP STEP_SETUP_2835      ; 47:15
    JMP STEP_SETUP_2836      ; 47:16
    JMP STEP_SETUP_2837      ; 47:17
    JMP STEP_SETUP_2838      ; 47:18
    JMP STEP_SETUP_2839      ; 47:19
    JMP STEP_SETUP_2840      ; 47:20
    JMP STEP_SETUP_2841      ; 47:21
    JMP STEP_SETUP_2842      ; 47:22
    JMP STEP_SETUP_2843      ; 47:23
    JMP STEP_SETUP_2844      ; 47:24
    JMP STEP_SETUP_2845      ; 47:25
    JMP STEP_SETUP_2846      ; 47:26
    JMP STEP_SETUP_2847      ; 47:27
    JMP STEP_SETUP_2848      ; 47:28
    JMP STEP_SETUP_2849      ; 47:29
    JMP STEP_SETUP_2850      ; 47:30
    JMP STEP_SETUP_2851      ; 47:31
    JMP STEP_SETUP_2852      ; 47:32
    JMP STEP_SETUP_2853      ; 47:33
    JMP STEP_SETUP_2854      ; 47:34
    JMP STEP_SETUP_2855      ; 47:35
    JMP STEP_SETUP_2856      ; 47:36
    JMP STEP_SETUP_2857      ; 47:37
    JMP STEP_SETUP_2858      ; 47:38
    JMP STEP_SETUP_2859      ; 47:39
    JMP STEP_SETUP_2860      ; 47:40
    JMP STEP_SETUP_2861      ; 47:41
    JMP STEP_SETUP_2862      ; 47:42
    JMP STEP_SETUP_2863      ; 47:43
    JMP STEP_SETUP_2864      ; 47:44
    JMP STEP_SETUP_2865      ; 47:45
    JMP STEP_SETUP_2866      ; 47:46
    JMP STEP_SETUP_2867      ; 47:47
    JMP STEP_SETUP_2868      ; 47:48
    JMP STEP_SETUP_2869      ; 47:49
    JMP STEP_SETUP_2870      ; 47:50
    JMP STEP_SETUP_2871      ; 47:51
    JMP STEP_SETUP_2872      ; 47:52
    JMP STEP_SETUP_2873      ; 47:53
    JMP STEP_SETUP_2874      ; 47:54
    JMP STEP_SETUP_2875      ; 47:55
    JMP STEP_SETUP_2876      ; 47:56
    JMP STEP_SETUP_2877      ; 47:57
    JMP STEP_SETUP_2878      ; 47:58
    JMP STEP_SETUP_2879      ; 47:59
    JMP STEP_SETUP_2880      ; 48:00
    JMP STEP_SETUP_2881      ; 48:01
    JMP STEP_SETUP_2882      ; 48:02
    JMP STEP_SETUP_2883      ; 48:03
    JMP STEP_SETUP_2884      ; 48:04
    JMP STEP_SETUP_2885      ; 48:05
    JMP STEP_SETUP_2886      ; 48:06
    JMP STEP_SETUP_2887      ; 48:07
    JMP STEP_SETUP_2888      ; 48:08
    JMP STEP_SETUP_2889      ; 48:09
    JMP STEP_SETUP_2890      ; 48:10
    JMP STEP_SETUP_2891      ; 48:11
    JMP STEP_SETUP_2892      ; 48:12
    JMP STEP_SETUP_2893      ; 48:13
    JMP STEP_SETUP_2894      ; 48:14
    JMP STEP_SETUP_2895      ; 48:15
    JMP STEP_SETUP_2896      ; 48:16
    JMP STEP_SETUP_2897      ; 48:17
    JMP STEP_SETUP_2898      ; 48:18
    JMP STEP_SETUP_2899      ; 48:19
    JMP STEP_SETUP_2900      ; 48:20
    JMP STEP_SETUP_2901      ; 48:21
    JMP STEP_SETUP_2902      ; 48:22
    JMP STEP_SETUP_2903      ; 48:23
    JMP STEP_SETUP_2904      ; 48:24
    JMP STEP_SETUP_2905      ; 48:25
    JMP STEP_SETUP_2906      ; 48:26
    JMP STEP_SETUP_2907      ; 48:27
    JMP STEP_SETUP_2908      ; 48:28
    JMP STEP_SETUP_2909      ; 48:29
    JMP STEP_SETUP_2910      ; 48:30
    JMP STEP_SETUP_2911      ; 48:31
    JMP STEP_SETUP_2912      ; 48:32
    JMP STEP_SETUP_2913      ; 48:33
    JMP STEP_SETUP_2914      ; 48:34
    JMP STEP_SETUP_2915      ; 48:35
    JMP STEP_SETUP_2916      ; 48:36
    JMP STEP_SETUP_2917      ; 48:37
    JMP STEP_SETUP_2918      ; 48:38
    JMP STEP_SETUP_2919      ; 48:39
    JMP STEP_SETUP_2920      ; 48:40
    JMP STEP_SETUP_2921      ; 48:41
    JMP STEP_SETUP_2922      ; 48:42
    JMP STEP_SETUP_2923      ; 48:43
    JMP STEP_SETUP_2924      ; 48:44
    JMP STEP_SETUP_2925      ; 48:45
    JMP STEP_SETUP_2926      ; 48:46
    JMP STEP_SETUP_2927      ; 48:47
    JMP STEP_SETUP_2928      ; 48:48
    JMP STEP_SETUP_2929      ; 48:49
    JMP STEP_SETUP_2930      ; 48:50
    JMP STEP_SETUP_2931      ; 48:51
    JMP STEP_SETUP_2932      ; 48:52
    JMP STEP_SETUP_2933      ; 48:53
    JMP STEP_SETUP_2934      ; 48:54
    JMP STEP_SETUP_2935      ; 48:55
    JMP STEP_SETUP_2936      ; 48:56
    JMP STEP_SETUP_2937      ; 48:57
    JMP STEP_SETUP_2938      ; 48:58
    JMP STEP_SETUP_2939      ; 48:59
    JMP STEP_SETUP_2940      ; 49:00
    JMP STEP_SETUP_2941      ; 49:01
    JMP STEP_SETUP_2942      ; 49:02
    JMP STEP_SETUP_2943      ; 49:03
    JMP STEP_SETUP_2944      ; 49:04
    JMP STEP_SETUP_2945      ; 49:05
    JMP STEP_SETUP_2946      ; 49:06
    JMP STEP_SETUP_2947      ; 49:07
    JMP STEP_SETUP_2948      ; 49:08
    JMP STEP_SETUP_2949      ; 49:09
    JMP STEP_SETUP_2950      ; 49:10
    JMP STEP_SETUP_2951      ; 49:11
    JMP STEP_SETUP_2952      ; 49:12
    JMP STEP_SETUP_2953      ; 49:13
    JMP STEP_SETUP_2954      ; 49:14
    JMP STEP_SETUP_2955      ; 49:15
    JMP STEP_SETUP_2956      ; 49:16
    JMP STEP_SETUP_2957      ; 49:17
    JMP STEP_SETUP_2958      ; 49:18
    JMP STEP_SETUP_2959      ; 49:19
    JMP STEP_SETUP_2960      ; 49:20
    JMP STEP_SETUP_2961      ; 49:21
    JMP STEP_SETUP_2962      ; 49:22
    JMP STEP_SETUP_2963      ; 49:23
    JMP STEP_SETUP_2964      ; 49:24
    JMP STEP_SETUP_2965      ; 49:25
    JMP STEP_SETUP_2966      ; 49:26
    JMP STEP_SETUP_2967      ; 49:27
    JMP STEP_SETUP_2968      ; 49:28
    JMP STEP_SETUP_2969      ; 49:29
    JMP STEP_SETUP_2970      ; 49:30
    JMP STEP_SETUP_2971      ; 49:31
    JMP STEP_SETUP_2972      ; 49:32
    JMP STEP_SETUP_2973      ; 49:33
    JMP STEP_SETUP_2974      ; 49:34
    JMP STEP_SETUP_2975      ; 49:35
    JMP STEP_SETUP_2976      ; 49:36
    JMP STEP_SETUP_2977      ; 49:37
    JMP STEP_SETUP_2978      ; 49:38
    JMP STEP_SETUP_2979      ; 49:39
    JMP STEP_SETUP_2980      ; 49:40
    JMP STEP_SETUP_2981      ; 49:41
    JMP STEP_SETUP_2982      ; 49:42
    JMP STEP_SETUP_2983      ; 49:43
    JMP STEP_SETUP_2984      ; 49:44
    JMP STEP_SETUP_2985      ; 49:45
    JMP STEP_SETUP_2986      ; 49:46
    JMP STEP_SETUP_2987      ; 49:47
    JMP STEP_SETUP_2988      ; 49:48
    JMP STEP_SETUP_2989      ; 49:49
    JMP STEP_SETUP_2990      ; 49:50
    JMP STEP_SETUP_2991      ; 49:51
    JMP STEP_SETUP_2992      ; 49:52
    JMP STEP_SETUP_2993      ; 49:53
    JMP STEP_SETUP_2994      ; 49:54
    JMP STEP_SETUP_2995      ; 49:55
    JMP STEP_SETUP_2996      ; 49:56
    JMP STEP_SETUP_2997      ; 49:57
    JMP STEP_SETUP_2998      ; 49:58
    JMP STEP_SETUP_2999      ; 49:59
    JMP STEP_SETUP_3000      ; 50:00
    JMP STEP_SETUP_3001      ; 50:01
    JMP STEP_SETUP_3002      ; 50:02
    JMP STEP_SETUP_3003      ; 50:03
    JMP STEP_SETUP_3004      ; 50:04
    JMP STEP_SETUP_3005      ; 50:05
    JMP STEP_SETUP_3006      ; 50:06
    JMP STEP_SETUP_3007      ; 50:07
    JMP STEP_SETUP_3008      ; 50:08
    JMP STEP_SETUP_3009      ; 50:09
    JMP STEP_SETUP_3010      ; 50:10
    JMP STEP_SETUP_3011      ; 50:11
    JMP STEP_SETUP_3012      ; 50:12
    JMP STEP_SETUP_3013      ; 50:13
    JMP STEP_SETUP_3014      ; 50:14
    JMP STEP_SETUP_3015      ; 50:15
    JMP STEP_SETUP_3016      ; 50:16
    JMP STEP_SETUP_3017      ; 50:17
    JMP STEP_SETUP_3018      ; 50:18
    JMP STEP_SETUP_3019      ; 50:19
    JMP STEP_SETUP_3020      ; 50:20
    JMP STEP_SETUP_3021      ; 50:21
    JMP STEP_SETUP_3022      ; 50:22
    JMP STEP_SETUP_3023      ; 50:23
    JMP STEP_SETUP_3024      ; 50:24
    JMP STEP_SETUP_3025      ; 50:25
    JMP STEP_SETUP_3026      ; 50:26
    JMP STEP_SETUP_3027      ; 50:27
    JMP STEP_SETUP_3028      ; 50:28
    JMP STEP_SETUP_3029      ; 50:29
    JMP STEP_SETUP_3030      ; 50:30
    JMP STEP_SETUP_3031      ; 50:31
    JMP STEP_SETUP_3032      ; 50:32
    JMP STEP_SETUP_3033      ; 50:33
    JMP STEP_SETUP_3034      ; 50:34
    JMP STEP_SETUP_3035      ; 50:35
    JMP STEP_SETUP_3036      ; 50:36
    JMP STEP_SETUP_3037      ; 50:37
    JMP STEP_SETUP_3038      ; 50:38
    JMP STEP_SETUP_3039      ; 50:39
    JMP STEP_SETUP_3040      ; 50:40
    JMP STEP_SETUP_3041      ; 50:41
    JMP STEP_SETUP_3042      ; 50:42
    JMP STEP_SETUP_3043      ; 50:43
    JMP STEP_SETUP_3044      ; 50:44
    JMP STEP_SETUP_3045      ; 50:45
    JMP STEP_SETUP_3046      ; 50:46
    JMP STEP_SETUP_3047      ; 50:47
    JMP STEP_SETUP_3048      ; 50:48
    JMP STEP_SETUP_3049      ; 50:49
    JMP STEP_SETUP_3050      ; 50:50
    JMP STEP_SETUP_3051      ; 50:51
    JMP STEP_SETUP_3052      ; 50:52
    JMP STEP_SETUP_3053      ; 50:53
    JMP STEP_SETUP_3054      ; 50:54
    JMP STEP_SETUP_3055      ; 50:55
    JMP STEP_SETUP_3056      ; 50:56
    JMP STEP_SETUP_3057      ; 50:57
    JMP STEP_SETUP_3058      ; 50:58
    JMP STEP_SETUP_3059      ; 50:59
    JMP STEP_SETUP_3060      ; 51:00
    JMP STEP_SETUP_3061      ; 51:01
    JMP STEP_SETUP_3062      ; 51:02
    JMP STEP_SETUP_3063      ; 51:03
    JMP STEP_SETUP_3064      ; 51:04
    JMP STEP_SETUP_3065      ; 51:05
    JMP STEP_SETUP_3066      ; 51:06
    JMP STEP_SETUP_3067      ; 51:07
    JMP STEP_SETUP_3068      ; 51:08
    JMP STEP_SETUP_3069      ; 51:09
    JMP STEP_SETUP_3070      ; 51:10
    JMP STEP_SETUP_3071      ; 51:11
    JMP STEP_SETUP_3072      ; 51:12
    JMP STEP_SETUP_3073      ; 51:13
    JMP STEP_SETUP_3074      ; 51:14
    JMP STEP_SETUP_3075      ; 51:15
    JMP STEP_SETUP_3076      ; 51:16
    JMP STEP_SETUP_3077      ; 51:17
    JMP STEP_SETUP_3078      ; 51:18
    JMP STEP_SETUP_3079      ; 51:19
    JMP STEP_SETUP_3080      ; 51:20
    JMP STEP_SETUP_3081      ; 51:21
    JMP STEP_SETUP_3082      ; 51:22
    JMP STEP_SETUP_3083      ; 51:23
    JMP STEP_SETUP_3084      ; 51:24
    JMP STEP_SETUP_3085      ; 51:25
    JMP STEP_SETUP_3086      ; 51:26
    JMP STEP_SETUP_3087      ; 51:27
    JMP STEP_SETUP_3088      ; 51:28
    JMP STEP_SETUP_3089      ; 51:29
    JMP STEP_SETUP_3090      ; 51:30
    JMP STEP_SETUP_3091      ; 51:31
    JMP STEP_SETUP_3092      ; 51:32
    JMP STEP_SETUP_3093      ; 51:33
    JMP STEP_SETUP_3094      ; 51:34
    JMP STEP_SETUP_3095      ; 51:35
    JMP STEP_SETUP_3096      ; 51:36
    JMP STEP_SETUP_3097      ; 51:37
    JMP STEP_SETUP_3098      ; 51:38
    JMP STEP_SETUP_3099      ; 51:39
    JMP STEP_SETUP_3100      ; 51:40
    JMP STEP_SETUP_3101      ; 51:41
    JMP STEP_SETUP_3102      ; 51:42
    JMP STEP_SETUP_3103      ; 51:43
    JMP STEP_SETUP_3104      ; 51:44
    JMP STEP_SETUP_3105      ; 51:45
    JMP STEP_SETUP_3106      ; 51:46
    JMP STEP_SETUP_3107      ; 51:47
    JMP STEP_SETUP_3108      ; 51:48
    JMP STEP_SETUP_3109      ; 51:49
    JMP STEP_SETUP_3110      ; 51:50
    JMP STEP_SETUP_3111      ; 51:51
    JMP STEP_SETUP_3112      ; 51:52
    JMP STEP_SETUP_3113      ; 51:53
    JMP STEP_SETUP_3114      ; 51:54
    JMP STEP_SETUP_3115      ; 51:55
    JMP STEP_SETUP_3116      ; 51:56
    JMP STEP_SETUP_3117      ; 51:57
    JMP STEP_SETUP_3118      ; 51:58
    JMP STEP_SETUP_3119      ; 51:59
    JMP STEP_SETUP_3120      ; 52:00
    JMP STEP_SETUP_3121      ; 52:01
    JMP STEP_SETUP_3122      ; 52:02
    JMP STEP_SETUP_3123      ; 52:03
    JMP STEP_SETUP_3124      ; 52:04
    JMP STEP_SETUP_3125      ; 52:05
    JMP STEP_SETUP_3126      ; 52:06
    JMP STEP_SETUP_3127      ; 52:07
    JMP STEP_SETUP_3128      ; 52:08
    JMP STEP_SETUP_3129      ; 52:09
    JMP STEP_SETUP_3130      ; 52:10
    JMP STEP_SETUP_3131      ; 52:11
    JMP STEP_SETUP_3132      ; 52:12
    JMP STEP_SETUP_3133      ; 52:13
    JMP STEP_SETUP_3134      ; 52:14
    JMP STEP_SETUP_3135      ; 52:15
    JMP STEP_SETUP_3136      ; 52:16
    JMP STEP_SETUP_3137      ; 52:17
    JMP STEP_SETUP_3138      ; 52:18
    JMP STEP_SETUP_3139      ; 52:19
    JMP STEP_SETUP_3140      ; 52:20
    JMP STEP_SETUP_3141      ; 52:21
    JMP STEP_SETUP_3142      ; 52:22
    JMP STEP_SETUP_3143      ; 52:23
    JMP STEP_SETUP_3144      ; 52:24
    JMP STEP_SETUP_3145      ; 52:25
    JMP STEP_SETUP_3146      ; 52:26
    JMP STEP_SETUP_3147      ; 52:27
    JMP STEP_SETUP_3148      ; 52:28
    JMP STEP_SETUP_3149      ; 52:29
    JMP STEP_SETUP_3150      ; 52:30
    JMP STEP_SETUP_3151      ; 52:31
    JMP STEP_SETUP_3152      ; 52:32
    JMP STEP_SETUP_3153      ; 52:33
    JMP STEP_SETUP_3154      ; 52:34
    JMP STEP_SETUP_3155      ; 52:35
    JMP STEP_SETUP_3156      ; 52:36
    JMP STEP_SETUP_3157      ; 52:37
    JMP STEP_SETUP_3158      ; 52:38
    JMP STEP_SETUP_3159      ; 52:39
    JMP STEP_SETUP_3160      ; 52:40
    JMP STEP_SETUP_3161      ; 52:41
    JMP STEP_SETUP_3162      ; 52:42
    JMP STEP_SETUP_3163      ; 52:43
    JMP STEP_SETUP_3164      ; 52:44
    JMP STEP_SETUP_3165      ; 52:45
    JMP STEP_SETUP_3166      ; 52:46
    JMP STEP_SETUP_3167      ; 52:47
    JMP STEP_SETUP_3168      ; 52:48
    JMP STEP_SETUP_3169      ; 52:49
    JMP STEP_SETUP_3170      ; 52:50
    JMP STEP_SETUP_3171      ; 52:51
    JMP STEP_SETUP_3172      ; 52:52
    JMP STEP_SETUP_3173      ; 52:53
    JMP STEP_SETUP_3174      ; 52:54
    JMP STEP_SETUP_3175      ; 52:55
    JMP STEP_SETUP_3176      ; 52:56
    JMP STEP_SETUP_3177      ; 52:57
    JMP STEP_SETUP_3178      ; 52:58
    JMP STEP_SETUP_3179      ; 52:59
    JMP STEP_SETUP_3180      ; 53:00
    JMP STEP_SETUP_3181      ; 53:01
    JMP STEP_SETUP_3182      ; 53:02
    JMP STEP_SETUP_3183      ; 53:03
    JMP STEP_SETUP_3184      ; 53:04
    JMP STEP_SETUP_3185      ; 53:05
    JMP STEP_SETUP_3186      ; 53:06
    JMP STEP_SETUP_3187      ; 53:07
    JMP STEP_SETUP_3188      ; 53:08
    JMP STEP_SETUP_3189      ; 53:09
    JMP STEP_SETUP_3190      ; 53:10
    JMP STEP_SETUP_3191      ; 53:11
    JMP STEP_SETUP_3192      ; 53:12
    JMP STEP_SETUP_3193      ; 53:13
    JMP STEP_SETUP_3194      ; 53:14
    JMP STEP_SETUP_3195      ; 53:15
    JMP STEP_SETUP_3196      ; 53:16
    JMP STEP_SETUP_3197      ; 53:17
    JMP STEP_SETUP_3198      ; 53:18
    JMP STEP_SETUP_3199      ; 53:19
    JMP STEP_SETUP_3200      ; 53:20
    JMP STEP_SETUP_3201      ; 53:21
    JMP STEP_SETUP_3202      ; 53:22
    JMP STEP_SETUP_3203      ; 53:23
    JMP STEP_SETUP_3204      ; 53:24
    JMP STEP_SETUP_3205      ; 53:25
    JMP STEP_SETUP_3206      ; 53:26
    JMP STEP_SETUP_3207      ; 53:27
    JMP STEP_SETUP_3208      ; 53:28
    JMP STEP_SETUP_3209      ; 53:29
    JMP STEP_SETUP_3210      ; 53:30
    JMP STEP_SETUP_3211      ; 53:31
    JMP STEP_SETUP_3212      ; 53:32
    JMP STEP_SETUP_3213      ; 53:33
    JMP STEP_SETUP_3214      ; 53:34
    JMP STEP_SETUP_3215      ; 53:35
    JMP STEP_SETUP_3216      ; 53:36
    JMP STEP_SETUP_3217      ; 53:37
    JMP STEP_SETUP_3218      ; 53:38
    JMP STEP_SETUP_3219      ; 53:39
    JMP STEP_SETUP_3220      ; 53:40
    JMP STEP_SETUP_3221      ; 53:41
    JMP STEP_SETUP_3222      ; 53:42
    JMP STEP_SETUP_3223      ; 53:43
    JMP STEP_SETUP_3224      ; 53:44
    JMP STEP_SETUP_3225      ; 53:45
    JMP STEP_SETUP_3226      ; 53:46
    JMP STEP_SETUP_3227      ; 53:47
    JMP STEP_SETUP_3228      ; 53:48
    JMP STEP_SETUP_3229      ; 53:49
    JMP STEP_SETUP_3230      ; 53:50
    JMP STEP_SETUP_3231      ; 53:51
    JMP STEP_SETUP_3232      ; 53:52
    JMP STEP_SETUP_3233      ; 53:53
    JMP STEP_SETUP_3234      ; 53:54
    JMP STEP_SETUP_3235      ; 53:55
    JMP STEP_SETUP_3236      ; 53:56
    JMP STEP_SETUP_3237      ; 53:57
    JMP STEP_SETUP_3238      ; 53:58
    JMP STEP_SETUP_3239      ; 53:59
    JMP STEP_SETUP_3240      ; 54:00
    JMP STEP_SETUP_3241      ; 54:01
    JMP STEP_SETUP_3242      ; 54:02
    JMP STEP_SETUP_3243      ; 54:03
    JMP STEP_SETUP_3244      ; 54:04
    JMP STEP_SETUP_3245      ; 54:05
    JMP STEP_SETUP_3246      ; 54:06
    JMP STEP_SETUP_3247      ; 54:07
    JMP STEP_SETUP_3248      ; 54:08
    JMP STEP_SETUP_3249      ; 54:09
    JMP STEP_SETUP_3250      ; 54:10
    JMP STEP_SETUP_3251      ; 54:11
    JMP STEP_SETUP_3252      ; 54:12
    JMP STEP_SETUP_3253      ; 54:13
    JMP STEP_SETUP_3254      ; 54:14
    JMP STEP_SETUP_3255      ; 54:15
    JMP STEP_SETUP_3256      ; 54:16
    JMP STEP_SETUP_3257      ; 54:17
    JMP STEP_SETUP_3258      ; 54:18
    JMP STEP_SETUP_3259      ; 54:19
    JMP STEP_SETUP_3260      ; 54:20
    JMP STEP_SETUP_3261      ; 54:21
    JMP STEP_SETUP_3262      ; 54:22
    JMP STEP_SETUP_3263      ; 54:23
    JMP STEP_SETUP_3264      ; 54:24
    JMP STEP_SETUP_3265      ; 54:25
    JMP STEP_SETUP_3266      ; 54:26
    JMP STEP_SETUP_3267      ; 54:27
    JMP STEP_SETUP_3268      ; 54:28
    JMP STEP_SETUP_3269      ; 54:29
    JMP STEP_SETUP_3270      ; 54:30
    JMP STEP_SETUP_3271      ; 54:31
    JMP STEP_SETUP_3272      ; 54:32
    JMP STEP_SETUP_3273      ; 54:33
    JMP STEP_SETUP_3274      ; 54:34
    JMP STEP_SETUP_3275      ; 54:35
    JMP STEP_SETUP_3276      ; 54:36
    JMP STEP_SETUP_3277      ; 54:37
    JMP STEP_SETUP_3278      ; 54:38
    JMP STEP_SETUP_3279      ; 54:39
    JMP STEP_SETUP_3280      ; 54:40
    JMP STEP_SETUP_3281      ; 54:41
    JMP STEP_SETUP_3282      ; 54:42
    JMP STEP_SETUP_3283      ; 54:43
    JMP STEP_SETUP_3284      ; 54:44
    JMP STEP_SETUP_3285      ; 54:45
    JMP STEP_SETUP_3286      ; 54:46
    JMP STEP_SETUP_3287      ; 54:47
    JMP STEP_SETUP_3288      ; 54:48
    JMP STEP_SETUP_3289      ; 54:49
    JMP STEP_SETUP_3290      ; 54:50
    JMP STEP_SETUP_3291      ; 54:51
    JMP STEP_SETUP_3292      ; 54:52
    JMP STEP_SETUP_3293      ; 54:53
    JMP STEP_SETUP_3294      ; 54:54
    JMP STEP_SETUP_3295      ; 54:55
    JMP STEP_SETUP_3296      ; 54:56
    JMP STEP_SETUP_3297      ; 54:57
    JMP STEP_SETUP_3298      ; 54:58
    JMP STEP_SETUP_3299      ; 54:59
    JMP STEP_SETUP_3300      ; 55:00
    JMP STEP_SETUP_3301      ; 55:01
    JMP STEP_SETUP_3302      ; 55:02
    JMP STEP_SETUP_3303      ; 55:03
    JMP STEP_SETUP_3304      ; 55:04
    JMP STEP_SETUP_3305      ; 55:05
    JMP STEP_SETUP_3306      ; 55:06
    JMP STEP_SETUP_3307      ; 55:07
    JMP STEP_SETUP_3308      ; 55:08
    JMP STEP_SETUP_3309      ; 55:09
    JMP STEP_SETUP_3310      ; 55:10
    JMP STEP_SETUP_3311      ; 55:11
    JMP STEP_SETUP_3312      ; 55:12
    JMP STEP_SETUP_3313      ; 55:13
    JMP STEP_SETUP_3314      ; 55:14
    JMP STEP_SETUP_3315      ; 55:15
    JMP STEP_SETUP_3316      ; 55:16
    JMP STEP_SETUP_3317      ; 55:17
    JMP STEP_SETUP_3318      ; 55:18
    JMP STEP_SETUP_3319      ; 55:19
    JMP STEP_SETUP_3320      ; 55:20
    JMP STEP_SETUP_3321      ; 55:21
    JMP STEP_SETUP_3322      ; 55:22
    JMP STEP_SETUP_3323      ; 55:23
    JMP STEP_SETUP_3324      ; 55:24
    JMP STEP_SETUP_3325      ; 55:25
    JMP STEP_SETUP_3326      ; 55:26
    JMP STEP_SETUP_3327      ; 55:27
    JMP STEP_SETUP_3328      ; 55:28
    JMP STEP_SETUP_3329      ; 55:29
    JMP STEP_SETUP_3330      ; 55:30
    JMP STEP_SETUP_3331      ; 55:31
    JMP STEP_SETUP_3332      ; 55:32
    JMP STEP_SETUP_3333      ; 55:33
    JMP STEP_SETUP_3334      ; 55:34
    JMP STEP_SETUP_3335      ; 55:35
    JMP STEP_SETUP_3336      ; 55:36
    JMP STEP_SETUP_3337      ; 55:37
    JMP STEP_SETUP_3338      ; 55:38
    JMP STEP_SETUP_3339      ; 55:39
    JMP STEP_SETUP_3340      ; 55:40
    JMP STEP_SETUP_3341      ; 55:41
    JMP STEP_SETUP_3342      ; 55:42
    JMP STEP_SETUP_3343      ; 55:43
    JMP STEP_SETUP_3344      ; 55:44
    JMP STEP_SETUP_3345      ; 55:45
    JMP STEP_SETUP_3346      ; 55:46
    JMP STEP_SETUP_3347      ; 55:47
    JMP STEP_SETUP_3348      ; 55:48
    JMP STEP_SETUP_3349      ; 55:49
    JMP STEP_SETUP_3350      ; 55:50
    JMP STEP_SETUP_3351      ; 55:51
    JMP STEP_SETUP_3352      ; 55:52
    JMP STEP_SETUP_3353      ; 55:53
    JMP STEP_SETUP_3354      ; 55:54
    JMP STEP_SETUP_3355      ; 55:55
    JMP STEP_SETUP_3356      ; 55:56
    JMP STEP_SETUP_3357      ; 55:57
    JMP STEP_SETUP_3358      ; 55:58
    JMP STEP_SETUP_3359      ; 55:59
    JMP STEP_SETUP_3360      ; 56:00
    JMP STEP_SETUP_3361      ; 56:01
    JMP STEP_SETUP_3362      ; 56:02
    JMP STEP_SETUP_3363      ; 56:03
    JMP STEP_SETUP_3364      ; 56:04
    JMP STEP_SETUP_3365      ; 56:05
    JMP STEP_SETUP_3366      ; 56:06
    JMP STEP_SETUP_3367      ; 56:07
    JMP STEP_SETUP_3368      ; 56:08
    JMP STEP_SETUP_3369      ; 56:09
    JMP STEP_SETUP_3370      ; 56:10
    JMP STEP_SETUP_3371      ; 56:11
    JMP STEP_SETUP_3372      ; 56:12
    JMP STEP_SETUP_3373      ; 56:13
    JMP STEP_SETUP_3374      ; 56:14
    JMP STEP_SETUP_3375      ; 56:15
    JMP STEP_SETUP_3376      ; 56:16
    JMP STEP_SETUP_3377      ; 56:17
    JMP STEP_SETUP_3378      ; 56:18
    JMP STEP_SETUP_3379      ; 56:19
    JMP STEP_SETUP_3380      ; 56:20
    JMP STEP_SETUP_3381      ; 56:21
    JMP STEP_SETUP_3382      ; 56:22
    JMP STEP_SETUP_3383      ; 56:23
    JMP STEP_SETUP_3384      ; 56:24
    JMP STEP_SETUP_3385      ; 56:25
    JMP STEP_SETUP_3386      ; 56:26
    JMP STEP_SETUP_3387      ; 56:27
    JMP STEP_SETUP_3388      ; 56:28
    JMP STEP_SETUP_3389      ; 56:29
    JMP STEP_SETUP_3390      ; 56:30
    JMP STEP_SETUP_3391      ; 56:31
    JMP STEP_SETUP_3392      ; 56:32
    JMP STEP_SETUP_3393      ; 56:33
    JMP STEP_SETUP_3394      ; 56:34
    JMP STEP_SETUP_3395      ; 56:35
    JMP STEP_SETUP_3396      ; 56:36
    JMP STEP_SETUP_3397      ; 56:37
    JMP STEP_SETUP_3398      ; 56:38
    JMP STEP_SETUP_3399      ; 56:39
    JMP STEP_SETUP_3400      ; 56:40
    JMP STEP_SETUP_3401      ; 56:41
    JMP STEP_SETUP_3402      ; 56:42
    JMP STEP_SETUP_3403      ; 56:43
    JMP STEP_SETUP_3404      ; 56:44
    JMP STEP_SETUP_3405      ; 56:45
    JMP STEP_SETUP_3406      ; 56:46
    JMP STEP_SETUP_3407      ; 56:47
    JMP STEP_SETUP_3408      ; 56:48
    JMP STEP_SETUP_3409      ; 56:49
    JMP STEP_SETUP_3410      ; 56:50
    JMP STEP_SETUP_3411      ; 56:51
    JMP STEP_SETUP_3412      ; 56:52
    JMP STEP_SETUP_3413      ; 56:53
    JMP STEP_SETUP_3414      ; 56:54
    JMP STEP_SETUP_3415      ; 56:55
    JMP STEP_SETUP_3416      ; 56:56
    JMP STEP_SETUP_3417      ; 56:57
    JMP STEP_SETUP_3418      ; 56:58
    JMP STEP_SETUP_3419      ; 56:59
    JMP STEP_SETUP_3420      ; 57:00
    JMP STEP_SETUP_3421      ; 57:01
    JMP STEP_SETUP_3422      ; 57:02
    JMP STEP_SETUP_3423      ; 57:03
    JMP STEP_SETUP_3424      ; 57:04
    JMP STEP_SETUP_3425      ; 57:05
    JMP STEP_SETUP_3426      ; 57:06
    JMP STEP_SETUP_3427      ; 57:07
    JMP STEP_SETUP_3428      ; 57:08
    JMP STEP_SETUP_3429      ; 57:09
    JMP STEP_SETUP_3430      ; 57:10
    JMP STEP_SETUP_3431      ; 57:11
    JMP STEP_SETUP_3432      ; 57:12
    JMP STEP_SETUP_3433      ; 57:13
    JMP STEP_SETUP_3434      ; 57:14
    JMP STEP_SETUP_3435      ; 57:15
    JMP STEP_SETUP_3436      ; 57:16
    JMP STEP_SETUP_3437      ; 57:17
    JMP STEP_SETUP_3438      ; 57:18
    JMP STEP_SETUP_3439      ; 57:19
    JMP STEP_SETUP_3440      ; 57:20
    JMP STEP_SETUP_3441      ; 57:21
    JMP STEP_SETUP_3442      ; 57:22
    JMP STEP_SETUP_3443      ; 57:23
    JMP STEP_SETUP_3444      ; 57:24
    JMP STEP_SETUP_3445      ; 57:25
    JMP STEP_SETUP_3446      ; 57:26
    JMP STEP_SETUP_3447      ; 57:27
    JMP STEP_SETUP_3448      ; 57:28
    JMP STEP_SETUP_3449      ; 57:29
    JMP STEP_SETUP_3450      ; 57:30
    JMP STEP_SETUP_3451      ; 57:31
    JMP STEP_SETUP_3452      ; 57:32
    JMP STEP_SETUP_3453      ; 57:33
    JMP STEP_SETUP_3454      ; 57:34
    JMP STEP_SETUP_3455      ; 57:35
    JMP STEP_SETUP_3456      ; 57:36
    JMP STEP_SETUP_3457      ; 57:37
    JMP STEP_SETUP_3458      ; 57:38
    JMP STEP_SETUP_3459      ; 57:39
    JMP STEP_SETUP_3460      ; 57:40
    JMP STEP_SETUP_3461      ; 57:41
    JMP STEP_SETUP_3462      ; 57:42
    JMP STEP_SETUP_3463      ; 57:43
    JMP STEP_SETUP_3464      ; 57:44
    JMP STEP_SETUP_3465      ; 57:45
    JMP STEP_SETUP_3466      ; 57:46
    JMP STEP_SETUP_3467      ; 57:47
    JMP STEP_SETUP_3468      ; 57:48
    JMP STEP_SETUP_3469      ; 57:49
    JMP STEP_SETUP_3470      ; 57:50
    JMP STEP_SETUP_3471      ; 57:51
    JMP STEP_SETUP_3472      ; 57:52
    JMP STEP_SETUP_3473      ; 57:53
    JMP STEP_SETUP_3474      ; 57:54
    JMP STEP_SETUP_3475      ; 57:55
    JMP STEP_SETUP_3476      ; 57:56
    JMP STEP_SETUP_3477      ; 57:57
    JMP STEP_SETUP_3478      ; 57:58
    JMP STEP_SETUP_3479      ; 57:59
    JMP STEP_SETUP_3480      ; 58:00
    JMP STEP_SETUP_3481      ; 58:01
    JMP STEP_SETUP_3482      ; 58:02
    JMP STEP_SETUP_3483      ; 58:03
    JMP STEP_SETUP_3484      ; 58:04
    JMP STEP_SETUP_3485      ; 58:05
    JMP STEP_SETUP_3486      ; 58:06
    JMP STEP_SETUP_3487      ; 58:07
    JMP STEP_SETUP_3488      ; 58:08
    JMP STEP_SETUP_3489      ; 58:09
    JMP STEP_SETUP_3490      ; 58:10
    JMP STEP_SETUP_3491      ; 58:11
    JMP STEP_SETUP_3492      ; 58:12
    JMP STEP_SETUP_3493      ; 58:13
    JMP STEP_SETUP_3494      ; 58:14
    JMP STEP_SETUP_3495      ; 58:15
    JMP STEP_SETUP_3496      ; 58:16
    JMP STEP_SETUP_3497      ; 58:17
    JMP STEP_SETUP_3498      ; 58:18
    JMP STEP_SETUP_3499      ; 58:19
    JMP STEP_SETUP_3500      ; 58:20
    JMP STEP_SETUP_3501      ; 58:21
    JMP STEP_SETUP_3502      ; 58:22
    JMP STEP_SETUP_3503      ; 58:23
    JMP STEP_SETUP_3504      ; 58:24
    JMP STEP_SETUP_3505      ; 58:25
    JMP STEP_SETUP_3506      ; 58:26
    JMP STEP_SETUP_3507      ; 58:27
    JMP STEP_SETUP_3508      ; 58:28
    JMP STEP_SETUP_3509      ; 58:29
    JMP STEP_SETUP_3510      ; 58:30
    JMP STEP_SETUP_3511      ; 58:31
    JMP STEP_SETUP_3512      ; 58:32
    JMP STEP_SETUP_3513      ; 58:33
    JMP STEP_SETUP_3514      ; 58:34
    JMP STEP_SETUP_3515      ; 58:35
    JMP STEP_SETUP_3516      ; 58:36
    JMP STEP_SETUP_3517      ; 58:37
    JMP STEP_SETUP_3518      ; 58:38
    JMP STEP_SETUP_3519      ; 58:39
    JMP STEP_SETUP_3520      ; 58:40
    JMP STEP_SETUP_3521      ; 58:41
    JMP STEP_SETUP_3522      ; 58:42
    JMP STEP_SETUP_3523      ; 58:43
    JMP STEP_SETUP_3524      ; 58:44
    JMP STEP_SETUP_3525      ; 58:45
    JMP STEP_SETUP_3526      ; 58:46
    JMP STEP_SETUP_3527      ; 58:47
    JMP STEP_SETUP_3528      ; 58:48
    JMP STEP_SETUP_3529      ; 58:49
    JMP STEP_SETUP_3530      ; 58:50
    JMP STEP_SETUP_3531      ; 58:51
    JMP STEP_SETUP_3532      ; 58:52
    JMP STEP_SETUP_3533      ; 58:53
    JMP STEP_SETUP_3534      ; 58:54
    JMP STEP_SETUP_3535      ; 58:55
    JMP STEP_SETUP_3536      ; 58:56
    JMP STEP_SETUP_3537      ; 58:57
    JMP STEP_SETUP_3538      ; 58:58
    JMP STEP_SETUP_3539      ; 58:59
    JMP STEP_SETUP_3540      ; 59:00
    JMP STEP_SETUP_3541      ; 59:01
    JMP STEP_SETUP_3542      ; 59:02
    JMP STEP_SETUP_3543      ; 59:03
    JMP STEP_SETUP_3544      ; 59:04
    JMP STEP_SETUP_3545      ; 59:05
    JMP STEP_SETUP_3546      ; 59:06
    JMP STEP_SETUP_3547      ; 59:07
    JMP STEP_SETUP_3548      ; 59:08
    JMP STEP_SETUP_3549      ; 59:09
    JMP STEP_SETUP_3550      ; 59:10
    JMP STEP_SETUP_3551      ; 59:11
    JMP STEP_SETUP_3552      ; 59:12
    JMP STEP_SETUP_3553      ; 59:13
    JMP STEP_SETUP_3554      ; 59:14
    JMP STEP_SETUP_3555      ; 59:15
    JMP STEP_SETUP_3556      ; 59:16
    JMP STEP_SETUP_3557      ; 59:17
    JMP STEP_SETUP_3558      ; 59:18
    JMP STEP_SETUP_3559      ; 59:19
    JMP STEP_SETUP_3560      ; 59:20
    JMP STEP_SETUP_3561      ; 59:21
    JMP STEP_SETUP_3562      ; 59:22
    JMP STEP_SETUP_3563      ; 59:23
    JMP STEP_SETUP_3564      ; 59:24
    JMP STEP_SETUP_3565      ; 59:25
    JMP STEP_SETUP_3566      ; 59:26
    JMP STEP_SETUP_3567      ; 59:27
    JMP STEP_SETUP_3568      ; 59:28
    JMP STEP_SETUP_3569      ; 59:29
    JMP STEP_SETUP_3570      ; 59:30
    JMP STEP_SETUP_3571      ; 59:31
    JMP STEP_SETUP_3572      ; 59:32
    JMP STEP_SETUP_3573      ; 59:33
    JMP STEP_SETUP_3574      ; 59:34
    JMP STEP_SETUP_3575      ; 59:35
    JMP STEP_SETUP_3576      ; 59:36
    JMP STEP_SETUP_3577      ; 59:37
    JMP STEP_SETUP_3578      ; 59:38
    JMP STEP_SETUP_3579      ; 59:39
    JMP STEP_SETUP_3580      ; 59:40
    JMP STEP_SETUP_3581      ; 59:41
    JMP STEP_SETUP_3582      ; 59:42
    JMP STEP_SETUP_3583      ; 59:43
    JMP STEP_SETUP_3584      ; 59:44
    JMP STEP_SETUP_3585      ; 59:45
    JMP STEP_SETUP_3586      ; 59:46
    JMP STEP_SETUP_3587      ; 59:47
    JMP STEP_SETUP_3588      ; 59:48
    JMP STEP_SETUP_3589      ; 59:49
    JMP STEP_SETUP_3590      ; 59:50
    JMP STEP_SETUP_3591      ; 59:51
    JMP STEP_SETUP_3592      ; 59:52
    JMP STEP_SETUP_3593      ; 59:53
    JMP STEP_SETUP_3594      ; 59:54
    JMP STEP_SETUP_3595      ; 59:55
    JMP STEP_SETUP_3596      ; 59:56
    JMP STEP_SETUP_3597      ; 59:57
    JMP STEP_SETUP_3598      ; 59:58
    JMP STEP_SETUP_3599      ; 59:59

// OK. This gets a bit complicated here
// We need to set up all the registers before jumping to the current
// step using the above jump table, and we have a macro
// called SETUP that does that. We call that macro right before
// returning (a way of doing an indirect jump without messing up
// any of the crefully set up registers

// Jump to a specific step where step 0 is 0000 and step 3599 is 5959
// Starts at the requested step and returns after reaching step 3600
// The requested step is displayed immediately
// By convention, C passes us the u_int16 argument in r25:r24
// extern void update_lcd_1_hour_starting_at(uint16_t step);

.global update_lcd_1_hour_starting_at
update_lcd_1_hour_starting_at:

// The passed index is a pointer into a table of jumps
// Each jump is 4 bytes, so you'd think we would have to
// multipule the index by 4... but on AVR you address program
// memory by words, so we only need to double the index.

    ADD r24,r24          
    ADC r25,r25              ; Double the passed step index

// Now r25:r4 has the offset into the jump table, so
// now we need to add the base address using a nice trick from...
// http://uzebox.org/wiki/Assembler_Tips##Indirect_Jump_Without_Z
// ...although the code there is wrong!

    subi  r24, lo8(-(pm(STEP_START_JMP_TABLE))) 
    sbci  r25, hi8(-(pm(STEP_START_JMP_TABLE)))     ; Add the base address to the index
    // r25:r24 now points to address of the entry of the jump table for the requestesd step
    MOVW  r30, r24           ; Move to r31:r30 for safe keeping while we set up cache registers
    // r31:r30 now points to address of the entry of the jump table for the requestesd step

// Now we set up the cache regs, which pushes stuff to the stack
// Note that the SETUP_CACHE_REGS explicitly doesnot touch Z so our
// calculated jump address will be preserved.

    SETUP_CACHE_REGS         ; Setup all the cache registers just the way we like them before starting

// Ok, now all the cache regs are set up and we are almost ready to jump into the jump table.
// We push Z to the stack so we will be able to RET to it soon.

    push r30                 ; Save our jump table target address on
    push r31                 ; the stack so we can RET to it.

// It turns out that the XMEGAB3 needs THREE bytes on the stack for a return
// even though it can never have more than 2 bytes worth of program memory.
// (dont ask how long it took to figure this out)

    LDI  r30,0               ; We need 3 bytes on the stack for a RET on XMEGAB3
    PUSH r30                 ; So push a silly 0
    // Now we include the code that sets up the index registers for what comes next
    // This does not mess up the stack so the jump address we just pushed will still be
    // there afterwards. It does clobber Z, but we've already saved it to the stack.

    SETUP_INDEX_REGS         ; Setup all the index registers just the way we like them before starting
    // And finally we RET to the entry in the jump table that will start us
    // counting, and RET does not mess up any of the registers we just set up

    RET                      ; Setup all the registers just the way we like them before starting
.end
