Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 17:35:37 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc2_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[0]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc2_1_reg/CK (DFFR_X1)                              0.00 #     0.00 r
  ALUsrc2_1_reg/QN (DFFR_X1)                              0.07       0.07 r
  U4/ZN (INV_X1)                                          0.03       0.09 f
  EX_STAGE/ALUsrc2_1 (EXECUTE_abs)                        0.00       0.09 f
  EX_STAGE/U6/Z (CLKBUF_X2)                               0.06       0.16 f
  EX_STAGE/U67/Z (MUX2_X1)                                0.09       0.25 r
  EX_STAGE/ALU_DP/B[19] (ALU_abs)                         0.00       0.25 r
  EX_STAGE/ALU_DP/SUB/B[19] (SUBTRACTOR_N64_1)            0.00       0.25 r
  EX_STAGE/ALU_DP/SUB/sub_16/B[19] (SUBTRACTOR_N64_1_DW01_sub_1)
                                                          0.00       0.25 r
  EX_STAGE/ALU_DP/SUB/sub_16/U878/ZN (INV_X1)             0.03       0.29 f
  EX_STAGE/ALU_DP/SUB/sub_16/U576/ZN (NOR2_X1)            0.06       0.34 r
  EX_STAGE/ALU_DP/SUB/sub_16/U957/ZN (NOR2_X1)            0.03       0.37 f
  EX_STAGE/ALU_DP/SUB/sub_16/U996/ZN (AOI21_X1)           0.04       0.41 r
  EX_STAGE/ALU_DP/SUB/sub_16/U995/ZN (OAI21_X1)           0.03       0.45 f
  EX_STAGE/ALU_DP/SUB/sub_16/U994/ZN (AOI21_X1)           0.04       0.49 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1034/ZN (OAI21_X1)          0.04       0.52 f
  EX_STAGE/ALU_DP/SUB/sub_16/U637/ZN (AOI21_X1)           0.04       0.57 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1022/ZN (OAI21_X1)          0.03       0.60 f
  EX_STAGE/ALU_DP/SUB/sub_16/U622/ZN (AOI21_X1)           0.04       0.64 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1071/ZN (OAI21_X1)          0.03       0.67 f
  EX_STAGE/ALU_DP/SUB/sub_16/U630/ZN (AOI21_X1)           0.04       0.71 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1072/ZN (OAI21_X1)          0.03       0.75 f
  EX_STAGE/ALU_DP/SUB/sub_16/U624/ZN (AOI21_X1)           0.04       0.79 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1057/ZN (OAI21_X1)          0.03       0.82 f
  EX_STAGE/ALU_DP/SUB/sub_16/U627/ZN (AOI21_X1)           0.04       0.86 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1050/ZN (OAI21_X1)          0.03       0.90 f
  EX_STAGE/ALU_DP/SUB/sub_16/U682/ZN (AOI21_X1)           0.04       0.94 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1038/ZN (OAI21_X1)          0.03       0.97 f
  EX_STAGE/ALU_DP/SUB/sub_16/U676/ZN (AOI21_X1)           0.04       1.01 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1069/ZN (OAI21_X1)          0.03       1.05 f
  EX_STAGE/ALU_DP/SUB/sub_16/U623/ZN (AOI21_X1)           0.04       1.09 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1070/ZN (OAI21_X1)          0.03       1.12 f
  EX_STAGE/ALU_DP/SUB/sub_16/U628/ZN (AOI21_X1)           0.04       1.16 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1049/ZN (OAI21_X1)          0.03       1.19 f
  EX_STAGE/ALU_DP/SUB/sub_16/U634/ZN (AOI21_X1)           0.04       1.24 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1048/ZN (OAI21_X1)          0.03       1.27 f
  EX_STAGE/ALU_DP/SUB/sub_16/U632/ZN (AOI21_X1)           0.04       1.31 r
  EX_STAGE/ALU_DP/SUB/sub_16/U1059/ZN (OAI21_X1)          0.03       1.34 f
  EX_STAGE/ALU_DP/SUB/sub_16/U539/ZN (INV_X1)             0.03       1.37 r
  EX_STAGE/ALU_DP/SUB/sub_16/U537/ZN (OAI21_X1)           0.03       1.40 f
  EX_STAGE/ALU_DP/SUB/sub_16/U13/CO (FA_X1)               0.09       1.49 f
  EX_STAGE/ALU_DP/SUB/sub_16/U12/CO (FA_X1)               0.10       1.59 f
  EX_STAGE/ALU_DP/SUB/sub_16/U583/ZN (NAND2_X1)           0.04       1.63 r
  EX_STAGE/ALU_DP/SUB/sub_16/U586/ZN (NAND3_X1)           0.04       1.67 f
  EX_STAGE/ALU_DP/SUB/sub_16/U592/ZN (NAND2_X1)           0.03       1.70 r
  EX_STAGE/ALU_DP/SUB/sub_16/U587/ZN (NAND3_X1)           0.04       1.74 f
  EX_STAGE/ALU_DP/SUB/sub_16/U603/ZN (NAND2_X1)           0.04       1.78 r
  EX_STAGE/ALU_DP/SUB/sub_16/U606/ZN (NAND3_X1)           0.04       1.81 f
  EX_STAGE/ALU_DP/SUB/sub_16/U614/ZN (NAND2_X1)           0.03       1.85 r
  EX_STAGE/ALU_DP/SUB/sub_16/U617/ZN (NAND3_X1)           0.04       1.89 f
  EX_STAGE/ALU_DP/SUB/sub_16/U1017/ZN (NAND2_X1)          0.04       1.92 r
  EX_STAGE/ALU_DP/SUB/sub_16/U504/ZN (NAND3_X1)           0.04       1.96 f
  EX_STAGE/ALU_DP/SUB/sub_16/U511/ZN (NAND2_X1)           0.04       1.99 r
  EX_STAGE/ALU_DP/SUB/sub_16/U514/ZN (NAND3_X1)           0.04       2.03 f
  EX_STAGE/ALU_DP/SUB/sub_16/U535/ZN (NAND2_X1)           0.04       2.07 r
  EX_STAGE/ALU_DP/SUB/sub_16/U522/ZN (NAND3_X1)           0.04       2.10 f
  EX_STAGE/ALU_DP/SUB/sub_16/U527/ZN (NAND2_X1)           0.03       2.13 r
  EX_STAGE/ALU_DP/SUB/sub_16/U530/ZN (NAND3_X1)           0.03       2.17 f
  EX_STAGE/ALU_DP/SUB/sub_16/U3/CO (FA_X1)                0.09       2.25 f
  EX_STAGE/ALU_DP/SUB/sub_16/U784/ZN (XNOR2_X1)           0.06       2.31 r
  EX_STAGE/ALU_DP/SUB/sub_16/DIFF[63] (SUBTRACTOR_N64_1_DW01_sub_1)
                                                          0.00       2.31 r
  EX_STAGE/ALU_DP/SUB/S[63] (SUBTRACTOR_N64_1)            0.00       2.31 r
  EX_STAGE/ALU_DP/U97/ZN (NAND2_X1)                       0.03       2.34 f
  EX_STAGE/ALU_DP/U503/ZN (OAI33_X1)                      0.08       2.42 r
  EX_STAGE/ALU_DP/U106/ZN (NOR2_X1)                       0.02       2.44 f
  EX_STAGE/ALU_DP/U504/ZN (NAND3_X1)                      0.03       2.47 r
  EX_STAGE/ALU_DP/ALU_RESULT[0] (ALU_abs)                 0.00       2.47 r
  EX_STAGE/ALU_RESULT[0] (EXECUTE_abs)                    0.00       2.47 r
  ALU_RESULT_1_reg[0]/D (DFFR_X2)                         0.01       2.48 r
  data arrival time                                                  2.48

  clock MY_CLK (rise edge)                                2.53       2.53
  clock network delay (ideal)                             0.00       2.53
  clock uncertainty                                      -0.07       2.46
  ALU_RESULT_1_reg[0]/CK (DFFR_X2)                        0.00       2.46 r
  library setup time                                     -0.03       2.43
  data required time                                                 2.43
  --------------------------------------------------------------------------
  data required time                                                 2.43
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.06


1
